# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Apr 3 2025 14:28:28

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for prescaler|clk_in
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (prescaler|clk_in:R vs. prescaler|clk_in:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: clk_out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: clk_out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: prescaler|clk_in  | Frequency: 207.85 MHz  | Target: 174.22 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
prescaler|clk_in  prescaler|clk_in  5740             929         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
clk_out    clk_in      8181          prescaler|clk_in:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
clk_out    clk_in      7825                  prescaler|clk_in:R     


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for prescaler|clk_in
**********************************************
Clock: prescaler|clk_in
Frequency: 207.85 MHz | Target: 174.22 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_21_LC_1_11_5/in3
Capture Clock    : count_21_LC_1_11_5/clk
Setup Constraint : 5740p
Path slack       : 929p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3998
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6999
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
count_15_LC_1_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5786    929  RISE       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             196              6108    929  RISE       2
count_16_LC_1_11_0/carryin       LogicCell40_SEQ_MODE_1000      0              6108    929  RISE       1
count_16_LC_1_11_0/carryout      LogicCell40_SEQ_MODE_1000    126              6235    929  RISE       2
count_17_LC_1_11_1/carryin       LogicCell40_SEQ_MODE_1000      0              6235    929  RISE       1
count_17_LC_1_11_1/carryout      LogicCell40_SEQ_MODE_1000    126              6361    929  RISE       2
count_18_LC_1_11_2/carryin       LogicCell40_SEQ_MODE_1000      0              6361    929  RISE       1
count_18_LC_1_11_2/carryout      LogicCell40_SEQ_MODE_1000    126              6487    929  RISE       2
count_19_LC_1_11_3/carryin       LogicCell40_SEQ_MODE_1000      0              6487    929  RISE       1
count_19_LC_1_11_3/carryout      LogicCell40_SEQ_MODE_1000    126              6613    929  RISE       2
count_20_LC_1_11_4/carryin       LogicCell40_SEQ_MODE_1000      0              6613    929  RISE       1
count_20_LC_1_11_4/carryout      LogicCell40_SEQ_MODE_1000    126              6740    929  RISE       1
I__95/I                          InMux                          0              6740    929  RISE       1
I__95/O                          InMux                        259              6999    929  RISE       1
count_21_LC_1_11_5/in3           LogicCell40_SEQ_MODE_1000      0              6999    929  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (prescaler|clk_in:R vs. prescaler|clk_in:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_21_LC_1_11_5/in3
Capture Clock    : count_21_LC_1_11_5/clk
Setup Constraint : 5740p
Path slack       : 929p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3998
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6999
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
count_15_LC_1_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5786    929  RISE       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             196              6108    929  RISE       2
count_16_LC_1_11_0/carryin       LogicCell40_SEQ_MODE_1000      0              6108    929  RISE       1
count_16_LC_1_11_0/carryout      LogicCell40_SEQ_MODE_1000    126              6235    929  RISE       2
count_17_LC_1_11_1/carryin       LogicCell40_SEQ_MODE_1000      0              6235    929  RISE       1
count_17_LC_1_11_1/carryout      LogicCell40_SEQ_MODE_1000    126              6361    929  RISE       2
count_18_LC_1_11_2/carryin       LogicCell40_SEQ_MODE_1000      0              6361    929  RISE       1
count_18_LC_1_11_2/carryout      LogicCell40_SEQ_MODE_1000    126              6487    929  RISE       2
count_19_LC_1_11_3/carryin       LogicCell40_SEQ_MODE_1000      0              6487    929  RISE       1
count_19_LC_1_11_3/carryout      LogicCell40_SEQ_MODE_1000    126              6613    929  RISE       2
count_20_LC_1_11_4/carryin       LogicCell40_SEQ_MODE_1000      0              6613    929  RISE       1
count_20_LC_1_11_4/carryout      LogicCell40_SEQ_MODE_1000    126              6740    929  RISE       1
I__95/I                          InMux                          0              6740    929  RISE       1
I__95/O                          InMux                        259              6999    929  RISE       1
count_21_LC_1_11_5/in3           LogicCell40_SEQ_MODE_1000      0              6999    929  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

   6.2.1::Path details for port: clk_out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk_out
Clock Port         : clk_in
Clock Reference    : prescaler|clk_in:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                               prescaler                  0      0                  RISE  1       
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__86/I                                              gio2CtrlBuf                0      1998               RISE  1       
I__86/O                                              gio2CtrlBuf                0      1998               RISE  1       
I__87/I                                              GlobalMux                  0      1998               RISE  1       
I__87/O                                              GlobalMux                  154    2153               RISE  1       
I__90/I                                              ClkMux                     0      2153               RISE  1       
I__90/O                                              ClkMux                     309    2461               RISE  1       
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
count_21_LC_1_11_5/lcout           LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__92/I                            LocalMux                   0      3001               RISE  1       
I__92/O                            LocalMux                   330    3331               RISE  1       
I__94/I                            IoInMux                    0      3331               RISE  1       
I__94/O                            IoInMux                    259    3590               RISE  1       
clk_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3590               RISE  1       
clk_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5828               FALL  1       
clk_out_obuf_iopad/DIN             IO_PAD                     0      5828               FALL  1       
clk_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8181               FALL  1       
clk_out                            prescaler                  0      8181               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: clk_out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk_out
Clock Port         : clk_in
Clock Reference    : prescaler|clk_in:R
Clock to Out Delay : 7825


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             7825

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                               prescaler                  0      0                  RISE  1       
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__86/I                                              gio2CtrlBuf                0      1998               RISE  1       
I__86/O                                              gio2CtrlBuf                0      1998               RISE  1       
I__87/I                                              GlobalMux                  0      1998               RISE  1       
I__87/O                                              GlobalMux                  154    2153               RISE  1       
I__90/I                                              ClkMux                     0      2153               RISE  1       
I__90/O                                              ClkMux                     309    2461               RISE  1       
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
count_21_LC_1_11_5/lcout           LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__92/I                            LocalMux                   0      3001               FALL  1       
I__92/O                            LocalMux                   309    3310               FALL  1       
I__94/I                            IoInMux                    0      3310               FALL  1       
I__94/O                            IoInMux                    217    3527               FALL  1       
clk_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3527               FALL  1       
clk_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5533               RISE  1       
clk_out_obuf_iopad/DIN             IO_PAD                     0      5533               RISE  1       
clk_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   7825               RISE  1       
clk_out                            prescaler                  0      7825               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_21_LC_1_11_5/in3
Capture Clock    : count_21_LC_1_11_5/clk
Setup Constraint : 5740p
Path slack       : 929p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3998
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6999
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
count_15_LC_1_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5786    929  RISE       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             196              6108    929  RISE       2
count_16_LC_1_11_0/carryin       LogicCell40_SEQ_MODE_1000      0              6108    929  RISE       1
count_16_LC_1_11_0/carryout      LogicCell40_SEQ_MODE_1000    126              6235    929  RISE       2
count_17_LC_1_11_1/carryin       LogicCell40_SEQ_MODE_1000      0              6235    929  RISE       1
count_17_LC_1_11_1/carryout      LogicCell40_SEQ_MODE_1000    126              6361    929  RISE       2
count_18_LC_1_11_2/carryin       LogicCell40_SEQ_MODE_1000      0              6361    929  RISE       1
count_18_LC_1_11_2/carryout      LogicCell40_SEQ_MODE_1000    126              6487    929  RISE       2
count_19_LC_1_11_3/carryin       LogicCell40_SEQ_MODE_1000      0              6487    929  RISE       1
count_19_LC_1_11_3/carryout      LogicCell40_SEQ_MODE_1000    126              6613    929  RISE       2
count_20_LC_1_11_4/carryin       LogicCell40_SEQ_MODE_1000      0              6613    929  RISE       1
count_20_LC_1_11_4/carryout      LogicCell40_SEQ_MODE_1000    126              6740    929  RISE       1
I__95/I                          InMux                          0              6740    929  RISE       1
I__95/O                          InMux                        259              6999    929  RISE       1
count_21_LC_1_11_5/in3           LogicCell40_SEQ_MODE_1000      0              6999    929  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_20_LC_1_11_4/in3
Capture Clock    : count_20_LC_1_11_4/clk
Setup Constraint : 5740p
Path slack       : 1055p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3872
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6873
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
count_15_LC_1_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5786    929  RISE       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             196              6108    929  RISE       2
count_16_LC_1_11_0/carryin       LogicCell40_SEQ_MODE_1000      0              6108    929  RISE       1
count_16_LC_1_11_0/carryout      LogicCell40_SEQ_MODE_1000    126              6235    929  RISE       2
count_17_LC_1_11_1/carryin       LogicCell40_SEQ_MODE_1000      0              6235    929  RISE       1
count_17_LC_1_11_1/carryout      LogicCell40_SEQ_MODE_1000    126              6361    929  RISE       2
count_18_LC_1_11_2/carryin       LogicCell40_SEQ_MODE_1000      0              6361    929  RISE       1
count_18_LC_1_11_2/carryout      LogicCell40_SEQ_MODE_1000    126              6487    929  RISE       2
count_19_LC_1_11_3/carryin       LogicCell40_SEQ_MODE_1000      0              6487    929  RISE       1
count_19_LC_1_11_3/carryout      LogicCell40_SEQ_MODE_1000    126              6613    929  RISE       2
I__96/I                          InMux                          0              6613   1055  RISE       1
I__96/O                          InMux                        259              6873   1055  RISE       1
count_20_LC_1_11_4/in3           LogicCell40_SEQ_MODE_1000      0              6873   1055  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_20_LC_1_11_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_19_LC_1_11_3/in3
Capture Clock    : count_19_LC_1_11_3/clk
Setup Constraint : 5740p
Path slack       : 1181p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3746
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6747
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
count_15_LC_1_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5786    929  RISE       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             196              6108    929  RISE       2
count_16_LC_1_11_0/carryin       LogicCell40_SEQ_MODE_1000      0              6108    929  RISE       1
count_16_LC_1_11_0/carryout      LogicCell40_SEQ_MODE_1000    126              6235    929  RISE       2
count_17_LC_1_11_1/carryin       LogicCell40_SEQ_MODE_1000      0              6235    929  RISE       1
count_17_LC_1_11_1/carryout      LogicCell40_SEQ_MODE_1000    126              6361    929  RISE       2
count_18_LC_1_11_2/carryin       LogicCell40_SEQ_MODE_1000      0              6361    929  RISE       1
count_18_LC_1_11_2/carryout      LogicCell40_SEQ_MODE_1000    126              6487    929  RISE       2
I__100/I                         InMux                          0              6487   1181  RISE       1
I__100/O                         InMux                        259              6747   1181  RISE       1
count_19_LC_1_11_3/in3           LogicCell40_SEQ_MODE_1000      0              6747   1181  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_19_LC_1_11_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_18_LC_1_11_2/in3
Capture Clock    : count_18_LC_1_11_2/clk
Setup Constraint : 5740p
Path slack       : 1308p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3619
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6620
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
count_15_LC_1_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5786    929  RISE       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             196              6108    929  RISE       2
count_16_LC_1_11_0/carryin       LogicCell40_SEQ_MODE_1000      0              6108    929  RISE       1
count_16_LC_1_11_0/carryout      LogicCell40_SEQ_MODE_1000    126              6235    929  RISE       2
count_17_LC_1_11_1/carryin       LogicCell40_SEQ_MODE_1000      0              6235    929  RISE       1
count_17_LC_1_11_1/carryout      LogicCell40_SEQ_MODE_1000    126              6361    929  RISE       2
I__104/I                         InMux                          0              6361   1307  RISE       1
I__104/O                         InMux                        259              6620   1307  RISE       1
count_18_LC_1_11_2/in3           LogicCell40_SEQ_MODE_1000      0              6620   1307  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_18_LC_1_11_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_17_LC_1_11_1/in3
Capture Clock    : count_17_LC_1_11_1/clk
Setup Constraint : 5740p
Path slack       : 1434p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3493
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6494
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
count_15_LC_1_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5786    929  RISE       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             196              6108    929  RISE       2
count_16_LC_1_11_0/carryin       LogicCell40_SEQ_MODE_1000      0              6108    929  RISE       1
count_16_LC_1_11_0/carryout      LogicCell40_SEQ_MODE_1000    126              6235    929  RISE       2
I__108/I                         InMux                          0              6235   1434  RISE       1
I__108/O                         InMux                        259              6494   1434  RISE       1
count_17_LC_1_11_1/in3           LogicCell40_SEQ_MODE_1000      0              6494   1434  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_17_LC_1_11_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_16_LC_1_11_0/in3
Capture Clock    : count_16_LC_1_11_0/clk
Setup Constraint : 5740p
Path slack       : 1560p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3367
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6368
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
count_15_LC_1_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5786    929  RISE       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              5912    929  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             196              6108    929  RISE       2
I__112/I                         InMux                          0              6108   1560  RISE       1
I__112/O                         InMux                        259              6368   1560  RISE       1
count_16_LC_1_11_0/in3           LogicCell40_SEQ_MODE_1000      0              6368   1560  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_16_LC_1_11_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_15_LC_1_10_7/in3
Capture Clock    : count_15_LC_1_10_7/clk
Setup Constraint : 5740p
Path slack       : 1883p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  3044
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6045
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
count_14_LC_1_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5659    929  RISE       1
count_14_LC_1_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5786    929  RISE       2
I__116/I                         InMux                          0              5786   1883  RISE       1
I__116/O                         InMux                        259              6045   1883  RISE       1
count_15_LC_1_10_7/in3           LogicCell40_SEQ_MODE_1000      0              6045   1883  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_15_LC_1_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_14_LC_1_10_6/in3
Capture Clock    : count_14_LC_1_10_6/clk
Setup Constraint : 5740p
Path slack       : 2009p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  2918
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5919
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
count_13_LC_1_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533    929  RISE       1
count_13_LC_1_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659    929  RISE       2
I__120/I                         InMux                          0              5659   2009  RISE       1
I__120/O                         InMux                        259              5919   2009  RISE       1
count_14_LC_1_10_6/in3           LogicCell40_SEQ_MODE_1000      0              5919   2009  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_14_LC_1_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_13_LC_1_10_5/in3
Capture Clock    : count_13_LC_1_10_5/clk
Setup Constraint : 5740p
Path slack       : 2135p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  2792
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5793
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
count_12_LC_1_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407    929  RISE       1
count_12_LC_1_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533    929  RISE       2
I__54/I                          InMux                          0              5533   2135  RISE       1
I__54/O                          InMux                        259              5793   2135  RISE       1
count_13_LC_1_10_5/in3           LogicCell40_SEQ_MODE_1000      0              5793   2135  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_13_LC_1_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_12_LC_1_10_4/in3
Capture Clock    : count_12_LC_1_10_4/clk
Setup Constraint : 5740p
Path slack       : 2262p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  2665
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5666
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
count_11_LC_1_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281    929  RISE       1
count_11_LC_1_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407    929  RISE       2
I__58/I                          InMux                          0              5407   2261  RISE       1
I__58/O                          InMux                        259              5666   2261  RISE       1
count_12_LC_1_10_4/in3           LogicCell40_SEQ_MODE_1000      0              5666   2261  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_12_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_11_LC_1_10_3/in3
Capture Clock    : count_11_LC_1_10_3/clk
Setup Constraint : 5740p
Path slack       : 2388p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  2539
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5540
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
count_10_LC_1_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154    929  RISE       1
count_10_LC_1_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281    929  RISE       2
I__62/I                          InMux                          0              5281   2388  RISE       1
I__62/O                          InMux                        259              5540   2388  RISE       1
count_11_LC_1_10_3/in3           LogicCell40_SEQ_MODE_1000      0              5540   2388  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_11_LC_1_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_10_LC_1_10_2/in3
Capture Clock    : count_10_LC_1_10_2/clk
Setup Constraint : 5740p
Path slack       : 2514p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  2413
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5414
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
count_9_LC_1_10_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028    929  RISE       1
count_9_LC_1_10_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154    929  RISE       2
I__66/I                          InMux                          0              5154   2514  RISE       1
I__66/O                          InMux                        259              5414   2514  RISE       1
count_10_LC_1_10_2/in3           LogicCell40_SEQ_MODE_1000      0              5414   2514  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_10_LC_1_10_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_9_LC_1_10_1/in3
Capture Clock    : count_9_LC_1_10_1/clk
Setup Constraint : 5740p
Path slack       : 2640p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  2287
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5288
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
count_8_LC_1_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902    929  RISE       1
count_8_LC_1_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028    929  RISE       2
I__70/I                          InMux                          0              5028   2640  RISE       1
I__70/O                          InMux                        259              5288   2640  RISE       1
count_9_LC_1_10_1/in3            LogicCell40_SEQ_MODE_1000      0              5288   2640  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_9_LC_1_10_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_8_LC_1_10_0/in3
Capture Clock    : count_8_LC_1_10_0/clk
Setup Constraint : 5740p
Path slack       : 2766p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  2161
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5162
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                          LocalMux                       0              3001    929  RISE       1
I__51/O                          LocalMux                     330              3331    929  RISE       1
I__52/I                          InMux                          0              3331    929  RISE       1
I__52/O                          InMux                        259              3590    929  RISE       1
I__53/I                          CascadeMux                     0              3590    929  RISE       1
I__53/O                          CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
count_7_LC_1_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              4579    929  RISE       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706    929  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902    929  RISE       2
I__74/I                          InMux                          0              4902   2766  RISE       1
I__74/O                          InMux                        259              5162   2766  RISE       1
count_8_LC_1_10_0/in3            LogicCell40_SEQ_MODE_1000      0              5162   2766  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_8_LC_1_10_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_7_LC_1_9_7/in3
Capture Clock    : count_7_LC_1_9_7/clk
Setup Constraint : 5740p
Path slack       : 3089p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1838
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4839
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                    LocalMux                       0              3001    929  RISE       1
I__51/O                    LocalMux                     330              3331    929  RISE       1
I__52/I                    InMux                          0              3331    929  RISE       1
I__52/O                    InMux                        259              3590    929  RISE       1
I__53/I                    CascadeMux                     0              3590    929  RISE       1
I__53/O                    CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
count_6_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_1000      0              4453    929  RISE       1
count_6_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_1000    126              4579    929  RISE       2
I__78/I                    InMux                          0              4579   3089  RISE       1
I__78/O                    InMux                        259              4839   3089  RISE       1
count_7_LC_1_9_7/in3       LogicCell40_SEQ_MODE_1000      0              4839   3089  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_7_LC_1_9_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_6_LC_1_9_6/in3
Capture Clock    : count_6_LC_1_9_6/clk
Setup Constraint : 5740p
Path slack       : 3215p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1712
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4713
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                    LocalMux                       0              3001    929  RISE       1
I__51/O                    LocalMux                     330              3331    929  RISE       1
I__52/I                    InMux                          0              3331    929  RISE       1
I__52/O                    InMux                        259              3590    929  RISE       1
I__53/I                    CascadeMux                     0              3590    929  RISE       1
I__53/O                    CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
count_5_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_1000      0              4327    929  RISE       1
count_5_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    126              4453    929  RISE       2
I__82/I                    InMux                          0              4453   3215  RISE       1
I__82/O                    InMux                        259              4713   3215  RISE       1
count_6_LC_1_9_6/in3       LogicCell40_SEQ_MODE_1000      0              4713   3215  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_6_LC_1_9_6/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_5_LC_1_9_5/in3
Capture Clock    : count_5_LC_1_9_5/clk
Setup Constraint : 5740p
Path slack       : 3342p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1585
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4586
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                    LocalMux                       0              3001    929  RISE       1
I__51/O                    LocalMux                     330              3331    929  RISE       1
I__52/I                    InMux                          0              3331    929  RISE       1
I__52/O                    InMux                        259              3590    929  RISE       1
I__53/I                    CascadeMux                     0              3590    929  RISE       1
I__53/O                    CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
count_4_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_1000      0              4201    929  RISE       1
count_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    126              4327    929  RISE       2
I__30/I                    InMux                          0              4327   3341  RISE       1
I__30/O                    InMux                        259              4586   3341  RISE       1
count_5_LC_1_9_5/in3       LogicCell40_SEQ_MODE_1000      0              4586   3341  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_5_LC_1_9_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_4_LC_1_9_4/in3
Capture Clock    : count_4_LC_1_9_4/clk
Setup Constraint : 5740p
Path slack       : 3468p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1459
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4460
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                    LocalMux                       0              3001    929  RISE       1
I__51/O                    LocalMux                     330              3331    929  RISE       1
I__52/I                    InMux                          0              3331    929  RISE       1
I__52/O                    InMux                        259              3590    929  RISE       1
I__53/I                    CascadeMux                     0              3590    929  RISE       1
I__53/O                    CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
count_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              4074    929  RISE       1
count_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    126              4201    929  RISE       2
I__34/I                    InMux                          0              4201   3468  RISE       1
I__34/O                    InMux                        259              4460   3468  RISE       1
count_4_LC_1_9_4/in3       LogicCell40_SEQ_MODE_1000      0              4460   3468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_4_LC_1_9_4/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_3_LC_1_9_3/in3
Capture Clock    : count_3_LC_1_9_3/clk
Setup Constraint : 5740p
Path slack       : 3594p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1333
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4334
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                    LocalMux                       0              3001    929  RISE       1
I__51/O                    LocalMux                     330              3331    929  RISE       1
I__52/I                    InMux                          0              3331    929  RISE       1
I__52/O                    InMux                        259              3590    929  RISE       1
I__53/I                    CascadeMux                     0              3590    929  RISE       1
I__53/O                    CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
count_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948    929  RISE       1
count_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074    929  RISE       2
I__38/I                    InMux                          0              4074   3594  RISE       1
I__38/O                    InMux                        259              4334   3594  RISE       1
count_3_LC_1_9_3/in3       LogicCell40_SEQ_MODE_1000      0              4334   3594  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_3_LC_1_9_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_2_LC_1_9_2/in3
Capture Clock    : count_2_LC_1_9_2/clk
Setup Constraint : 5740p
Path slack       : 3720p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1207
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4208
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                    LocalMux                       0              3001    929  RISE       1
I__51/O                    LocalMux                     330              3331    929  RISE       1
I__52/I                    InMux                          0              3331    929  RISE       1
I__52/O                    InMux                        259              3590    929  RISE       1
I__53/I                    CascadeMux                     0              3590    929  RISE       1
I__53/O                    CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
count_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822    929  RISE       1
count_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948    929  RISE       2
I__42/I                    InMux                          0              3948   3720  RISE       1
I__42/O                    InMux                        259              4208   3720  RISE       1
count_2_LC_1_9_2/in3       LogicCell40_SEQ_MODE_1000      0              4208   3720  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_2_LC_1_9_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_1_LC_1_9_1/in3
Capture Clock    : count_1_LC_1_9_1/clk
Setup Constraint : 5740p
Path slack       : 3847p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -274
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7928

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1080
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4081
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                    LocalMux                       0              3001    929  RISE       1
I__51/O                    LocalMux                     330              3331    929  RISE       1
I__52/I                    InMux                          0              3331    929  RISE       1
I__52/O                    InMux                        259              3590    929  RISE       1
I__53/I                    CascadeMux                     0              3590    929  RISE       1
I__53/O                    CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3590    929  RISE       1
count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822    929  RISE       2
I__46/I                    InMux                          0              3822   3846  RISE       1
I__46/O                    InMux                        259              4081   3846  RISE       1
count_1_LC_1_9_1/in3       LogicCell40_SEQ_MODE_1000      0              4081   3846  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_1_LC_1_9_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_1_11_5/lcout
Path End         : count_21_LC_1_11_5/in1
Capture Clock    : count_21_LC_1_11_5/clk
Setup Constraint : 5740p
Path slack       : 4212p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -400
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7802

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4211  RISE       2
I__91/I                   LocalMux                       0              3001   4211  RISE       1
I__91/O                   LocalMux                     330              3331   4211  RISE       1
I__93/I                   InMux                          0              3331   4211  RISE       1
I__93/O                   InMux                        259              3590   4211  RISE       1
count_21_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   4211  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_11_4/lcout
Path End         : count_20_LC_1_11_4/in2
Capture Clock    : count_20_LC_1_11_4/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_20_LC_1_11_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3846  RISE       1
I__97/I                   LocalMux                       0              3001   3846  RISE       1
I__97/O                   LocalMux                     330              3331   3846  RISE       1
I__98/I                   InMux                          0              3331   3846  RISE       1
I__98/O                   InMux                        259              3590   3846  RISE       1
I__99/I                   CascadeMux                     0              3590   3846  RISE       1
I__99/O                   CascadeMux                     0              3590   3846  RISE       1
count_20_LC_1_11_4/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_20_LC_1_11_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_1_11_3/lcout
Path End         : count_19_LC_1_11_3/in2
Capture Clock    : count_19_LC_1_11_3/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_19_LC_1_11_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3720  RISE       1
I__101/I                  LocalMux                       0              3001   3720  RISE       1
I__101/O                  LocalMux                     330              3331   3720  RISE       1
I__102/I                  InMux                          0              3331   3720  RISE       1
I__102/O                  InMux                        259              3590   3720  RISE       1
I__103/I                  CascadeMux                     0              3590   3720  RISE       1
I__103/O                  CascadeMux                     0              3590   3720  RISE       1
count_19_LC_1_11_3/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_19_LC_1_11_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_1_11_2/lcout
Path End         : count_18_LC_1_11_2/in2
Capture Clock    : count_18_LC_1_11_2/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_18_LC_1_11_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3594  RISE       1
I__105/I                  LocalMux                       0              3001   3594  RISE       1
I__105/O                  LocalMux                     330              3331   3594  RISE       1
I__106/I                  InMux                          0              3331   3594  RISE       1
I__106/O                  InMux                        259              3590   3594  RISE       1
I__107/I                  CascadeMux                     0              3590   3594  RISE       1
I__107/O                  CascadeMux                     0              3590   3594  RISE       1
count_18_LC_1_11_2/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_18_LC_1_11_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_11_1/lcout
Path End         : count_17_LC_1_11_1/in2
Capture Clock    : count_17_LC_1_11_1/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_17_LC_1_11_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3468  RISE       1
I__109/I                  LocalMux                       0              3001   3468  RISE       1
I__109/O                  LocalMux                     330              3331   3468  RISE       1
I__110/I                  InMux                          0              3331   3468  RISE       1
I__110/O                  InMux                        259              3590   3468  RISE       1
I__111/I                  CascadeMux                     0              3590   3468  RISE       1
I__111/O                  CascadeMux                     0              3590   3468  RISE       1
count_17_LC_1_11_1/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_17_LC_1_11_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_1_11_0/lcout
Path End         : count_16_LC_1_11_0/in2
Capture Clock    : count_16_LC_1_11_0/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_16_LC_1_11_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3341  RISE       1
I__113/I                  LocalMux                       0              3001   3341  RISE       1
I__113/O                  LocalMux                     330              3331   3341  RISE       1
I__114/I                  InMux                          0              3331   3341  RISE       1
I__114/O                  InMux                        259              3590   3341  RISE       1
I__115/I                  CascadeMux                     0              3590   3341  RISE       1
I__115/O                  CascadeMux                     0              3590   3341  RISE       1
count_16_LC_1_11_0/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_16_LC_1_11_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_10_7/lcout
Path End         : count_15_LC_1_10_7/in2
Capture Clock    : count_15_LC_1_10_7/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_15_LC_1_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3019  RISE       1
I__117/I                  LocalMux                       0              3001   3019  RISE       1
I__117/O                  LocalMux                     330              3331   3019  RISE       1
I__118/I                  InMux                          0              3331   3019  RISE       1
I__118/O                  InMux                        259              3590   3019  RISE       1
I__119/I                  CascadeMux                     0              3590   3019  RISE       1
I__119/O                  CascadeMux                     0              3590   3019  RISE       1
count_15_LC_1_10_7/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_15_LC_1_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_1_10_6/lcout
Path End         : count_14_LC_1_10_6/in2
Capture Clock    : count_14_LC_1_10_6/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_14_LC_1_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2893  RISE       1
I__121/I                  LocalMux                       0              3001   2893  RISE       1
I__121/O                  LocalMux                     330              3331   2893  RISE       1
I__122/I                  InMux                          0              3331   2893  RISE       1
I__122/O                  InMux                        259              3590   2893  RISE       1
I__123/I                  CascadeMux                     0              3590   2893  RISE       1
I__123/O                  CascadeMux                     0              3590   2893  RISE       1
count_14_LC_1_10_6/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_14_LC_1_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_1_10_5/lcout
Path End         : count_13_LC_1_10_5/in2
Capture Clock    : count_13_LC_1_10_5/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_13_LC_1_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2766  RISE       1
I__55/I                   LocalMux                       0              3001   2766  RISE       1
I__55/O                   LocalMux                     330              3331   2766  RISE       1
I__56/I                   InMux                          0              3331   2766  RISE       1
I__56/O                   InMux                        259              3590   2766  RISE       1
I__57/I                   CascadeMux                     0              3590   2766  RISE       1
I__57/O                   CascadeMux                     0              3590   2766  RISE       1
count_13_LC_1_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_13_LC_1_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_1_10_4/lcout
Path End         : count_12_LC_1_10_4/in2
Capture Clock    : count_12_LC_1_10_4/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_12_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2640  RISE       1
I__59/I                   LocalMux                       0              3001   2640  RISE       1
I__59/O                   LocalMux                     330              3331   2640  RISE       1
I__60/I                   InMux                          0              3331   2640  RISE       1
I__60/O                   InMux                        259              3590   2640  RISE       1
I__61/I                   CascadeMux                     0              3590   2640  RISE       1
I__61/O                   CascadeMux                     0              3590   2640  RISE       1
count_12_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_12_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_1_10_3/lcout
Path End         : count_11_LC_1_10_3/in2
Capture Clock    : count_11_LC_1_10_3/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_11_LC_1_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2514  RISE       1
I__63/I                   LocalMux                       0              3001   2514  RISE       1
I__63/O                   LocalMux                     330              3331   2514  RISE       1
I__64/I                   InMux                          0              3331   2514  RISE       1
I__64/O                   InMux                        259              3590   2514  RISE       1
I__65/I                   CascadeMux                     0              3590   2514  RISE       1
I__65/O                   CascadeMux                     0              3590   2514  RISE       1
count_11_LC_1_10_3/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_11_LC_1_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_1_10_2/lcout
Path End         : count_10_LC_1_10_2/in2
Capture Clock    : count_10_LC_1_10_2/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_10_LC_1_10_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2388  RISE       1
I__67/I                   LocalMux                       0              3001   2388  RISE       1
I__67/O                   LocalMux                     330              3331   2388  RISE       1
I__68/I                   InMux                          0              3331   2388  RISE       1
I__68/O                   InMux                        259              3590   2388  RISE       1
I__69/I                   CascadeMux                     0              3590   2388  RISE       1
I__69/O                   CascadeMux                     0              3590   2388  RISE       1
count_10_LC_1_10_2/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_10_LC_1_10_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_1_10_1/lcout
Path End         : count_9_LC_1_10_1/in2
Capture Clock    : count_9_LC_1_10_1/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_9_LC_1_10_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2261  RISE       1
I__71/I                  LocalMux                       0              3001   2261  RISE       1
I__71/O                  LocalMux                     330              3331   2261  RISE       1
I__72/I                  InMux                          0              3331   2261  RISE       1
I__72/O                  InMux                        259              3590   2261  RISE       1
I__73/I                  CascadeMux                     0              3590   2261  RISE       1
I__73/O                  CascadeMux                     0              3590   2261  RISE       1
count_9_LC_1_10_1/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_9_LC_1_10_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_1_10_0/lcout
Path End         : count_8_LC_1_10_0/in2
Capture Clock    : count_8_LC_1_10_0/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_8_LC_1_10_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2135  RISE       1
I__75/I                  LocalMux                       0              3001   2135  RISE       1
I__75/O                  LocalMux                     330              3331   2135  RISE       1
I__76/I                  InMux                          0              3331   2135  RISE       1
I__76/O                  InMux                        259              3590   2135  RISE       1
I__77/I                  CascadeMux                     0              3590   2135  RISE       1
I__77/O                  CascadeMux                     0              3590   2135  RISE       1
count_8_LC_1_10_0/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_8_LC_1_10_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_1_9_7/lcout
Path End         : count_7_LC_1_9_7/in2
Capture Clock    : count_7_LC_1_9_7/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_7_LC_1_9_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1812  RISE       1
I__79/I                 LocalMux                       0              3001   1812  RISE       1
I__79/O                 LocalMux                     330              3331   1812  RISE       1
I__80/I                 InMux                          0              3331   1812  RISE       1
I__80/O                 InMux                        259              3590   1812  RISE       1
I__81/I                 CascadeMux                     0              3590   1812  RISE       1
I__81/O                 CascadeMux                     0              3590   1812  RISE       1
count_7_LC_1_9_7/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_7_LC_1_9_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_1_9_6/lcout
Path End         : count_6_LC_1_9_6/in2
Capture Clock    : count_6_LC_1_9_6/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_6_LC_1_9_6/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1686  RISE       1
I__83/I                 LocalMux                       0              3001   1686  RISE       1
I__83/O                 LocalMux                     330              3331   1686  RISE       1
I__84/I                 InMux                          0              3331   1686  RISE       1
I__84/O                 InMux                        259              3590   1686  RISE       1
I__85/I                 CascadeMux                     0              3590   1686  RISE       1
I__85/O                 CascadeMux                     0              3590   1686  RISE       1
count_6_LC_1_9_6/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_6_LC_1_9_6/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_1_9_5/lcout
Path End         : count_5_LC_1_9_5/in2
Capture Clock    : count_5_LC_1_9_5/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_5_LC_1_9_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1560  RISE       1
I__31/I                 LocalMux                       0              3001   1560  RISE       1
I__31/O                 LocalMux                     330              3331   1560  RISE       1
I__32/I                 InMux                          0              3331   1560  RISE       1
I__32/O                 InMux                        259              3590   1560  RISE       1
I__33/I                 CascadeMux                     0              3590   1560  RISE       1
I__33/O                 CascadeMux                     0              3590   1560  RISE       1
count_5_LC_1_9_5/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_5_LC_1_9_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_9_4/lcout
Path End         : count_4_LC_1_9_4/in2
Capture Clock    : count_4_LC_1_9_4/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_4_LC_1_9_4/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1434  RISE       1
I__35/I                 LocalMux                       0              3001   1434  RISE       1
I__35/O                 LocalMux                     330              3331   1434  RISE       1
I__36/I                 InMux                          0              3331   1434  RISE       1
I__36/O                 InMux                        259              3590   1434  RISE       1
I__37/I                 CascadeMux                     0              3590   1434  RISE       1
I__37/O                 CascadeMux                     0              3590   1434  RISE       1
count_4_LC_1_9_4/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_4_LC_1_9_4/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_1_9_3/lcout
Path End         : count_3_LC_1_9_3/in2
Capture Clock    : count_3_LC_1_9_3/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_3_LC_1_9_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1307  RISE       1
I__39/I                 LocalMux                       0              3001   1307  RISE       1
I__39/O                 LocalMux                     330              3331   1307  RISE       1
I__40/I                 InMux                          0              3331   1307  RISE       1
I__40/O                 InMux                        259              3590   1307  RISE       1
I__41/I                 CascadeMux                     0              3590   1307  RISE       1
I__41/O                 CascadeMux                     0              3590   1307  RISE       1
count_3_LC_1_9_3/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_3_LC_1_9_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_1_9_2/lcout
Path End         : count_2_LC_1_9_2/in2
Capture Clock    : count_2_LC_1_9_2/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_2_LC_1_9_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1181  RISE       1
I__43/I                 LocalMux                       0              3001   1181  RISE       1
I__43/O                 LocalMux                     330              3331   1181  RISE       1
I__44/I                 InMux                          0              3331   1181  RISE       1
I__44/O                 InMux                        259              3590   1181  RISE       1
I__45/I                 CascadeMux                     0              3590   1181  RISE       1
I__45/O                 CascadeMux                     0              3590   1181  RISE       1
count_2_LC_1_9_2/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_2_LC_1_9_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_1_9_1/lcout
Path End         : count_1_LC_1_9_1/in2
Capture Clock    : count_1_LC_1_9_1/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_1_LC_1_9_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1055  RISE       1
I__47/I                 LocalMux                       0              3001   1055  RISE       1
I__47/O                 LocalMux                     330              3331   1055  RISE       1
I__48/I                 InMux                          0              3331   1055  RISE       1
I__48/O                 InMux                        259              3590   1055  RISE       1
I__49/I                 CascadeMux                     0              3590   1055  RISE       1
I__49/O                 CascadeMux                     0              3590   1055  RISE       1
count_1_LC_1_9_1/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_1_LC_1_9_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_0_LC_1_9_0/in2
Capture Clock    : count_0_LC_1_9_0/clk
Setup Constraint : 5740p
Path slack       : 4240p

Capture Clock Arrival Time (prescaler|clk_in:R#2)   5740
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                        -372
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7830

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001    929  RISE       1
I__51/I                 LocalMux                       0              3001    929  RISE       1
I__51/O                 LocalMux                     330              3331    929  RISE       1
I__52/I                 InMux                          0              3331    929  RISE       1
I__52/O                 InMux                        259              3590    929  RISE       1
I__53/I                 CascadeMux                     0              3590    929  RISE       1
I__53/O                 CascadeMux                     0              3590    929  RISE       1
count_0_LC_1_9_0/in2    LogicCell40_SEQ_MODE_1000      0              3590   4239  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_1_11_5/lcout
Path End         : clk_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  5180
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8181
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_1_11_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       2
I__92/I                            LocalMux                       0              3001   +INF  RISE       1
I__92/O                            LocalMux                     330              3331   +INF  RISE       1
I__94/I                            IoInMux                        0              3331   +INF  RISE       1
I__94/O                            IoInMux                      259              3590   +INF  RISE       1
clk_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3590   +INF  RISE       1
clk_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5828   +INF  FALL       1
clk_out_obuf_iopad/DIN             IO_PAD                         0              5828   +INF  FALL       1
clk_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8181   +INF  FALL       1
clk_out                            prescaler                      0              8181   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_1_11_5/lcout
Path End         : count_21_LC_1_11_5/in1
Capture Clock    : count_21_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__91/I                   LocalMux                       0              3001   1066  FALL       1
I__91/O                   LocalMux                     309              3310   1066  FALL       1
I__93/I                   InMux                          0              3310   1066  FALL       1
I__93/O                   InMux                        217              3527   1066  FALL       1
count_21_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_11_4/lcout
Path End         : count_20_LC_1_11_4/in2
Capture Clock    : count_20_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_20_LC_1_11_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__97/I                   LocalMux                       0              3001   1066  FALL       1
I__97/O                   LocalMux                     309              3310   1066  FALL       1
I__98/I                   InMux                          0              3310   1066  FALL       1
I__98/O                   InMux                        217              3527   1066  FALL       1
I__99/I                   CascadeMux                     0              3527   1066  FALL       1
I__99/O                   CascadeMux                     0              3527   1066  FALL       1
count_20_LC_1_11_4/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_20_LC_1_11_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_1_11_3/lcout
Path End         : count_19_LC_1_11_3/in2
Capture Clock    : count_19_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_19_LC_1_11_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__101/I                  LocalMux                       0              3001   1066  FALL       1
I__101/O                  LocalMux                     309              3310   1066  FALL       1
I__102/I                  InMux                          0              3310   1066  FALL       1
I__102/O                  InMux                        217              3527   1066  FALL       1
I__103/I                  CascadeMux                     0              3527   1066  FALL       1
I__103/O                  CascadeMux                     0              3527   1066  FALL       1
count_19_LC_1_11_3/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_19_LC_1_11_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_1_11_2/lcout
Path End         : count_18_LC_1_11_2/in2
Capture Clock    : count_18_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_18_LC_1_11_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__105/I                  LocalMux                       0              3001   1066  FALL       1
I__105/O                  LocalMux                     309              3310   1066  FALL       1
I__106/I                  InMux                          0              3310   1066  FALL       1
I__106/O                  InMux                        217              3527   1066  FALL       1
I__107/I                  CascadeMux                     0              3527   1066  FALL       1
I__107/O                  CascadeMux                     0              3527   1066  FALL       1
count_18_LC_1_11_2/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_18_LC_1_11_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_11_1/lcout
Path End         : count_17_LC_1_11_1/in2
Capture Clock    : count_17_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_17_LC_1_11_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__109/I                  LocalMux                       0              3001   1066  FALL       1
I__109/O                  LocalMux                     309              3310   1066  FALL       1
I__110/I                  InMux                          0              3310   1066  FALL       1
I__110/O                  InMux                        217              3527   1066  FALL       1
I__111/I                  CascadeMux                     0              3527   1066  FALL       1
I__111/O                  CascadeMux                     0              3527   1066  FALL       1
count_17_LC_1_11_1/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_17_LC_1_11_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_1_11_0/lcout
Path End         : count_16_LC_1_11_0/in2
Capture Clock    : count_16_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_16_LC_1_11_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__113/I                  LocalMux                       0              3001   1066  FALL       1
I__113/O                  LocalMux                     309              3310   1066  FALL       1
I__114/I                  InMux                          0              3310   1066  FALL       1
I__114/O                  InMux                        217              3527   1066  FALL       1
I__115/I                  CascadeMux                     0              3527   1066  FALL       1
I__115/O                  CascadeMux                     0              3527   1066  FALL       1
count_16_LC_1_11_0/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_16_LC_1_11_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_10_7/lcout
Path End         : count_15_LC_1_10_7/in2
Capture Clock    : count_15_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_15_LC_1_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__117/I                  LocalMux                       0              3001   1066  FALL       1
I__117/O                  LocalMux                     309              3310   1066  FALL       1
I__118/I                  InMux                          0              3310   1066  FALL       1
I__118/O                  InMux                        217              3527   1066  FALL       1
I__119/I                  CascadeMux                     0              3527   1066  FALL       1
I__119/O                  CascadeMux                     0              3527   1066  FALL       1
count_15_LC_1_10_7/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_15_LC_1_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_1_10_6/lcout
Path End         : count_14_LC_1_10_6/in2
Capture Clock    : count_14_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_14_LC_1_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__121/I                  LocalMux                       0              3001   1066  FALL       1
I__121/O                  LocalMux                     309              3310   1066  FALL       1
I__122/I                  InMux                          0              3310   1066  FALL       1
I__122/O                  InMux                        217              3527   1066  FALL       1
I__123/I                  CascadeMux                     0              3527   1066  FALL       1
I__123/O                  CascadeMux                     0              3527   1066  FALL       1
count_14_LC_1_10_6/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_14_LC_1_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_1_10_5/lcout
Path End         : count_13_LC_1_10_5/in2
Capture Clock    : count_13_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_13_LC_1_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__55/I                   LocalMux                       0              3001   1066  FALL       1
I__55/O                   LocalMux                     309              3310   1066  FALL       1
I__56/I                   InMux                          0              3310   1066  FALL       1
I__56/O                   InMux                        217              3527   1066  FALL       1
I__57/I                   CascadeMux                     0              3527   1066  FALL       1
I__57/O                   CascadeMux                     0              3527   1066  FALL       1
count_13_LC_1_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_13_LC_1_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_1_10_4/lcout
Path End         : count_12_LC_1_10_4/in2
Capture Clock    : count_12_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_12_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__59/I                   LocalMux                       0              3001   1066  FALL       1
I__59/O                   LocalMux                     309              3310   1066  FALL       1
I__60/I                   InMux                          0              3310   1066  FALL       1
I__60/O                   InMux                        217              3527   1066  FALL       1
I__61/I                   CascadeMux                     0              3527   1066  FALL       1
I__61/O                   CascadeMux                     0              3527   1066  FALL       1
count_12_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_12_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_1_10_3/lcout
Path End         : count_11_LC_1_10_3/in2
Capture Clock    : count_11_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_11_LC_1_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__63/I                   LocalMux                       0              3001   1066  FALL       1
I__63/O                   LocalMux                     309              3310   1066  FALL       1
I__64/I                   InMux                          0              3310   1066  FALL       1
I__64/O                   InMux                        217              3527   1066  FALL       1
I__65/I                   CascadeMux                     0              3527   1066  FALL       1
I__65/O                   CascadeMux                     0              3527   1066  FALL       1
count_11_LC_1_10_3/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_11_LC_1_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_1_10_2/lcout
Path End         : count_10_LC_1_10_2/in2
Capture Clock    : count_10_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_10_LC_1_10_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__67/I                   LocalMux                       0              3001   1066  FALL       1
I__67/O                   LocalMux                     309              3310   1066  FALL       1
I__68/I                   InMux                          0              3310   1066  FALL       1
I__68/O                   InMux                        217              3527   1066  FALL       1
I__69/I                   CascadeMux                     0              3527   1066  FALL       1
I__69/O                   CascadeMux                     0              3527   1066  FALL       1
count_10_LC_1_10_2/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_10_LC_1_10_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_1_10_1/lcout
Path End         : count_9_LC_1_10_1/in2
Capture Clock    : count_9_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_9_LC_1_10_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__71/I                  LocalMux                       0              3001   1066  FALL       1
I__71/O                  LocalMux                     309              3310   1066  FALL       1
I__72/I                  InMux                          0              3310   1066  FALL       1
I__72/O                  InMux                        217              3527   1066  FALL       1
I__73/I                  CascadeMux                     0              3527   1066  FALL       1
I__73/O                  CascadeMux                     0              3527   1066  FALL       1
count_9_LC_1_10_1/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_9_LC_1_10_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_1_10_0/lcout
Path End         : count_8_LC_1_10_0/in2
Capture Clock    : count_8_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_8_LC_1_10_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__75/I                  LocalMux                       0              3001   1066  FALL       1
I__75/O                  LocalMux                     309              3310   1066  FALL       1
I__76/I                  InMux                          0              3310   1066  FALL       1
I__76/O                  InMux                        217              3527   1066  FALL       1
I__77/I                  CascadeMux                     0              3527   1066  FALL       1
I__77/O                  CascadeMux                     0              3527   1066  FALL       1
count_8_LC_1_10_0/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_8_LC_1_10_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_1_9_7/lcout
Path End         : count_7_LC_1_9_7/in2
Capture Clock    : count_7_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_7_LC_1_9_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__79/I                 LocalMux                       0              3001   1066  FALL       1
I__79/O                 LocalMux                     309              3310   1066  FALL       1
I__80/I                 InMux                          0              3310   1066  FALL       1
I__80/O                 InMux                        217              3527   1066  FALL       1
I__81/I                 CascadeMux                     0              3527   1066  FALL       1
I__81/O                 CascadeMux                     0              3527   1066  FALL       1
count_7_LC_1_9_7/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_7_LC_1_9_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_1_9_6/lcout
Path End         : count_6_LC_1_9_6/in2
Capture Clock    : count_6_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_6_LC_1_9_6/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__83/I                 LocalMux                       0              3001   1066  FALL       1
I__83/O                 LocalMux                     309              3310   1066  FALL       1
I__84/I                 InMux                          0              3310   1066  FALL       1
I__84/O                 InMux                        217              3527   1066  FALL       1
I__85/I                 CascadeMux                     0              3527   1066  FALL       1
I__85/O                 CascadeMux                     0              3527   1066  FALL       1
count_6_LC_1_9_6/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_6_LC_1_9_6/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_1_9_5/lcout
Path End         : count_5_LC_1_9_5/in2
Capture Clock    : count_5_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_5_LC_1_9_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__31/I                 LocalMux                       0              3001   1066  FALL       1
I__31/O                 LocalMux                     309              3310   1066  FALL       1
I__32/I                 InMux                          0              3310   1066  FALL       1
I__32/O                 InMux                        217              3527   1066  FALL       1
I__33/I                 CascadeMux                     0              3527   1066  FALL       1
I__33/O                 CascadeMux                     0              3527   1066  FALL       1
count_5_LC_1_9_5/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_5_LC_1_9_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_9_4/lcout
Path End         : count_4_LC_1_9_4/in2
Capture Clock    : count_4_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_4_LC_1_9_4/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__35/I                 LocalMux                       0              3001   1066  FALL       1
I__35/O                 LocalMux                     309              3310   1066  FALL       1
I__36/I                 InMux                          0              3310   1066  FALL       1
I__36/O                 InMux                        217              3527   1066  FALL       1
I__37/I                 CascadeMux                     0              3527   1066  FALL       1
I__37/O                 CascadeMux                     0              3527   1066  FALL       1
count_4_LC_1_9_4/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_4_LC_1_9_4/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_1_9_3/lcout
Path End         : count_3_LC_1_9_3/in2
Capture Clock    : count_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_3_LC_1_9_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__39/I                 LocalMux                       0              3001   1066  FALL       1
I__39/O                 LocalMux                     309              3310   1066  FALL       1
I__40/I                 InMux                          0              3310   1066  FALL       1
I__40/O                 InMux                        217              3527   1066  FALL       1
I__41/I                 CascadeMux                     0              3527   1066  FALL       1
I__41/O                 CascadeMux                     0              3527   1066  FALL       1
count_3_LC_1_9_3/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_3_LC_1_9_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_1_9_2/lcout
Path End         : count_2_LC_1_9_2/in2
Capture Clock    : count_2_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_2_LC_1_9_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__43/I                 LocalMux                       0              3001   1066  FALL       1
I__43/O                 LocalMux                     309              3310   1066  FALL       1
I__44/I                 InMux                          0              3310   1066  FALL       1
I__44/O                 InMux                        217              3527   1066  FALL       1
I__45/I                 CascadeMux                     0              3527   1066  FALL       1
I__45/O                 CascadeMux                     0              3527   1066  FALL       1
count_2_LC_1_9_2/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_2_LC_1_9_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_1_9_1/lcout
Path End         : count_1_LC_1_9_1/in2
Capture Clock    : count_1_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_1_LC_1_9_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__47/I                 LocalMux                       0              3001   1066  FALL       1
I__47/O                 LocalMux                     309              3310   1066  FALL       1
I__48/I                 InMux                          0              3310   1066  FALL       1
I__48/O                 InMux                        217              3527   1066  FALL       1
I__49/I                 CascadeMux                     0              3527   1066  FALL       1
I__49/O                 CascadeMux                     0              3527   1066  FALL       1
count_1_LC_1_9_1/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_1_LC_1_9_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_0_LC_1_9_0/in2
Capture Clock    : count_0_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__51/I                 LocalMux                       0              3001   1066  FALL       1
I__51/O                 LocalMux                     309              3310   1066  FALL       1
I__52/I                 InMux                          0              3310   1066  FALL       1
I__52/O                 InMux                        217              3527   1066  FALL       1
I__53/I                 CascadeMux                     0              3527   1066  FALL       1
I__53/O                 CascadeMux                     0              3527   1066  FALL       1
count_0_LC_1_9_0/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_11_4/lcout
Path End         : count_21_LC_1_11_5/in3
Capture Clock    : count_21_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_20_LC_1_11_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__97/I                      LocalMux                       0              3001   1066  FALL       1
I__97/O                      LocalMux                     309              3310   1066  FALL       1
I__98/I                      InMux                          0              3310   1066  FALL       1
I__98/O                      InMux                        217              3527   1066  FALL       1
I__99/I                      CascadeMux                     0              3527   1066  FALL       1
I__99/O                      CascadeMux                     0              3527   1066  FALL       1
count_20_LC_1_11_4/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       1
I__95/I                      InMux                          0              3661   1417  FALL       1
I__95/O                      InMux                        217              3878   1417  FALL       1
count_21_LC_1_11_5/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_1_11_3/lcout
Path End         : count_20_LC_1_11_4/in3
Capture Clock    : count_20_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_19_LC_1_11_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_1_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__101/I                     LocalMux                       0              3001   1066  FALL       1
I__101/O                     LocalMux                     309              3310   1066  FALL       1
I__102/I                     InMux                          0              3310   1066  FALL       1
I__102/O                     InMux                        217              3527   1066  FALL       1
I__103/I                     CascadeMux                     0              3527   1066  FALL       1
I__103/O                     CascadeMux                     0              3527   1066  FALL       1
count_19_LC_1_11_3/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__96/I                      InMux                          0              3661   1417  FALL       1
I__96/O                      InMux                        217              3878   1417  FALL       1
count_20_LC_1_11_4/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_20_LC_1_11_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_1_11_2/lcout
Path End         : count_19_LC_1_11_3/in3
Capture Clock    : count_19_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_18_LC_1_11_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_1_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__105/I                     LocalMux                       0              3001   1066  FALL       1
I__105/O                     LocalMux                     309              3310   1066  FALL       1
I__106/I                     InMux                          0              3310   1066  FALL       1
I__106/O                     InMux                        217              3527   1066  FALL       1
I__107/I                     CascadeMux                     0              3527   1066  FALL       1
I__107/O                     CascadeMux                     0              3527   1066  FALL       1
count_18_LC_1_11_2/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__100/I                     InMux                          0              3661   1417  FALL       1
I__100/O                     InMux                        217              3878   1417  FALL       1
count_19_LC_1_11_3/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_19_LC_1_11_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_11_1/lcout
Path End         : count_18_LC_1_11_2/in3
Capture Clock    : count_18_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_17_LC_1_11_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__109/I                     LocalMux                       0              3001   1066  FALL       1
I__109/O                     LocalMux                     309              3310   1066  FALL       1
I__110/I                     InMux                          0              3310   1066  FALL       1
I__110/O                     InMux                        217              3527   1066  FALL       1
I__111/I                     CascadeMux                     0              3527   1066  FALL       1
I__111/O                     CascadeMux                     0              3527   1066  FALL       1
count_17_LC_1_11_1/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__104/I                     InMux                          0              3661   1417  FALL       1
I__104/O                     InMux                        217              3878   1417  FALL       1
count_18_LC_1_11_2/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_18_LC_1_11_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_1_11_0/lcout
Path End         : count_17_LC_1_11_1/in3
Capture Clock    : count_17_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_16_LC_1_11_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_1_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__113/I                     LocalMux                       0              3001   1066  FALL       1
I__113/O                     LocalMux                     309              3310   1066  FALL       1
I__114/I                     InMux                          0              3310   1066  FALL       1
I__114/O                     InMux                        217              3527   1066  FALL       1
I__115/I                     CascadeMux                     0              3527   1066  FALL       1
I__115/O                     CascadeMux                     0              3527   1066  FALL       1
count_16_LC_1_11_0/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__108/I                     InMux                          0              3661   1417  FALL       1
I__108/O                     InMux                        217              3878   1417  FALL       1
count_17_LC_1_11_1/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_17_LC_1_11_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_1_10_6/lcout
Path End         : count_15_LC_1_10_7/in3
Capture Clock    : count_15_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_14_LC_1_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__121/I                     LocalMux                       0              3001   1066  FALL       1
I__121/O                     LocalMux                     309              3310   1066  FALL       1
I__122/I                     InMux                          0              3310   1066  FALL       1
I__122/O                     InMux                        217              3527   1066  FALL       1
I__123/I                     CascadeMux                     0              3527   1066  FALL       1
I__123/O                     CascadeMux                     0              3527   1066  FALL       1
count_14_LC_1_10_6/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__116/I                     InMux                          0              3661   1417  FALL       1
I__116/O                     InMux                        217              3878   1417  FALL       1
count_15_LC_1_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_15_LC_1_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_1_10_5/lcout
Path End         : count_14_LC_1_10_6/in3
Capture Clock    : count_14_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_13_LC_1_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_1_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__55/I                      LocalMux                       0              3001   1066  FALL       1
I__55/O                      LocalMux                     309              3310   1066  FALL       1
I__56/I                      InMux                          0              3310   1066  FALL       1
I__56/O                      InMux                        217              3527   1066  FALL       1
I__57/I                      CascadeMux                     0              3527   1066  FALL       1
I__57/O                      CascadeMux                     0              3527   1066  FALL       1
count_13_LC_1_10_5/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__120/I                     InMux                          0              3661   1417  FALL       1
I__120/O                     InMux                        217              3878   1417  FALL       1
count_14_LC_1_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_14_LC_1_10_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_1_10_4/lcout
Path End         : count_13_LC_1_10_5/in3
Capture Clock    : count_13_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_12_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_1_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__59/I                      LocalMux                       0              3001   1066  FALL       1
I__59/O                      LocalMux                     309              3310   1066  FALL       1
I__60/I                      InMux                          0              3310   1066  FALL       1
I__60/O                      InMux                        217              3527   1066  FALL       1
I__61/I                      CascadeMux                     0              3527   1066  FALL       1
I__61/O                      CascadeMux                     0              3527   1066  FALL       1
count_12_LC_1_10_4/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__54/I                      InMux                          0              3661   1417  FALL       1
I__54/O                      InMux                        217              3878   1417  FALL       1
count_13_LC_1_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_13_LC_1_10_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_1_10_3/lcout
Path End         : count_12_LC_1_10_4/in3
Capture Clock    : count_12_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_11_LC_1_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_1_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__63/I                      LocalMux                       0              3001   1066  FALL       1
I__63/O                      LocalMux                     309              3310   1066  FALL       1
I__64/I                      InMux                          0              3310   1066  FALL       1
I__64/O                      InMux                        217              3527   1066  FALL       1
I__65/I                      CascadeMux                     0              3527   1066  FALL       1
I__65/O                      CascadeMux                     0              3527   1066  FALL       1
count_11_LC_1_10_3/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__58/I                      InMux                          0              3661   1417  FALL       1
I__58/O                      InMux                        217              3878   1417  FALL       1
count_12_LC_1_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_12_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_1_10_2/lcout
Path End         : count_11_LC_1_10_3/in3
Capture Clock    : count_11_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_10_LC_1_10_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__67/I                      LocalMux                       0              3001   1066  FALL       1
I__67/O                      LocalMux                     309              3310   1066  FALL       1
I__68/I                      InMux                          0              3310   1066  FALL       1
I__68/O                      InMux                        217              3527   1066  FALL       1
I__69/I                      CascadeMux                     0              3527   1066  FALL       1
I__69/O                      CascadeMux                     0              3527   1066  FALL       1
count_10_LC_1_10_2/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__62/I                      InMux                          0              3661   1417  FALL       1
I__62/O                      InMux                        217              3878   1417  FALL       1
count_11_LC_1_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_11_LC_1_10_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_1_10_1/lcout
Path End         : count_10_LC_1_10_2/in3
Capture Clock    : count_10_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_9_LC_1_10_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_1_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__71/I                     LocalMux                       0              3001   1066  FALL       1
I__71/O                     LocalMux                     309              3310   1066  FALL       1
I__72/I                     InMux                          0              3310   1066  FALL       1
I__72/O                     InMux                        217              3527   1066  FALL       1
I__73/I                     CascadeMux                     0              3527   1066  FALL       1
I__73/O                     CascadeMux                     0              3527   1066  FALL       1
count_9_LC_1_10_1/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_9_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__66/I                     InMux                          0              3661   1417  FALL       1
I__66/O                     InMux                        217              3878   1417  FALL       1
count_10_LC_1_10_2/in3      LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_10_LC_1_10_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_1_10_0/lcout
Path End         : count_9_LC_1_10_1/in3
Capture Clock    : count_9_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_8_LC_1_10_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_1_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__75/I                     LocalMux                       0              3001   1066  FALL       1
I__75/O                     LocalMux                     309              3310   1066  FALL       1
I__76/I                     InMux                          0              3310   1066  FALL       1
I__76/O                     InMux                        217              3527   1066  FALL       1
I__77/I                     CascadeMux                     0              3527   1066  FALL       1
I__77/O                     CascadeMux                     0              3527   1066  FALL       1
count_8_LC_1_10_0/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_8_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__70/I                     InMux                          0              3661   1417  FALL       1
I__70/O                     InMux                        217              3878   1417  FALL       1
count_9_LC_1_10_1/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_9_LC_1_10_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_1_9_6/lcout
Path End         : count_7_LC_1_9_7/in3
Capture Clock    : count_7_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_6_LC_1_9_6/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_1_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__83/I                    LocalMux                       0              3001   1066  FALL       1
I__83/O                    LocalMux                     309              3310   1066  FALL       1
I__84/I                    InMux                          0              3310   1066  FALL       1
I__84/O                    InMux                        217              3527   1066  FALL       1
I__85/I                    CascadeMux                     0              3527   1066  FALL       1
I__85/O                    CascadeMux                     0              3527   1066  FALL       1
count_6_LC_1_9_6/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_6_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__78/I                    InMux                          0              3661   1417  FALL       1
I__78/O                    InMux                        217              3878   1417  FALL       1
count_7_LC_1_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_7_LC_1_9_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_1_9_5/lcout
Path End         : count_6_LC_1_9_6/in3
Capture Clock    : count_6_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_5_LC_1_9_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_1_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__31/I                    LocalMux                       0              3001   1066  FALL       1
I__31/O                    LocalMux                     309              3310   1066  FALL       1
I__32/I                    InMux                          0              3310   1066  FALL       1
I__32/O                    InMux                        217              3527   1066  FALL       1
I__33/I                    CascadeMux                     0              3527   1066  FALL       1
I__33/O                    CascadeMux                     0              3527   1066  FALL       1
count_5_LC_1_9_5/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_5_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__82/I                    InMux                          0              3661   1417  FALL       1
I__82/O                    InMux                        217              3878   1417  FALL       1
count_6_LC_1_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_6_LC_1_9_6/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_9_4/lcout
Path End         : count_5_LC_1_9_5/in3
Capture Clock    : count_5_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_4_LC_1_9_4/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__35/I                    LocalMux                       0              3001   1066  FALL       1
I__35/O                    LocalMux                     309              3310   1066  FALL       1
I__36/I                    InMux                          0              3310   1066  FALL       1
I__36/O                    InMux                        217              3527   1066  FALL       1
I__37/I                    CascadeMux                     0              3527   1066  FALL       1
I__37/O                    CascadeMux                     0              3527   1066  FALL       1
count_4_LC_1_9_4/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__30/I                    InMux                          0              3661   1417  FALL       1
I__30/O                    InMux                        217              3878   1417  FALL       1
count_5_LC_1_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_5_LC_1_9_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_1_9_3/lcout
Path End         : count_4_LC_1_9_4/in3
Capture Clock    : count_4_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_3_LC_1_9_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_1_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__39/I                    LocalMux                       0              3001   1066  FALL       1
I__39/O                    LocalMux                     309              3310   1066  FALL       1
I__40/I                    InMux                          0              3310   1066  FALL       1
I__40/O                    InMux                        217              3527   1066  FALL       1
I__41/I                    CascadeMux                     0              3527   1066  FALL       1
I__41/O                    CascadeMux                     0              3527   1066  FALL       1
count_3_LC_1_9_3/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__34/I                    InMux                          0              3661   1417  FALL       1
I__34/O                    InMux                        217              3878   1417  FALL       1
count_4_LC_1_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_4_LC_1_9_4/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_1_9_2/lcout
Path End         : count_3_LC_1_9_3/in3
Capture Clock    : count_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_2_LC_1_9_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_1_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__43/I                    LocalMux                       0              3001   1066  FALL       1
I__43/O                    LocalMux                     309              3310   1066  FALL       1
I__44/I                    InMux                          0              3310   1066  FALL       1
I__44/O                    InMux                        217              3527   1066  FALL       1
I__45/I                    CascadeMux                     0              3527   1066  FALL       1
I__45/O                    CascadeMux                     0              3527   1066  FALL       1
count_2_LC_1_9_2/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__38/I                    InMux                          0              3661   1417  FALL       1
I__38/O                    InMux                        217              3878   1417  FALL       1
count_3_LC_1_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_3_LC_1_9_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_1_9_1/lcout
Path End         : count_2_LC_1_9_2/in3
Capture Clock    : count_2_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_1_LC_1_9_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_1_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__47/I                    LocalMux                       0              3001   1066  FALL       1
I__47/O                    LocalMux                     309              3310   1066  FALL       1
I__48/I                    InMux                          0              3310   1066  FALL       1
I__48/O                    InMux                        217              3527   1066  FALL       1
I__49/I                    CascadeMux                     0              3527   1066  FALL       1
I__49/O                    CascadeMux                     0              3527   1066  FALL       1
count_1_LC_1_9_1/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__42/I                    InMux                          0              3661   1417  FALL       1
I__42/O                    InMux                        217              3878   1417  FALL       1
count_2_LC_1_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_2_LC_1_9_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_1_9_0/lcout
Path End         : count_1_LC_1_9_1/in3
Capture Clock    : count_1_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_0_LC_1_9_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__51/I                    LocalMux                       0              3001   1066  FALL       1
I__51/O                    LocalMux                     309              3310   1066  FALL       1
I__52/I                    InMux                          0              3310   1066  FALL       1
I__52/O                    InMux                        217              3527   1066  FALL       1
I__53/I                    CascadeMux                     0              3527   1066  FALL       1
I__53/O                    CascadeMux                     0              3527   1066  FALL       1
count_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__46/I                    InMux                          0              3661   1417  FALL       1
I__46/O                    InMux                        217              3878   1417  FALL       1
count_1_LC_1_9_1/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_1_LC_1_9_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_10_7/lcout
Path End         : count_16_LC_1_11_0/in3
Capture Clock    : count_16_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1052
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4053
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_15_LC_1_10_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_10_7/lcout         LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__117/I                         LocalMux                       0              3001   1066  FALL       1
I__117/O                         LocalMux                     309              3310   1066  FALL       1
I__118/I                         InMux                          0              3310   1066  FALL       1
I__118/O                         InMux                        217              3527   1066  FALL       1
I__119/I                         CascadeMux                     0              3527   1066  FALL       1
I__119/O                         CascadeMux                     0              3527   1066  FALL       1
count_15_LC_1_10_7/in2           LogicCell40_SEQ_MODE_1000      0              3527   1592  FALL       1
count_15_LC_1_10_7/carryout      LogicCell40_SEQ_MODE_1000    133              3661   1592  FALL       1
IN_MUX_bfv_1_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              3661   1592  FALL       1
IN_MUX_bfv_1_11_0_/carryinitout  ICE_CARRY_IN_MUX             175              3836   1592  FALL       2
I__112/I                         InMux                          0              3836   1592  FALL       1
I__112/O                         InMux                        217              4053   1592  FALL       1
count_16_LC_1_11_0/in3           LogicCell40_SEQ_MODE_1000      0              4053   1592  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_16_LC_1_11_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_1_9_7/lcout
Path End         : count_8_LC_1_10_0/in3
Capture Clock    : count_8_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2461
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2461

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  1052
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4053
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__88/I                                              ClkMux                         0              2153  RISE       1
I__88/O                                              ClkMux                       309              2461  RISE       1
count_7_LC_1_9_7/clk                                 LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_1_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__79/I                          LocalMux                       0              3001   1066  FALL       1
I__79/O                          LocalMux                     309              3310   1066  FALL       1
I__80/I                          InMux                          0              3310   1066  FALL       1
I__80/O                          InMux                        217              3527   1066  FALL       1
I__81/I                          CascadeMux                     0              3527   1066  FALL       1
I__81/O                          CascadeMux                     0              3527   1066  FALL       1
count_7_LC_1_9_7/in2             LogicCell40_SEQ_MODE_1000      0              3527   1592  FALL       1
count_7_LC_1_9_7/carryout        LogicCell40_SEQ_MODE_1000    133              3661   1592  FALL       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              3661   1592  FALL       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             175              3836   1592  FALL       2
I__74/I                          InMux                          0              3836   1592  FALL       1
I__74/O                          InMux                        217              4053   1592  FALL       1
count_8_LC_1_10_0/in3            LogicCell40_SEQ_MODE_1000      0              4053   1592  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__89/I                                              ClkMux                         0              2153  RISE       1
I__89/O                                              ClkMux                       309              2461  RISE       1
count_8_LC_1_10_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_1_11_5/lcout
Path End         : clk_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (prescaler|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2461
+ Clock To Q                                        540
+ Data Path Delay                                  5180
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8181
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                               prescaler                      0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_in_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_in_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__86/I                                              gio2CtrlBuf                    0              1998  RISE       1
I__86/O                                              gio2CtrlBuf                    0              1998  RISE       1
I__87/I                                              GlobalMux                      0              1998  RISE       1
I__87/O                                              GlobalMux                    154              2153  RISE       1
I__90/I                                              ClkMux                         0              2153  RISE       1
I__90/O                                              ClkMux                       309              2461  RISE       1
count_21_LC_1_11_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_1_11_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       2
I__92/I                            LocalMux                       0              3001   +INF  RISE       1
I__92/O                            LocalMux                     330              3331   +INF  RISE       1
I__94/I                            IoInMux                        0              3331   +INF  RISE       1
I__94/O                            IoInMux                      259              3590   +INF  RISE       1
clk_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3590   +INF  RISE       1
clk_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5828   +INF  FALL       1
clk_out_obuf_iopad/DIN             IO_PAD                         0              5828   +INF  FALL       1
clk_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8181   +INF  FALL       1
clk_out                            prescaler                      0              8181   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

