Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:06:29 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:06:29 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: inst6/inst1/ev00/r1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out10[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst6/inst1/ev00/r1/out_reg[0]/CLK (SC7P5T_DFFQX4_CSC28L)     0.00     0.00     0.00 r
  inst6/inst1/ev00/r1/out_reg[0]/Q (SC7P5T_DFFQX4_CSC28L)    19.13    74.63    74.63 f
  inst6/inst1/ev00/r1/out[0] (net)             29                   0.00      74.63 f
  inst6/inst1/ev00/r1/out[0] (std_reg_WIDTH1_5)                     0.00      74.63 f
  inst6/inst1/ev00/_3 (net)                                         0.00      74.63 f
  inst6/inst1/ev00/_3 (fsm_4_1)                                     0.00      74.63 f
  inst6/inst1/ev00__3 (net)                                         0.00      74.63 f
  inst6/inst1/U2/Z (SC7P5T_AN2X2_MR_CSC28L)               8.03     30.87     105.50 f
  inst6/inst1/p16[5] (net)                      3                   0.00     105.50 f
  inst6/inst1/p16[5] (comp3_1)                                      0.00     105.50 f
  inst6/inst1_p16[5] (net)                                          0.00     105.50 f
  inst6/inst2/right[5] (Add_IN_WIDTH32_OUT_WIDTH32_5)               0.00     105.50 f
  inst6/inst2/right[5] (net)                                        0.00     105.50 f
  inst6/inst2/add_20/B[5] (Add_IN_WIDTH32_OUT_WIDTH32_5_DW01_add_J13_0)     0.00   105.50 f
  inst6/inst2/add_20/B[5] (net)                                     0.00     105.50 f
  inst6/inst2/add_20/U17/Z (SC7P5T_OA22IA1A2X1_CSC28L)    14.52    30.61     136.11 f
  inst6/inst2/add_20/netJ13n6678 (net)          1                   0.00     136.11 f
  inst6/inst2/add_20/U15/Z (SC7P5T_AO21IAX4_CSC28L)       8.28     28.08     164.19 f
  inst6/inst2/add_20/netJ13n6368 (net)          3                   0.00     164.19 f
  inst6/inst2/add_20/U11/Z (SC7P5T_OR4IAX6_CSC28L)        6.50     29.04     193.23 r
  inst6/inst2/add_20/n4 (net)                   1                   0.00     193.23 r
  inst6/inst2/add_20/U16/Z (SC7P5T_NR2IAX6_CSC28L)        7.49     18.90     212.13 r
  inst6/inst2/add_20/net11432 (net)             2                   0.00     212.13 r
  inst6/inst2/add_20/U29/Z (SC7P5T_AN3IAX6_CSC28L)       10.53     37.81     249.94 r
  inst6/inst2/add_20/netJ13n6555 (net)          2                   0.00     249.94 r
  inst6/inst2/add_20/U28/Z (SC7P5T_OAI21X6_CSC28L)       10.78     15.63     265.57 f
  inst6/inst2/add_20/netJ13n6529 (net)          3                   0.00     265.57 f
  inst6/inst2/add_20/U34/Z (SC7P5T_ND3X3_CSC28L)          7.97     11.35     276.92 r
  inst6/inst2/add_20/netJ13n6528 (net)          1                   0.00     276.92 r
  inst6/inst2/add_20/U318/Z (SC7P5T_ND2IAX2_CSC28L)      11.06     13.58     290.50 f
  inst6/inst2/add_20/n112 (net)                 1                   0.00     290.50 f
  inst6/inst2/add_20/U331/Z (SC7P5T_XNR2X2_CSC28L)        9.31     40.69     331.19 r
  inst6/inst2/add_20/SUM[24] (net)              2                   0.00     331.19 r
  inst6/inst2/add_20/SUM[24] (Add_IN_WIDTH32_OUT_WIDTH32_5_DW01_add_J13_0)     0.00   331.19 r
  inst6/inst2/out[24] (net)                                         0.00     331.19 r
  inst6/inst2/out[24] (Add_IN_WIDTH32_OUT_WIDTH32_5)                0.00     331.19 r
  inst6/inst2_out[24] (net)                                         0.00     331.19 r
  inst6/U25/Z (SC7P5T_INVX2_CSC28L)                       5.34      9.52     340.71 f
  inst6/n3 (net)                                1                   0.00     340.71 f
  inst6/U8/Z (SC7P5T_NR2X3_CSC28L)                        8.49     10.28     350.99 r
  inst6/p13[24] (net)                           1                   0.00     350.99 r
  inst6/p13[24] (comp4_1)                                           0.00     350.99 r
  inst6_p13[24] (net)                                               0.00     350.99 r
  U251/Z (SC7P5T_CKAN2X1_CSC28L)                          5.27     14.93     365.92 r
  out10[24] (net)                               1                   0.00     365.92 r
  out10[24] (out)                                         5.27      0.00     365.92 r
  data arrival time                                                          365.92

  clock clk (rise edge)                                           416.00     416.00
  clock network delay (ideal)                                       0.00     416.00
  output external delay                                           -50.00     366.00
  data required time                                                         366.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         366.00
  data arrival time                                                         -365.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.08


1
 
****************************************
Report : area
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:06:29 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         4499
Number of nets:                          9773
Number of cells:                         5566
Number of combinational cells:           4633
Number of sequential cells:               840
Number of macros/black boxes:               0
Number of buf/inv:                       1423
Number of references:                      27

Combinational area:               1748.491210
Buf/Inv area:                      243.112802
Noncombinational area:            1182.921569
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  2931.412780
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------
main                              2931.4128    100.0    60.4824     0.0000  0.0000  main
go0                                 16.1472      0.6     0.5568     0.0000  0.0000  fsm_4_8
go0/r                                3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_35
go0/r0                               3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_34
go0/r1                               3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_33
go0/r2                               3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_32
inst0                               63.8232      2.2    19.2792    44.5440  0.0000  Prev_WIDTH32_SAFE1_7
inst1                               63.8232      2.2    19.2792    44.5440  0.0000  Prev_WIDTH32_SAFE1_6
inst2                               63.8232      2.2    19.2792    44.5440  0.0000  Prev_WIDTH32_SAFE1_5
inst3                               63.8232      2.2    19.2792    44.5440  0.0000  Prev_WIDTH32_SAFE1_4
inst4                              640.7376     21.9    18.3744     0.0000  0.0000  comp4_3
inst4/ev00                          16.1472      0.6     0.5568     0.0000  0.0000  fsm_4_7
inst4/ev00/r                         3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_31
inst4/ev00/r0                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_30
inst4/ev00/r1                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_29
inst4/ev00/r2                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_28
inst4/inst0                         69.1128      2.4    24.5688    44.5440  0.0000  Prev_WIDTH32_SAFE1_3
inst4/inst1                        393.1704     13.4    13.3632     0.0000  0.0000  comp3_3
inst4/inst1/ev00                    16.5648      0.6     0.5568     0.0000  0.0000  fsm_4_3
inst4/inst1/ev00/r                   3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_15
inst4/inst1/ev00/r0                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_14
inst4/inst1/ev00/r1                  4.3152      0.1     1.2528     3.0624  0.0000  std_reg_WIDTH1_13
inst4/inst1/ev00/r2                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_12
inst4/inst1/inst0                   69.3216      2.4    23.3856    45.9360  0.0000  Register_WIDTH32_15
inst4/inst1/inst1                   69.6000      2.4    23.3856    46.2144  0.0000  Register_WIDTH32_14
inst4/inst1/inst2                   88.7400      3.0     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_3
inst4/inst1/inst2/add_20            88.6008      3.0    88.6008     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_3_DW01_add_J8_0
inst4/inst1/inst3                   68.2080      2.3    23.6640    44.5440  0.0000  Register_WIDTH32_13
inst4/inst1/inst4                   67.3728      2.3    22.8288    44.5440  0.0000  Register_WIDTH32_12
inst4/inst2                        143.9328      4.9     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_7
inst4/inst2/add_20                 143.7936      4.9   143.7936     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_7_DW01_add_J11_0
inst5                              656.1192     22.4    18.7920     0.0000  0.0000  comp4_2
inst5/ev00                          16.1472      0.6     0.5568     0.0000  0.0000  fsm_4_6
inst5/ev00/r                         3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_27
inst5/ev00/r0                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_26
inst5/ev00/r1                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_25
inst5/ev00/r2                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_24
inst5/inst0                         69.1128      2.4    24.5688    44.5440  0.0000  Prev_WIDTH32_SAFE1_2
inst5/inst1                        395.0496     13.5    15.2424     0.0000  0.0000  comp3_2
inst5/inst1/ev00                    16.5648      0.6     0.5568     0.0000  0.0000  fsm_4_2
inst5/inst1/ev00/r                   3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_11
inst5/inst1/ev00/r0                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_10
inst5/inst1/ev00/r1                  4.3152      0.1     1.2528     3.0624  0.0000  std_reg_WIDTH1_9
inst5/inst1/ev00/r2                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_8
inst5/inst1/inst0                   69.3216      2.4    23.3856    45.9360  0.0000  Register_WIDTH32_11
inst5/inst1/inst1                   69.6000      2.4    23.3856    46.2144  0.0000  Register_WIDTH32_10
inst5/inst1/inst2                   88.7400      3.0     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_2
inst5/inst1/inst2/add_20            88.6008      3.0    88.6008     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_2_DW01_add_J9_0
inst5/inst1/inst3                   68.2080      2.3    23.6640    44.5440  0.0000  Register_WIDTH32_9
inst5/inst1/inst4                   67.3728      2.3    22.8288    44.5440  0.0000  Register_WIDTH32_8
inst5/inst2                        157.0176      5.4     0.6264     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_6
inst5/inst2/add_20                 156.3912      5.3   156.3912     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_6_DW01_add_J12_0
inst6                              658.4856     22.5    18.2352     0.0000  0.0000  comp4_1
inst6/ev00                          16.1472      0.6     0.5568     0.0000  0.0000  fsm_4_5
inst6/ev00/r                         3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_23
inst6/ev00/r0                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_22
inst6/ev00/r1                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_21
inst6/ev00/r2                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_20
inst6/inst0                         69.1128      2.4    24.5688    44.5440  0.0000  Prev_WIDTH32_SAFE1_1
inst6/inst1                        393.5880     13.4    13.5024     0.0000  0.0000  comp3_1
inst6/inst1/ev00                    16.5648      0.6     0.5568     0.0000  0.0000  fsm_4_1
inst6/inst1/ev00/r                   3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_7
inst6/inst1/ev00/r0                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_6
inst6/inst1/ev00/r1                  4.3152      0.1     1.2528     3.0624  0.0000  std_reg_WIDTH1_5
inst6/inst1/ev00/r2                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_4
inst6/inst1/inst0                   69.3216      2.4    23.3856    45.9360  0.0000  Register_WIDTH32_7
inst6/inst1/inst1                   69.6000      2.4    23.3856    46.2144  0.0000  Register_WIDTH32_6
inst6/inst1/inst2                   88.7400      3.0     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_1
inst6/inst1/inst2/add_20            88.6008      3.0    88.6008     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_1_DW01_add_1
inst6/inst1/inst3                   68.2080      2.3    23.6640    44.5440  0.0000  Register_WIDTH32_5
inst6/inst1/inst4                   67.6512      2.3    22.8288    44.8224  0.0000  Register_WIDTH32_4
inst6/inst2                        161.4024      5.5     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_5
inst6/inst2/add_20                 161.2632      5.5   161.2632     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_5_DW01_add_J13_0
inst7                              644.1480     22.0    17.1216     0.0000  0.0000  comp4_0
inst7/ev00                          16.1472      0.6     0.5568     0.0000  0.0000  fsm_4_4
inst7/ev00/r                         3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_19
inst7/ev00/r0                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_18
inst7/ev00/r1                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_17
inst7/ev00/r2                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_16
inst7/inst0                         69.1128      2.4    24.5688    44.5440  0.0000  Prev_WIDTH32_SAFE1_0
inst7/inst1                        395.1888     13.5    15.3816     0.0000  0.0000  comp3_0
inst7/inst1/ev00                    16.5648      0.6     0.5568     0.0000  0.0000  fsm_4_0
inst7/inst1/ev00/r                   3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_3
inst7/inst1/ev00/r0                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_2
inst7/inst1/ev00/r1                  4.3152      0.1     1.2528     3.0624  0.0000  std_reg_WIDTH1_1
inst7/inst1/ev00/r2                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_0
inst7/inst1/inst0                   69.3216      2.4    23.3856    45.9360  0.0000  Register_WIDTH32_3
inst7/inst1/inst1                   69.6000      2.4    23.3856    46.2144  0.0000  Register_WIDTH32_2
inst7/inst1/inst2                   88.7400      3.0     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_0
inst7/inst1/inst2/add_20            88.6008      3.0    88.6008     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_0_DW01_add_J10_0
inst7/inst1/inst3                   68.2080      2.3    23.6640    44.5440  0.0000  Register_WIDTH32_1
inst7/inst1/inst4                   67.3728      2.3    22.8288    44.5440  0.0000  Register_WIDTH32_0
inst7/inst2                        146.5776      5.0     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_4
inst7/inst2/add_20                 146.4384      5.0   146.4384     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_4_DW01_add_J14_0
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------
Total                                                 1748.4912  1182.9216  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:06:31 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
main                                      0.367    4.833    1.170    5.201 100.0
  inst7 (comp4_0)                      7.61e-02    1.009    0.258    1.085  20.9
    inst2 (Add_IN_WIDTH32_OUT_WIDTH32_4) 2.57e-02 3.21e-02 6.32e-02 5.78e-02   1.1
      add_20 (Add_IN_WIDTH32_OUT_WIDTH32_4_DW01_add_J14_0) 2.57e-02 3.21e-02 6.32e-02 5.78e-02   1.1
    inst1 (comp3_0)                    3.66e-02    0.752    0.155    0.789  15.2
      inst4 (Register_WIDTH32_0)       5.40e-03    0.171 2.48e-02    0.177   3.4
      inst3 (Register_WIDTH32_1)       5.97e-03    0.172 2.52e-02    0.178   3.4
      inst2 (Add_IN_WIDTH32_OUT_WIDTH32_0) 9.43e-03 1.63e-02 3.82e-02 2.58e-02   0.5
        add_20 (Add_IN_WIDTH32_OUT_WIDTH32_0_DW01_add_J10_0) 9.43e-03 1.63e-02 3.82e-02 2.58e-02   0.5
      inst1 (Register_WIDTH32_2)       5.31e-03    0.173 2.63e-02    0.178   3.4
      inst0 (Register_WIDTH32_3)       5.23e-03    0.172 2.61e-02    0.177   3.4
      ev00 (fsm_4_0)                   1.38e-03 4.36e-02 6.62e-03 4.50e-02   0.9
        r2 (std_reg_WIDTH1_0)          1.39e-04 1.05e-02 1.49e-03 1.07e-02   0.2
        r1 (std_reg_WIDTH1_1)          4.21e-04 1.15e-02 1.69e-03 1.19e-02   0.2
        r0 (std_reg_WIDTH1_2)          2.32e-04 1.06e-02 1.58e-03 1.09e-02   0.2
        r (std_reg_WIDTH1_3)           2.48e-04 1.07e-02 1.58e-03 1.09e-02   0.2
    inst0 (Prev_WIDTH32_SAFE1_0)       8.91e-03    0.176 2.52e-02    0.185   3.6
    ev00 (fsm_4_4)                     1.17e-03 4.27e-02 6.61e-03 4.39e-02   0.8
      r2 (std_reg_WIDTH1_16)           1.63e-04 1.06e-02 1.59e-03 1.07e-02   0.2
      r1 (std_reg_WIDTH1_17)           2.28e-04 1.06e-02 1.59e-03 1.08e-02   0.2
      r0 (std_reg_WIDTH1_18)           2.06e-04 1.06e-02 1.58e-03 1.09e-02   0.2
      r (std_reg_WIDTH1_19)            2.17e-04 1.07e-02 1.58e-03 1.09e-02   0.2
  inst6 (comp4_1)                      9.08e-02    1.031    0.264    1.122  21.6
    inst2 (Add_IN_WIDTH32_OUT_WIDTH32_5) 3.46e-02 4.09e-02 7.05e-02 7.56e-02   1.5
      add_20 (Add_IN_WIDTH32_OUT_WIDTH32_5_DW01_add_J13_0) 3.46e-02 4.09e-02 7.05e-02 7.56e-02   1.5
    inst1 (comp3_1)                    4.07e-02    0.762    0.153    0.803  15.4
      inst4 (Register_WIDTH32_4)       6.12e-03    0.175 2.50e-02    0.181   3.5
      inst3 (Register_WIDTH32_5)       6.84e-03    0.175 2.52e-02    0.182   3.5
      inst2 (Add_IN_WIDTH32_OUT_WIDTH32_1) 1.04e-02 1.92e-02 3.82e-02 2.96e-02   0.6
        add_20 (Add_IN_WIDTH32_OUT_WIDTH32_1_DW01_add_1) 1.04e-02 1.92e-02 3.82e-02 2.96e-02   0.6
      inst1 (Register_WIDTH32_6)       5.34e-03    0.173 2.63e-02    0.178   3.4
      inst0 (Register_WIDTH32_7)       5.98e-03    0.173 2.67e-02    0.179   3.4
      ev00 (fsm_4_1)                   1.83e-03 4.36e-02 6.62e-03 4.54e-02   0.9
        r2 (std_reg_WIDTH1_4)          1.39e-04 1.05e-02 1.49e-03 1.07e-02   0.2
        r1 (std_reg_WIDTH1_5)          8.71e-04 1.15e-02 1.69e-03 1.24e-02   0.2
        r0 (std_reg_WIDTH1_6)          2.32e-04 1.06e-02 1.58e-03 1.09e-02   0.2
        r (std_reg_WIDTH1_7)           2.48e-04 1.07e-02 1.58e-03 1.09e-02   0.2
    inst0 (Prev_WIDTH32_SAFE1_1)       1.02e-02    0.178 2.52e-02    0.188   3.6
    ev00 (fsm_4_5)                     1.17e-03 4.27e-02 6.61e-03 4.39e-02   0.8
      r2 (std_reg_WIDTH1_20)           1.63e-04 1.06e-02 1.59e-03 1.07e-02   0.2
      r1 (std_reg_WIDTH1_21)           2.28e-04 1.06e-02 1.59e-03 1.08e-02   0.2
      r0 (std_reg_WIDTH1_22)           2.06e-04 1.06e-02 1.58e-03 1.09e-02   0.2
      r (std_reg_WIDTH1_23)            2.17e-04 1.07e-02 1.58e-03 1.09e-02   0.2
  inst5 (comp4_2)                      8.93e-02    1.030    0.263    1.120  21.5
    inst2 (Add_IN_WIDTH32_OUT_WIDTH32_6) 3.32e-02 4.01e-02 6.69e-02 7.34e-02   1.4
      add_20 (Add_IN_WIDTH32_OUT_WIDTH32_6_DW01_add_J12_0) 3.31e-02 3.99e-02 6.64e-02 7.30e-02   1.4
    inst1 (comp3_2)                    4.06e-02    0.762    0.156    0.803  15.4
      inst4 (Register_WIDTH32_8)       6.14e-03    0.174 2.48e-02    0.180   3.5
      inst3 (Register_WIDTH32_9)       6.81e-03    0.175 2.52e-02    0.182   3.5
      inst2 (Add_IN_WIDTH32_OUT_WIDTH32_2) 1.03e-02 1.91e-02 3.82e-02 2.95e-02   0.6
        add_20 (Add_IN_WIDTH32_OUT_WIDTH32_2_DW01_add_J9_0) 1.03e-02 1.91e-02 3.82e-02 2.95e-02   0.6
      inst1 (Register_WIDTH32_10)      6.07e-03    0.174 2.69e-02    0.180   3.5
      inst0 (Register_WIDTH32_11)      5.23e-03    0.172 2.61e-02    0.177   3.4
      ev00 (fsm_4_2)                   1.35e-03 4.36e-02 6.62e-03 4.50e-02   0.9
        r2 (std_reg_WIDTH1_8)          1.39e-04 1.05e-02 1.49e-03 1.07e-02   0.2
        r1 (std_reg_WIDTH1_9)          3.97e-04 1.15e-02 1.69e-03 1.19e-02   0.2
        r0 (std_reg_WIDTH1_10)         2.32e-04 1.06e-02 1.58e-03 1.09e-02   0.2
        r (std_reg_WIDTH1_11)          2.48e-04 1.07e-02 1.58e-03 1.09e-02   0.2
    inst0 (Prev_WIDTH32_SAFE1_2)       1.02e-02    0.178 2.52e-02    0.188   3.6
    ev00 (fsm_4_6)                     1.17e-03 4.27e-02 6.61e-03 4.39e-02   0.8
      r2 (std_reg_WIDTH1_24)           1.63e-04 1.06e-02 1.59e-03 1.07e-02   0.2
      r1 (std_reg_WIDTH1_25)           2.28e-04 1.06e-02 1.59e-03 1.08e-02   0.2
      r0 (std_reg_WIDTH1_26)           2.06e-04 1.06e-02 1.58e-03 1.09e-02   0.2
      r (std_reg_WIDTH1_27)            2.17e-04 1.07e-02 1.58e-03 1.09e-02   0.2
  inst4 (comp4_3)                      8.61e-02    1.024    0.256    1.110  21.3
    inst2 (Add_IN_WIDTH32_OUT_WIDTH32_7) 3.01e-02 3.51e-02 6.06e-02 6.53e-02   1.3
      add_20 (Add_IN_WIDTH32_OUT_WIDTH32_7_DW01_add_J11_0) 3.01e-02 3.51e-02 6.06e-02 6.53e-02   1.3
    inst1 (comp3_3)                    4.08e-02    0.760    0.154    0.801  15.4
      inst4 (Register_WIDTH32_12)      5.84e-03    0.173 2.48e-02    0.179   3.4
      inst3 (Register_WIDTH32_13)      6.52e-03    0.174 2.52e-02    0.180   3.5
      inst2 (Add_IN_WIDTH32_OUT_WIDTH32_3) 1.11e-02 1.91e-02 3.83e-02 3.02e-02   0.6
        add_20 (Add_IN_WIDTH32_OUT_WIDTH32_3_DW01_add_J8_0) 1.11e-02 1.91e-02 3.82e-02 3.02e-02   0.6
      inst1 (Register_WIDTH32_14)      6.11e-03    0.174 2.69e-02    0.180   3.5
      inst0 (Register_WIDTH32_15)      5.99e-03    0.173 2.67e-02    0.179   3.4
      ev00 (fsm_4_3)                   1.84e-03 4.36e-02 6.62e-03 4.54e-02   0.9
        r2 (std_reg_WIDTH1_12)         1.39e-04 1.05e-02 1.49e-03 1.07e-02   0.2
        r1 (std_reg_WIDTH1_13)         8.84e-04 1.15e-02 1.69e-03 1.24e-02   0.2
        r0 (std_reg_WIDTH1_14)         2.32e-04 1.06e-02 1.58e-03 1.09e-02   0.2
        r (std_reg_WIDTH1_15)          2.48e-04 1.07e-02 1.58e-03 1.09e-02   0.2
    inst0 (Prev_WIDTH32_SAFE1_3)       9.74e-03    0.178 2.52e-02    0.188   3.6
    ev00 (fsm_4_7)                     1.17e-03 4.27e-02 6.61e-03 4.39e-02   0.8
      r2 (std_reg_WIDTH1_28)           1.63e-04 1.06e-02 1.59e-03 1.07e-02   0.2
      r1 (std_reg_WIDTH1_29)           2.28e-04 1.06e-02 1.59e-03 1.08e-02   0.2
      r0 (std_reg_WIDTH1_30)           2.06e-04 1.06e-02 1.58e-03 1.09e-02   0.2
      r (std_reg_WIDTH1_31)            2.17e-04 1.07e-02 1.58e-03 1.09e-02   0.2
  inst3 (Prev_WIDTH32_SAFE1_4)         4.17e-03    0.169 2.38e-02    0.173   3.3
  inst2 (Prev_WIDTH32_SAFE1_5)         4.18e-03    0.169 2.38e-02    0.173   3.3
  inst1 (Prev_WIDTH32_SAFE1_6)         4.20e-03    0.169 2.38e-02    0.173   3.3
  inst0 (Prev_WIDTH32_SAFE1_7)         4.19e-03    0.169 2.38e-02    0.173   3.3
  go0 (fsm_4_8)                        1.59e-03 4.26e-02 6.42e-03 4.42e-02   0.9
    r2 (std_reg_WIDTH1_32)             1.39e-04 1.05e-02 1.49e-03 1.07e-02   0.2
    r1 (std_reg_WIDTH1_33)             3.00e-04 1.06e-02 1.49e-03 1.09e-02   0.2
    r0 (std_reg_WIDTH1_34)             1.97e-04 1.06e-02 1.58e-03 1.08e-02   0.2
    r (std_reg_WIDTH1_35)              2.17e-04 1.07e-02 1.58e-03 1.09e-02   0.2
1
 
****************************************
Report : saif
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:06:31 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          131(30.68%)       296(69.32%)        427
 Ports        0(0.00%)          131(50.58%)       128(49.42%)        259
 Pins         0(0.00%)          0(0.00%)          462(100.00%)       462
--------------------------------------------------------------------------------
1
