// Seed: 1135222863
module module_0 (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12
);
  wire id_14, id_15;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input supply0 id_5,
    output wire id_6
    , id_37,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    output tri id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    input supply1 id_17,
    output wor id_18,
    inout tri0 id_19,
    output uwire id_20,
    output wand id_21,
    output tri1 id_22,
    output supply0 id_23,
    output tri0 id_24,
    output wire id_25,
    input wire id_26,
    output wire id_27,
    input wire id_28,
    input tri0 id_29,
    input wor id_30,
    input tri0 id_31,
    input supply1 id_32,
    input wor id_33,
    input supply1 id_34,
    input wand id_35
);
  wire id_38;
  wire id_39;
  assign id_38 = id_28;
  supply1 id_40;
  assign id_20 = (id_33);
  assign id_40 = id_13;
  genvar id_41;
  assign id_40 = 1;
  logic id_42;
  localparam id_43 = -1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_6,
      id_35,
      id_12,
      id_29,
      id_3,
      id_4,
      id_0,
      id_4,
      id_1,
      id_9,
      id_28,
      id_29,
      id_15
  );
endmodule
