{
  "Top": "conv_acc4t",
  "RtlTop": "conv_acc4t",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv_acc4t_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "In_ddr": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_In_ddr",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "W_ddr": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_W_ddr",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Out_ddr": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_Out_ddr",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top conv_acc4t -name conv_acc4t",
      "set_directive_top conv_acc4t -name conv_acc4t",
      "set_directive_top conv_acc4t -name conv_acc4t",
      "set_directive_top conv_acc4t -name conv_acc4t",
      "set_directive_top conv_acc4t -name conv_acc4t"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv_acc4t"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "2567"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_acc4t",
    "Version": "1.0",
    "DisplayName": "Conv_acc4t",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv_acc4t_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/source\/conv_acc1t.cpp",
      "..\/..\/source\/conv_acc2t.cpp",
      "..\/..\/source\/conv_acc3t.cpp",
      "..\/..\/source\/conv_acc4t.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/conv_acc4t_convolution.vhd",
      "impl\/vhdl\/conv_acc4t_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv_acc4t_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv_acc4t_in_0.vhd",
      "impl\/vhdl\/conv_acc4t_In_ddr_m_axi.vhd",
      "impl\/vhdl\/conv_acc4t_mux_42_32_1_1.vhd",
      "impl\/vhdl\/conv_acc4t_out_0.vhd",
      "impl\/vhdl\/conv_acc4t_Out_ddr_m_axi.vhd",
      "impl\/vhdl\/conv_acc4t_w_0_0.vhd",
      "impl\/vhdl\/conv_acc4t_W_ddr_m_axi.vhd",
      "impl\/vhdl\/conv_acc4t.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_acc4t_convolution.v",
      "impl\/verilog\/conv_acc4t_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv_acc4t_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv_acc4t_in_0.v",
      "impl\/verilog\/conv_acc4t_in_0_ram.dat",
      "impl\/verilog\/conv_acc4t_In_ddr_m_axi.v",
      "impl\/verilog\/conv_acc4t_mux_42_32_1_1.v",
      "impl\/verilog\/conv_acc4t_out_0.v",
      "impl\/verilog\/conv_acc4t_Out_ddr_m_axi.v",
      "impl\/verilog\/conv_acc4t_w_0_0.v",
      "impl\/verilog\/conv_acc4t_W_ddr_m_axi.v",
      "impl\/verilog\/conv_acc4t.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv_acc4t_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/conv_acc4t_ap_fmul_1_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/conv_acc4t.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "\/home\/yobuwen\/hello-one\/HLS_Convolution\/conv_acc\/solution4\/.debug\/conv_acc3t.protoinst",
      "\/home\/yobuwen\/hello-one\/HLS_Convolution\/conv_acc\/solution4\/.debug\/conv_acc4t.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv_acc4t_ap_fadd_2_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_acc4t_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv_acc4t_ap_fmul_1_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_acc4t_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "m_axi_In_ddr:m_axi_W_ddr:m_axi_Out_ddr",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axi_In_ddr": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_In_ddr_",
      "paramPrefix": "C_M_AXI_IN_DDR_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_In_ddr_ARADDR",
        "m_axi_In_ddr_ARBURST",
        "m_axi_In_ddr_ARCACHE",
        "m_axi_In_ddr_ARID",
        "m_axi_In_ddr_ARLEN",
        "m_axi_In_ddr_ARLOCK",
        "m_axi_In_ddr_ARPROT",
        "m_axi_In_ddr_ARQOS",
        "m_axi_In_ddr_ARREADY",
        "m_axi_In_ddr_ARREGION",
        "m_axi_In_ddr_ARSIZE",
        "m_axi_In_ddr_ARUSER",
        "m_axi_In_ddr_ARVALID",
        "m_axi_In_ddr_AWADDR",
        "m_axi_In_ddr_AWBURST",
        "m_axi_In_ddr_AWCACHE",
        "m_axi_In_ddr_AWID",
        "m_axi_In_ddr_AWLEN",
        "m_axi_In_ddr_AWLOCK",
        "m_axi_In_ddr_AWPROT",
        "m_axi_In_ddr_AWQOS",
        "m_axi_In_ddr_AWREADY",
        "m_axi_In_ddr_AWREGION",
        "m_axi_In_ddr_AWSIZE",
        "m_axi_In_ddr_AWUSER",
        "m_axi_In_ddr_AWVALID",
        "m_axi_In_ddr_BID",
        "m_axi_In_ddr_BREADY",
        "m_axi_In_ddr_BRESP",
        "m_axi_In_ddr_BUSER",
        "m_axi_In_ddr_BVALID",
        "m_axi_In_ddr_RDATA",
        "m_axi_In_ddr_RID",
        "m_axi_In_ddr_RLAST",
        "m_axi_In_ddr_RREADY",
        "m_axi_In_ddr_RRESP",
        "m_axi_In_ddr_RUSER",
        "m_axi_In_ddr_RVALID",
        "m_axi_In_ddr_WDATA",
        "m_axi_In_ddr_WID",
        "m_axi_In_ddr_WLAST",
        "m_axi_In_ddr_WREADY",
        "m_axi_In_ddr_WSTRB",
        "m_axi_In_ddr_WUSER",
        "m_axi_In_ddr_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "In_ddr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "In_ddr"
        }
      ]
    },
    "m_axi_Out_ddr": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_Out_ddr_",
      "paramPrefix": "C_M_AXI_OUT_DDR_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_Out_ddr_ARADDR",
        "m_axi_Out_ddr_ARBURST",
        "m_axi_Out_ddr_ARCACHE",
        "m_axi_Out_ddr_ARID",
        "m_axi_Out_ddr_ARLEN",
        "m_axi_Out_ddr_ARLOCK",
        "m_axi_Out_ddr_ARPROT",
        "m_axi_Out_ddr_ARQOS",
        "m_axi_Out_ddr_ARREADY",
        "m_axi_Out_ddr_ARREGION",
        "m_axi_Out_ddr_ARSIZE",
        "m_axi_Out_ddr_ARUSER",
        "m_axi_Out_ddr_ARVALID",
        "m_axi_Out_ddr_AWADDR",
        "m_axi_Out_ddr_AWBURST",
        "m_axi_Out_ddr_AWCACHE",
        "m_axi_Out_ddr_AWID",
        "m_axi_Out_ddr_AWLEN",
        "m_axi_Out_ddr_AWLOCK",
        "m_axi_Out_ddr_AWPROT",
        "m_axi_Out_ddr_AWQOS",
        "m_axi_Out_ddr_AWREADY",
        "m_axi_Out_ddr_AWREGION",
        "m_axi_Out_ddr_AWSIZE",
        "m_axi_Out_ddr_AWUSER",
        "m_axi_Out_ddr_AWVALID",
        "m_axi_Out_ddr_BID",
        "m_axi_Out_ddr_BREADY",
        "m_axi_Out_ddr_BRESP",
        "m_axi_Out_ddr_BUSER",
        "m_axi_Out_ddr_BVALID",
        "m_axi_Out_ddr_RDATA",
        "m_axi_Out_ddr_RID",
        "m_axi_Out_ddr_RLAST",
        "m_axi_Out_ddr_RREADY",
        "m_axi_Out_ddr_RRESP",
        "m_axi_Out_ddr_RUSER",
        "m_axi_Out_ddr_RVALID",
        "m_axi_Out_ddr_WDATA",
        "m_axi_Out_ddr_WID",
        "m_axi_Out_ddr_WLAST",
        "m_axi_Out_ddr_WREADY",
        "m_axi_Out_ddr_WSTRB",
        "m_axi_Out_ddr_WUSER",
        "m_axi_Out_ddr_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "Out_ddr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "Out_ddr"
        }
      ]
    },
    "m_axi_W_ddr": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_W_ddr_",
      "paramPrefix": "C_M_AXI_W_DDR_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_W_ddr_ARADDR",
        "m_axi_W_ddr_ARBURST",
        "m_axi_W_ddr_ARCACHE",
        "m_axi_W_ddr_ARID",
        "m_axi_W_ddr_ARLEN",
        "m_axi_W_ddr_ARLOCK",
        "m_axi_W_ddr_ARPROT",
        "m_axi_W_ddr_ARQOS",
        "m_axi_W_ddr_ARREADY",
        "m_axi_W_ddr_ARREGION",
        "m_axi_W_ddr_ARSIZE",
        "m_axi_W_ddr_ARUSER",
        "m_axi_W_ddr_ARVALID",
        "m_axi_W_ddr_AWADDR",
        "m_axi_W_ddr_AWBURST",
        "m_axi_W_ddr_AWCACHE",
        "m_axi_W_ddr_AWID",
        "m_axi_W_ddr_AWLEN",
        "m_axi_W_ddr_AWLOCK",
        "m_axi_W_ddr_AWPROT",
        "m_axi_W_ddr_AWQOS",
        "m_axi_W_ddr_AWREADY",
        "m_axi_W_ddr_AWREGION",
        "m_axi_W_ddr_AWSIZE",
        "m_axi_W_ddr_AWUSER",
        "m_axi_W_ddr_AWVALID",
        "m_axi_W_ddr_BID",
        "m_axi_W_ddr_BREADY",
        "m_axi_W_ddr_BRESP",
        "m_axi_W_ddr_BUSER",
        "m_axi_W_ddr_BVALID",
        "m_axi_W_ddr_RDATA",
        "m_axi_W_ddr_RID",
        "m_axi_W_ddr_RLAST",
        "m_axi_W_ddr_RREADY",
        "m_axi_W_ddr_RRESP",
        "m_axi_W_ddr_RUSER",
        "m_axi_W_ddr_RVALID",
        "m_axi_W_ddr_WDATA",
        "m_axi_W_ddr_WID",
        "m_axi_W_ddr_WLAST",
        "m_axi_W_ddr_WREADY",
        "m_axi_W_ddr_WSTRB",
        "m_axi_W_ddr_WUSER",
        "m_axi_W_ddr_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "W_ddr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "W_ddr"
        }
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_In_ddr_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_In_ddr_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_In_ddr_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_In_ddr_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_In_ddr_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_In_ddr_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_In_ddr_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_In_ddr_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_In_ddr_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_In_ddr_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_In_ddr_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_In_ddr_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_In_ddr_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_In_ddr_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_In_ddr_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_In_ddr_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_In_ddr_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_In_ddr_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_In_ddr_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_In_ddr_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_In_ddr_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_In_ddr_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_In_ddr_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_In_ddr_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_In_ddr_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_In_ddr_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_In_ddr_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_In_ddr_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_In_ddr_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_In_ddr_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_In_ddr_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_In_ddr_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_In_ddr_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_In_ddr_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_In_ddr_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_In_ddr_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_In_ddr_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_W_ddr_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_W_ddr_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_W_ddr_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_W_ddr_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_W_ddr_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_W_ddr_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_W_ddr_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_W_ddr_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_W_ddr_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_W_ddr_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_W_ddr_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_W_ddr_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_W_ddr_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_W_ddr_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_W_ddr_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_W_ddr_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_W_ddr_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_W_ddr_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_W_ddr_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_W_ddr_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_W_ddr_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_W_ddr_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_W_ddr_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_W_ddr_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_W_ddr_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_W_ddr_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_W_ddr_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_W_ddr_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_W_ddr_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_W_ddr_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_W_ddr_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_W_ddr_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_W_ddr_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_W_ddr_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_W_ddr_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_W_ddr_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Out_ddr_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Out_ddr_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_Out_ddr_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_Out_ddr_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Out_ddr_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Out_ddr_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Out_ddr_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Out_ddr_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Out_ddr_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Out_ddr_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Out_ddr_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Out_ddr_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Out_ddr_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_Out_ddr_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Out_ddr_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Out_ddr_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Out_ddr_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Out_ddr_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_Out_ddr_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_Out_ddr_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Out_ddr_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Out_ddr_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Out_ddr_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Out_ddr_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Out_ddr_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Out_ddr_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Out_ddr_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Out_ddr_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Out_ddr_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_Out_ddr_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Out_ddr_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_Out_ddr_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Out_ddr_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Out_ddr_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_Out_ddr_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Out_ddr_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv_acc4t",
      "Instances": [{
          "ModuleName": "convolution",
          "InstanceName": "grp_convolution_fu_764"
        }]
    },
    "Info": {
      "convolution": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_acc4t": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convolution": {
        "Latency": {
          "LatencyBest": "477",
          "LatencyAvg": "477",
          "LatencyWorst": "477",
          "PipelineII": "477",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.302"
        },
        "Loops": [{
            "Name": "Output_row",
            "TripCount": "14",
            "Latency": "470",
            "PipelineII": "24",
            "PipelineDepth": "159"
          }],
        "Area": {
          "DSP": "420",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "24",
          "FF": "210250",
          "AVAIL_FF": "460800",
          "UTIL_FF": "45",
          "LUT": "98893",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "42",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_acc4t": {
        "Latency": {
          "LatencyBest": "2567",
          "LatencyAvg": "2567",
          "LatencyWorst": "2567",
          "PipelineII": "2568",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.302"
        },
        "Loops": [
          {
            "Name": "INDATA_LOAD_VITIS_LOOP_26_1_VITIS_LOOP_28_2",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "WDATA_LOAD_VITIS_LOOP_42_2_VITIS_LOOP_44_3",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "OUTDATA_WRITE_VITIS_LOOP_57_1_VITIS_LOOP_59_2",
            "TripCount": "784",
            "Latency": "785",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "420",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "24",
          "FF": "213085",
          "AVAIL_FF": "460800",
          "UTIL_FF": "46",
          "LUT": "102678",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "44",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-03 18:11:44 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
