% use the base acmart.cls
% use the sigplan proceeding template with the default 10 pt fonts
% nonacm option removes ACM related text in the submission. 
\documentclass[10pt,conference]{IEEEtran}
\usepackage{csvsimple}
\usepackage{subcaption}
\usepackage{cite}
\usepackage{amsmath,amsthm,amssymb,amsfonts,stmaryrd}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{xcolor}
\usepackage{booktabs}
\usepackage{listings}

\lstdefinestyle{mystyle}{
    basicstyle=\ttfamily\small,
    breakatwhitespace=false,
    breaklines=true,
    captionpos=b,
    keepspaces=false,
    numbers=none,
    numbersep=5pt,
    showspaces=false,
    showstringspaces=false,
    showtabs=false,
    tabsize=2
}

\lstset{style=mystyle}

\newcommand{\fixme}[1]{\textcolor{red}{#1}}
\newcommand{\todo}[1]{\textcolor{red}{TODO:\ #1}}
\newcommand{\fullname}{A Formal Approach to FPGA LUT Packing using E-Graphs}
\newcommand{\shortname}{E-Pack}
\newcommand{\metric}{12\% fewer LUTs}
\newcommand{\fmetric}{45\%}
\newcommand{\nimproved}{45}
\newcommand{\nbenchmarks}{99}
\newcommand{\B}{\mathbb{Z}_{2}}
\newcommand{\Bk}{\mathbb{Z}_{2}^{k}}
\newcommand{\Bx}[1]{\mathbb{Z}_{2}^{#1}}

% enable page numbers
% \settopmatter{printfolios=true}


\begin{document}

\title{\fullname}
\author{\IEEEauthorblockN{Anonymous Authors}}
\maketitle

\begin{abstract}
    FPGA technology mapping is a well-studied problem and has been an area of
    interest in EDA tool design for decades. In most respects, the computational
    complexity of technology mapping is understood, and heuristic algorithms have
    been successfully employed to mitigate compile times while maintaining high QoR
    (quality of results). As transistor scaling comes to an end within the coming
    years, logic synthesis tools will become more of a bottleneck in the design of
    high performance accelerators. As a solution, we introduce E-Pack, an e-graph
    driven compiler that can better span the wide gap between SAT-based
    exact synthesis and heuristic cut enumeration techniques. We show that E-Pack
    can synthesize circuits with \metric{} on average---without ever
    increasing circuit depth. We also provide an empirical analysis of the runtime
    of E-Pack and show that it is still practical for large designs. Finally, we
    demonstrate that our compiler infrastructure is reusable, and future work can
    use our compiler for RTL equivalence checking or auditing the QoR of synthesis
    tools.
\end{abstract}

\input{sections/00-intro}
% \input{sections/01-background}
\input{sections/02-related-work}
\input{sections/03-rewrites}
\input{sections/04-toolflow}
\input{sections/05-results}
\input{sections/06-conclusion}

% Now on overleaf too
% Unstarted sections:
% [ ] Mult results: a big opportunity, but greedy extraction somewhat ruins it
% [ ] Future work

% Unstarted figures:
% [ ] A rewritten circuit (re-make by hand)

% MISC TODOS:
% (Matt): Explain the bumps and dips in the plot
% (Matt): Explain somewhere (prob results) that iterations/time *sometimes* mattter
% (Matt): Explain/mention rewrite figure in text

% use the ACM bibliography style
\bibliographystyle{IEEEtran}
\bibliography{IEEEabrv,references}

% \newpage
%%
%% If your work has an appendix, this is the place to put it.
% \appendix

\end{document}