*$*
* TLV316 - Revised by GPAMPS Team; 2021-08-02
*****************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Online Design Tools, Texas Instruments Inc.
* Part: TLV316
* Date: 18FEB2019
* Model Type: Generic (suitable for all analysis types)
* EVM Order Number: N/A
* EVM Users Guide:  N/A 
* Datasheet: SBOS752A -FEBRUARY 2016-REVISED SEPTEMBER 2016
* Created with Green-Williams-Lis Op Amp Macro-model Architecture
*
* Model Version: Final 1.3
*
*****************************************************************************
*
* Updates:
*
* Final 1.3
* VOS drift feature is added
* Added Unique subckt name, removed Claw ABS. 
* Simplified subckt for current noise.
*
* Final 1.2
* Release to Web.
*
****************************************************************************
* Model Usage Notes:
* 1. The following parameters are modeled: 
* 		OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)
* 		UNITY GAIN BANDWIDTH (GBW)
* 		INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)
* 		POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)
* 		DIFFERENTIAL INPUT IMPEDANCE (Zid)
* 		COMMON-MODE INPUT IMPEDANCE (Zic)
* 		OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)
* 		OUTPUT CURRENT THROUGH THE SUPPLY (Iout)
* 		INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)
* 		INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)
* 		OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)
* 		SHORT-CIRCUIT OUTPUT CURRENT (Isc)
* 		QUIESCENT CURRENT (Iq)
* 		SETTLING TIME VS. CAPACITIVE LOAD (ts)
* 		SLEW RATE (SR)
* 		SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD
* 		LARGE SIGNAL RESPONSE
* 		OVERLOAD RECOVERY TIME (tor)
* 		INPUT BIAS CURRENT (Ib)
* 		INPUT OFFSET CURRENT (Ios)
* 		INPUT OFFSET VOLTAGE (Vos) 
* 		INPUT OFFSET VOLTAGE VS. TEMPERATURE (Vos Drift)
* 		INPUT COMMON-MODE VOLTAGE RANGE (Vcm)
* 		INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)
* 		INPUT/OUTPUT ESD CELLS (ESDin, ESDout)
******************************************************
.subckt TLV316 IN+ IN- VCC VEE OUT
******************************************************
* MODEL DEFINITIONS:
.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)
.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=100e-3 Voff=0)
.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)
.model R_NOISELESS RES(T_ABS=-273.15)
******************************************************
XV_OS VOS N034 VOS_DRIFT_TLV316
R1 N033 CMR R_NOISELESS 1e-3 
R2 FB- VOS- R_NOISELESS 1e-3 
R3 N051 0 R_NOISELESS 1e12 
C1 N051 0 100e-9
R4 VCC_B N050 R_NOISELESS 1e-3 
C2 N050 0 1e-15
C3 N052 0 1e-15
R5 N052 VEE_B R_NOISELESS 1e-3 
G_PSR N033 PSR N005 N004 1e-3
R6 MID N036 R_NOISELESS 1e12 
VCM_MIN N037 VEE_B -0.2
R7 N037 MID R_NOISELESS 1e12 
VCM_MAX N036 VCC_B +0.2
XVCM_CLAMP PSR MID N035 MID N036 N037 VCCS_EXT_LIM_TLV316
R8 N035 MID R_NOISELESS 1 
C4 VCM_CLAMP MID 1e-15
R9 N035 VCM_CLAMP R_NOISELESS 1e-3 
V4 N049 OUT 0
R10 MID N041 R_NOISELESS 1e12 
R11 MID N042 R_NOISELESS 1e12 
XIQp VIMON MID VCC MID VCCS_LIM_IQ_TLV316
XIQn MID VIMON VEE MID VCCS_LIM_IQ_TLV316
R12 VCC_B N010 R_NOISELESS 1e3 
R13 N023 VEE_B R_NOISELESS 1e3 
XCLAWp VIMON MID N010 VCC_B VCCS_LIM_CLAWp_TLV316
XCLAWn MID VIMON VEE_B N023 VCCS_LIM_CLAWn_TLV316
R14 VEE_CLP MID R_NOISELESS 1e3 
R15 MID VCC_CLP R_NOISELESS 1e3 
R16 N011 N010 R_NOISELESS 1e-3 
R17 N024 N023 R_NOISELESS 1e-3 
C5 MID N011 1e-15
C6 N024 MID 1e-15
R18 VOUT_S N042 R_NOISELESS 100 
C7 VOUT_S MID 1e-12
G2 MID VCC_CLP N011 MID 1e-3
G3 MID VEE_CLP N024 MID 1e-3
XCL_AMP N007 N031 VIMON MID N014 N021 CLAMP_AMP_LO_TLV316
V_ISCp N007 MID 50
V_ISCn N031 MID -50
XOL_SENSE_TLV316 MID N054 OLN OLP OL_SENSE_TLV316
R19 N031 MID R_NOISELESS 1e9 
R20 N021 MID R_NOISELESS 1 
C8 N022 MID 1e-15
R21 MID N014 R_NOISELESS 1 
R22 MID N007 R_NOISELESS 1e9 
C9 MID N015 1e-15
XCLAW_AMP VCC_CLP VEE_CLP VOUT_S MID N012 N019 CLAMP_AMP_LO_TLV316
R23 VEE_CLP MID R_NOISELESS 1e9 
R24 N019 MID R_NOISELESS 1 
C10 N020 MID 1e-15
R25 MID N012 R_NOISELESS 1 
R26 MID VCC_CLP R_NOISELESS 1e9 
C11 MID N013 1e-15
XCL_SRC N015 N022 CL_CLAMP MID VCCS_LIM_4_TLV316
XCLAW_SRC N013 N020 CLAW_CLAMP MID VCCS_LIM_3_TLV316
R27 N012 N013 R_NOISELESS 1e-3 
R28 N020 N019 R_NOISELESS 1e-3 
R29 N014 N015 R_NOISELESS 1e-3 
R30 N022 N021 R_NOISELESS 1e-3 
R31 N054 MID R_NOISELESS 1 
R32 N054 SW_OL R_NOISELESS 100 
C12 SW_OL MID 1e-12
R33 VIMON N041 R_NOISELESS 100 
C13 VIMON MID 1e-12
C_DIFF N008 VOS- 2e-12
C_CMn VOS- MID 4e-12
C_CMp MID N008 4e-12
I_Q VCC VEE 400e-6
I_B PSR MID 10e-12
I_OS FB- MID 1e-15
R36 N029 MID R_NOISELESS 1 
R37 N032 MID R_NOISELESS 1e9 
R38 MID N017 R_NOISELESS 1 
R39 MID N009 R_NOISELESS 1e9 
XGR_AMP N009 N032 N016 MID N017 N029 CLAMP_AMP_HI_TLV316
XGR_SRC N018 N030 CLAMP MID VCCS_LIM_GR_TLV316
C17 MID N018 1e-15
C18 N030 MID 1e-15
V_GRn N032 MID -61
V_GRp N009 MID 61
R40 N017 N018 R_NOISELESS 1e-3 
R41 N030 N029 R_NOISELESS 1e-3 
R42 VSENSE N016 R_NOISELESS 1e-3 
C19 MID N016 1e-15
R43 MID VSENSE R_NOISELESS 1e3 
G_CMR VOS CMR N002 MID 1e-3
G8 MID CLAW_CLAMP N038 MID 1e-3
R45 MID CLAW_CLAMP R_NOISELESS 1e3 
G9 MID CL_CLAMP CLAW_CLAMP MID 1e-3
R46 MID CL_CLAMP R_NOISELESS 1e3 
R47 N047 VCLP R_NOISELESS 100 
C24 MID VCLP 1e-12
E4 N047 MID CL_CLAMP MID 1
E5 N042 MID OUT MID 1
H1 N041 MID V4 1e3
S1 N040 N039 SW_OL MID OL_SW
R52 MID N008 R_NOISELESS 1e12 
R53 VOS- MID R_NOISELESS 1e12 
R_CMR CMR VOS R_NOISELESS 1e3 
R59 N050 N051 R_NOISELESS 1e6 
R60 N051 N052 R_NOISELESS 1e6 
R_PSR PSR N033 R_NOISELESS 1e3 
G15 MID VSENSE CLAMP MID 1e-3
E6 VD2 MID N028 MID 1
V_ORp N028 VCLP 4.95
V_ORn N025 VCLP -4.95
E7 VD1 MID N025 MID 1
V11 N026 VD1 0
V12 N027 VD2 0
H2 OLN MID V11 -1
H3 OLP MID V12 1
S2 VCC IN- IN- VCC ESD_SW
S3 VCC IN+ IN+ VCC ESD_SW
S4 IN- VEE VEE IN- ESD_SW
S5 IN+ VEE VEE IN+ ESD_SW
S6 VCC OUT OUT VCC ESD_SW
S7 OUT VEE VEE OUT ESD_SW
E1 MID 0 N051 0 1
G16 0 VCC_B VCC 0 1
G17 0 VEE_B VEE 0 1
R88 VCC_B 0 R_NOISELESS 1 
R89 VEE_B 0 R_NOISELESS 1 
S8 N027 CLAMP CLAMP N027 OR_SW
S9 CLAMP N026 N026 CLAMP OR_SW
XVCCS_LIM_1_TLV316 VCM_CLAMP FB- MID GAIN_1 VCCS_LIM_1_TLV316
XVCCS_LIM_2_TLV316 GAIN_1 MID MID CLAMP VCCS_LIM_2_TLV316
R44 GAIN_1 MID R_NOISELESS 1e6 
R58 CLAMP MID R_NOISELESS 1e6 
C20 CLAMP MID 5.6e-9
R34 N008 IN+ R_NOISELESS 10e-3 
R35 VOS- IN- R_NOISELESS 10e-3 
R48 MID N038 R_NOISELESS 1e6 
G1 MID N038 VSENSE MID 1e-6
C14 N038 MID 5.4e-15
Xe_n N034 N008 VNSE_TLV316
Xi_np N034 MID FEMT_TLV316
Xi_nn VOS- MID FEMT_TLV316
XVCVS_LIM_1_TLV316 N046 MID N048 MID VCVS_LIM_1_TLV316
Rx N049 N048 R_NOISELESS 1.08e5
Rdummy N049 MID R_NOISELESS 1.08e4
G_Zo MID N039 CL_CLAMP N049 89.5
Rdc1 N039 MID R_NOISELESS 1
R49 N039 N040 R_NOISELESS 10e3
R50 N040 MID R_NOISELESS 2.738e3
G4 MID N043 N040 MID 4.652
C15 N040 N039 6.92e-7
R51 N043 MID R_NOISELESS 1
R54 N044 N043 R_NOISELESS 1e4
R55 N053 N044 R_NOISELESS 10e3
C16 N053 MID 2.653e-13
G11 MID N045 N044 MID 1
R66 N045 MID R_NOISELESS 1
C21 N046 N045 1.137e-13
R67 N046 MID R_NOISELESS 14.02
R68 N046 N045 R_NOISELESS 10e3
C26 N002 N001 5.134e-12
G_adjust3 MID N001 N008 MID .997
Rsrc5 N001 MID R_NOISELESS 1
R69 N002 MID R_NOISELESS 3.163e3
R70 N002 N001 R_NOISELESS 1e8
C22 N004 N003 2.792e-12
R56 N004 MID R_NOISELESS 2.85e3
R57 N004 N003 R_NOISELESS 1e8
G_adjust1 MID N003 VEE_B MID .9889
Rsrc1 N003 MID R_NOISELESS 1
C23 N005 N006 2.792e-12
R61 N005 MID R_NOISELESS 2.85e3
R62 N005 N006 R_NOISELESS 1e8
G_adjust2 MID N006 VCC_B MID .9889
Rsrc2 N006 MID R_NOISELESS 1
.ends TLV316
*
.SUBCKT VOS_DRIFT_TLV316 VOS+ VOS-
.PARAM DC = 595.012e-6
.PARAM POL = 1
.PARAM DRIFT = 2E-06
E1 VOS+ VOS- VALUE={DC+POL*DRIFT*(TEMP-27)}
.ENDS
*
.subckt CLAMP_AMP_HI_TLV316 VC+ VC- VIN COM VO+ VO-
.param G=10
GVo+ COM Vo+ Value = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVo- COM Vo- Value = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ends CLAMP_AMP_HI_TLV316
*
.subckt OL_SENSE_TLV316 1   2  3  4
GSW+ 1 2 Value = {IF((V(3,1)>10e-3 | V(4,1)>10e-3),1,0)}
.ends OL_SENSE_TLV316
*
.subckt FEMT_TLV316 1 2
.PARAM NVRF=1.32
.PARAM RNVF={1.184*PWR(NVRF,2)}
E1 3 0 5 0 10 
R1 5 0 {RNVF}
R2 5 0 {RNVF}
G1 1 2 3 0 1E-6
.ENDS
*
.subckt VCCS_EXT_LIM_TLV316 VIN+ VIN- IOUT- IOUT+ VP+ VP-
.param Gain = 1
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}
.ends VCCS_EXT_LIM_TLV316
*
.subckt VCCS_LIM_1_TLV316 VC+ VC- IOUT+ IOUT-
.param Gain = 1e-4
.param Ipos = .5
.param Ineg = -.5
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_1_TLV316
*
.subckt VCCS_LIM_2_TLV316 VC+ VC- IOUT+ IOUT-
.param Gain = 3.93e-3
.param Ipos = 35.3e-3
.param Ineg = -35.3e-3
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_2_TLV316
*
.subckt VCCS_LIM_3_TLV316 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 125e-3
.param Ineg = -125e-3
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_3_TLV316
*
.subckt VCCS_LIM_4_TLV316 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 150e-3
.param Ineg = -150e-3
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_4_TLV316
*
.subckt VCCS_LIM_CLAWn_TLV316 VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =
+(0, 1e-5)
+(15, 3.35e-4)
+(30, 7.29e-4)
+(40.25, 1.06e-3)
+(45, 1.27e-3)
+(48, 1.46e-3)
+(48.8, 1.48e-3)
+(50, 2.73e-3)
.ends VCCS_LIM_CLAWn_TLV316
*
.subckt VCCS_LIM_IQ_TLV316 VC+ VC- IOUT+ IOUT-
.param Gain = 1e-3
G1 IOUT+ IOUT- VALUE={IF( (V(VC+,VC-)<=0),0,Gain*V(VC+,VC-) )}
.ends VCCS_LIM_IQ_TLV316
.subckt VCVS_LIM_1_TLV316 VC+ VC- VOUT+ VOUT-
.param Gain = 7.143e2
.param Vpos = 11e3
.param Vneg = -11e3
E1 VOUT+ VOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Vneg,Vpos)}
.ends VCVS_LIM_1_TLV316
*
.subckt VNSE_TLV316 1 2
.param FLW=0.1
.param NLF=700
.param NVR=10.1
.param GLF={PWR(FLW,0.25)*NLF/1164}
.param RNV={1.184*PWR(NVR,2)}
.model DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVN
D2 8 0 DVN
E1 3 6 7 8 {GLF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNV}
R5 5 0 {RNV}
R6 3 4 1E9
R7 4 0 1E9
E3 1 2 3 4 1
.ends VNSE_TLV316
*
.subckt CLAMP_AMP_LO_TLV316 VC+ VC- VIN COM VO+ VO-
.param G=1
GVo+ COM Vo+ Value = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVo- COM Vo- Value = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ends CLAMP_AMP_LO_TLV316
*
.subckt VCCS_LIM_GR_TLV316 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 70e-3
.param Ineg = -70e-3
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_GR_TLV316
*
.subckt VCCS_LIM_CLAWp_TLV316 VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =
+(0, 1e-5)
+(15, 3.72e-4)
+(30, 8.04e-4)
+(35, 1e-3)
+(40, 1.25e-3)
+(42.5, 1.37e-3)
+(45, 1.58e-3)
+(46.25, 1.72e-3)
+(47.5, 1.94e-3)
+(50, 2.75e-3)
.ends VCCS_LIM_CLAWp_TLV316
*
