0.7
2020.1
May 27 2020
20:09:33
P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sim_1/new/Boolean_TB.vhd,1632925137,vhdl,,,,boolean_tb,,,,,,,,
P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sim_1/new/WhenElse_TB.vhd,1632929863,vhdl,,,,whenelse_tb,,,,,,,,
P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sources_1/new/booleanEquation_designApproach.vhd,1632926265,vhdl,P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sim_1/new/WhenElse_TB.vhd,,,booleanequation_designapproach,,,,,,,,
P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sources_1/new/whenStatement_designApproach.vhd,1632927597,vhdl,P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sim_1/new/WhenElse_TB.vhd,,,whenstatement_designapproach,,,,,,,,
P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sources_1/new/withStatement_designApproach.vhd,1632929254,vhdl,P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sim_1/new/WhenElse_TB.vhd,,,withstatement_designapproach,,,,,,,,
