xpm_cdc.sv,systemverilog,xil_defaultlib,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
FIFO_11X64_sim_netlist.v,verilog,xil_defaultlib,../../../../vivado_Music.srcs/sources_1/ip/udp/FIFO_11X64/FIFO_11X64_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
