Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 16 00:33:40 2024
| Host         : AlanTheGreat running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|     10 |            1 |
|     12 |            3 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             316 |           45 |
| Yes          | No                    | No                     |             154 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------+----------------------------------------+------------------+----------------+
|    Clock Signal   |         Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------+-------------------------------+----------------------------------------+------------------+----------------+
| ~clk_6p25mhz_BUFG |                               |                                        |                1 |              2 |
|  clk80hz/CLK      |                               |                                        |                1 |              4 |
|  insert_clk_BUFG  |                               |                                        |                2 |              6 |
|  clk_IBUF_BUFG    |                               |                                        |                3 |              8 |
|  clk_6p25mhz_BUFG | oled_data[13]_i_2_n_0         | oled_data[13]_i_1_n_0                  |                3 |             10 |
|  insert_clk_BUFG  | triangle_top[5]_i_2_n_0       | triangle_top[5]_i_1_n_0                |                2 |             12 |
|  insert_clk_BUFG  | box_top[5]_i_2_n_0            | box_top[5]_i_1_n_0                     |                2 |             12 |
|  insert_clk_BUFG  | circle_top[5]_i_2_n_0         | circle_top[5]_i_1_n_0                  |                2 |             12 |
|  clk80hz/CLK      | seg[6]_i_1_n_0                |                                        |                5 |             22 |
|  insert_clk_BUFG  | score[13]_i_1_n_0             |                                        |                5 |             28 |
|  clk_6p25mhz_BUFG |                               |                                        |                8 |             34 |
| ~clk_6p25mhz_BUFG |                               | oled_display/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk_6p25mhz_BUFG | oled_display/delay[0]_i_1_n_0 |                                        |                5 |             40 |
| ~clk_6p25mhz_BUFG | oled_display/state            |                                        |                8 |             64 |
|  clk_IBUF_BUFG    |                               | clk40hz/clear                          |                8 |             64 |
|  clk_IBUF_BUFG    |                               | clk6p25mhz/count[0]_i_1__1_n_0         |                8 |             64 |
|  clk_IBUF_BUFG    |                               | clk80hz/count[0]_i_1__0_n_0            |                8 |             64 |
| ~clk_6p25mhz_BUFG |                               | oled_display/spi_word[39]_i_1_n_0      |               16 |             90 |
+-------------------+-------------------------------+----------------------------------------+------------------+----------------+


