
# Electronic Voting Machine (EVM) - Verilog HDL  

## ğŸ“ Project Overview  
This project implements an **Electronic Voting Machine (EVM)** using **Verilog HDL**. It allows users to cast votes for multiple candidates while ensuring **fairness, accuracy, and real-time monitoring**. The system is designed to be deployed on an **FPGA** and uses a **7-segment display or LEDs** for vote count visualization.  

## ğŸ”¥ Features  
âœ” **Registers votes for multiple candidates (A, B, and C).**  
âœ” **Prevents multiple voting** (Uses a simple authentication flag).  
âœ” **Real-time vote count monitoring** (Displayed using 7-segment display or LEDs).  
âœ” **Debounce logic** (Prevents false triggering from button presses).  
âœ” **Reset functionality** (Clears votes when needed).  

## âš™ Components Used  
- **Verilog HDL** (Hardware Description Language)  
- **FPGA Board (Xilinx/Intel Altera)**  
- **Push Buttons** (For voting input)  
- **7-Segment Display / LEDs** (For displaying vote counts)  
- **Debounce Circuit** (For stable button press detection)  

## ğŸ“œ Code Structure  
