<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>
defines: 
time_elapsed: 1.444s
ram usage: 41600 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp8iiwh4d0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:11</a>: No timescale set for &#34;bus_A&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:17</a>: No timescale set for &#34;bus_B&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:23</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:11</a>: Compile interface &#34;work@bus_A&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:17</a>: Compile interface &#34;work@bus_B&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:1</a>: Compile module &#34;work@top&#34;.

[INF:CP0306] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:23</a>: Compile program &#34;work@test&#34;.

[WRN:CP0314] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:23</a>: Using programs is discouraged &#34;work@test&#34;, programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:1</a>: Top level module &#34;work@top&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:6</a>: Cannot find a module definition for &#34;work@top::cpu&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:7</a>: Cannot find a module definition for &#34;work@top::mem&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp8iiwh4d0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp8iiwh4d0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp8iiwh4d0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallInterfaces:
 \_interface: work@bus_A, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:11, parent:work@top
   |vpiDefName:work@bus_A
   |vpiFullName:work@bus_A
   |vpiModport:
   \_modport: (dut)
     |vpiName:dut
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (write)
       |vpiName:write
       |vpiDirection:1
   |vpiModport:
   \_modport: (test)
     |vpiName:test
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (write)
       |vpiName:write
       |vpiDirection:2
   |vpiPort:
   \_port: (clk), line:11
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:11
         |vpiName:clk
         |vpiFullName:work@bus_A.clk
   |vpiNet:
   \_logic_net: (clk), line:11
   |vpiNet:
   \_logic_net: (data), line:12
     |vpiName:data
     |vpiFullName:work@bus_A.data
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (write), line:13
     |vpiName:write
     |vpiFullName:work@bus_A.write
     |vpiNetType:36
 |uhdmallInterfaces:
 \_interface: work@bus_B, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:17, parent:work@top
   |vpiDefName:work@bus_B
   |vpiFullName:work@bus_B
   |vpiModport:
   \_modport: (dut)
     |vpiName:dut
     |vpiIODecl:
     \_io_decl: (enable)
       |vpiName:enable
       |vpiDirection:2
   |vpiModport:
   \_modport: (test)
     |vpiName:test
     |vpiIODecl:
     \_io_decl: (enable)
       |vpiName:enable
       |vpiDirection:1
   |vpiPort:
   \_port: (clk), line:17
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:17
         |vpiName:clk
         |vpiFullName:work@bus_B.clk
   |vpiNet:
   \_logic_net: (clk), line:17
   |vpiNet:
   \_logic_net: (cmd), line:18
     |vpiName:cmd
     |vpiFullName:work@bus_B.cmd
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (enable), line:19
     |vpiName:enable
     |vpiFullName:work@bus_B.enable
     |vpiNetType:36
 |uhdmallPrograms:
 \_program: work@test, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:23, parent:work@top
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:33
       |vpiFullName:work@test
   |vpiPort:
   \_port: (a), line:23
     |vpiName:a
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
   |vpiPort:
   \_port: (b), line:23
     |vpiName:b
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (phi1), line:2
     |vpiName:phi1
     |vpiFullName:work@top.phi1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (phi2), line:2
     |vpiName:phi2
     |vpiFullName:work@top.phi2
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (cmd), line:3
     |vpiName:cmd
     |vpiFullName:work@top.cmd
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (data), line:4
     |vpiName:data
     |vpiFullName:work@top.data
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@top::cpu (cpu1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:6, parent:work@top
     |vpiDefName:work@top::cpu
     |vpiName:cpu1
     |vpiFullName:work@top.cpu1
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:1
   |vpiModule:
   \_module: work@top::mem (mem1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:7, parent:work@top
     |vpiDefName:work@top::mem
     |vpiName:mem1
     |vpiFullName:work@top.mem1
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:1
   |vpiNet:
   \_logic_net: (phi1), line:2, parent:work@top
     |vpiName:phi1
     |vpiFullName:work@top.phi1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (phi2), line:2, parent:work@top
     |vpiName:phi2
     |vpiFullName:work@top.phi2
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (cmd), line:3, parent:work@top
     |vpiName:cmd
     |vpiFullName:work@top.cmd
     |vpiNetType:1
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:8
         |vpiSize:32
         |INT:8
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (data), line:4, parent:work@top
     |vpiName:data
     |vpiFullName:work@top.data
     |vpiNetType:36
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiProgram:
   \_program: work@test (main), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:5, parent:work@top
     |vpiDefName:work@test
     |vpiName:main
     |vpiFullName:work@top.main
     |vpiPort:
     \_port: (a), line:23, parent:main
       |vpiName:a
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (phi1)
         |vpiName:phi1
         |vpiActual:
         \_logic_net: (phi1), line:2, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_modport: (test)
           |vpiName:test
           |vpiIODecl:
           \_io_decl: (data)
             |vpiName:data
             |vpiDirection:1
             |vpiExpr:
             \_logic_net: (data), line:12, parent:main
               |vpiName:data
               |vpiFullName:work@top.main.data
               |vpiNetType:36
               |vpiRange:
               \_range: , line:12
                 |vpiLeftRange:
                 \_constant: , line:12
                   |vpiConstType:7
                   |vpiDecompile:15
                   |vpiSize:32
                   |INT:15
                 |vpiRightRange:
                 \_constant: , line:12
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
           |vpiIODecl:
           \_io_decl: (write)
             |vpiName:write
             |vpiDirection:2
             |vpiExpr:
             \_logic_net: (write), line:13, parent:main
               |vpiName:write
               |vpiFullName:work@top.main.write
               |vpiNetType:36
           |vpiInterface:
           \_interface: work@bus_A (a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:5
             |vpiDefName:work@bus_A
             |vpiName:a
             |vpiModport:
             \_modport: (dut)
               |vpiName:dut
               |vpiIODecl:
               \_io_decl: (data)
                 |vpiName:data
                 |vpiDirection:2
                 |vpiExpr:
                 \_logic_net: (data), line:12, parent:main
               |vpiIODecl:
               \_io_decl: (write)
                 |vpiName:write
                 |vpiDirection:1
                 |vpiExpr:
                 \_logic_net: (write), line:13, parent:main
               |vpiInterface:
               \_interface: work@bus_A (a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:5
             |vpiModport:
             \_modport: (test)
     |vpiPort:
     \_port: (clk), line:11, parent:main
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (data)
         |vpiName:data
         |vpiActual:
         \_logic_net: (data), line:4, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_modport: (test)
           |vpiName:test
           |vpiIODecl:
           \_io_decl: (enable)
             |vpiName:enable
             |vpiDirection:1
             |vpiExpr:
             \_logic_net: (enable), line:19, parent:main
               |vpiName:enable
               |vpiFullName:work@top.main.enable
               |vpiNetType:36
           |vpiInterface:
           \_interface: work@bus_B (b), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:5
             |vpiDefName:work@bus_B
             |vpiName:b
             |vpiModport:
             \_modport: (dut)
               |vpiName:dut
               |vpiIODecl:
               \_io_decl: (enable)
                 |vpiName:enable
                 |vpiDirection:2
                 |vpiExpr:
                 \_logic_net: (enable), line:19, parent:main
               |vpiInterface:
               \_interface: work@bus_B (b), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:5
             |vpiModport:
             \_modport: (test)
     |vpiPort:
     \_port: (b), line:23, parent:main
       |vpiName:b
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (write)
         |vpiName:write
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_modport: (test)
     |vpiPort:
     \_port: (clk), line:17, parent:main
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (phi2)
         |vpiName:phi2
         |vpiActual:
         \_logic_net: (phi2), line:2, parent:work@top
     |vpiNet:
     \_logic_net: (clk), line:11, parent:main
       |vpiName:clk
       |vpiFullName:work@top.main.clk
     |vpiNet:
     \_logic_net: (data), line:12, parent:main
     |vpiNet:
     \_logic_net: (write), line:13, parent:main
     |vpiNet:
     \_logic_net: (clk), line:17, parent:main
       |vpiName:clk
       |vpiFullName:work@top.main.clk
     |vpiNet:
     \_logic_net: (cmd), line:18, parent:main
       |vpiName:cmd
       |vpiFullName:work@top.main.cmd
       |vpiNetType:36
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:8
           |vpiSize:32
           |INT:8
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
     |vpiNet:
     \_logic_net: (enable), line:19, parent:main
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv</a>, line:1
Object: \work_top of type 3000
Object: \work_bus_A of type 601
Object: \clk of type 36
Object: \data of type 36
Object: \write of type 36
Object: \dut of type 606
Object: \data of type 28
Object: \write of type 28
Object: \test of type 606
Object: \data of type 28
Object: \write of type 28
Object: \work_bus_B of type 601
Object: \clk of type 36
Object: \cmd of type 36
Object: \enable of type 36
Object: \dut of type 606
Object: \enable of type 28
Object: \test of type 606
Object: \enable of type 28
Object: \work_top of type 32
Object: \cpu1 of type 32
Object: \mem1 of type 32
Object: \phi1 of type 36
Object: \phi2 of type 36
Object: \cmd of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object: \phi1 of type 36
Object: \phi2 of type 36
Object: \cmd of type 36
Object: \data of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bus_B&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d85a30] str=&#39;\work_bus_B&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:17</a>.0-17.0&gt; [0x1d85b50] str=&#39;\clk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:18</a>.0-18.0&gt; [0x1d85d70] str=&#39;\cmd&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:19</a>.0-19.0&gt; [0x1d85ef0] str=&#39;\enable&#39;
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86070] str=&#39;\dut&#39;
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86190] str=&#39;\enable&#39; output
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d862d0] str=&#39;\test&#39;
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d863f0] str=&#39;\enable&#39; input
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d85a30] str=&#39;\work_bus_B&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:17</a>.0-17.0&gt; [0x1d85b50] str=&#39;\clk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:18</a>.0-18.0&gt; [0x1d85d70] str=&#39;\cmd&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:19</a>.0-19.0&gt; [0x1d85ef0] str=&#39;\enable&#39; basic_prep range=[0:0]
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86070] str=&#39;\dut&#39; basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86190] str=&#39;\enable&#39; output basic_prep
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d862d0] str=&#39;\test&#39; basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d863f0] str=&#39;\enable&#39; input basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_bus_A&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d84810] str=&#39;\work_bus_A&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:11</a>.0-11.0&gt; [0x1d84a20] str=&#39;\clk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:12</a>.0-12.0&gt; [0x1d84c70] str=&#39;\data&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:13</a>.0-13.0&gt; [0x1d84e90] str=&#39;\write&#39;
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d85010] str=&#39;\dut&#39;
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d851e0] str=&#39;\data&#39; output
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d85410] str=&#39;\write&#39; input
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d85590] str=&#39;\test&#39;
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d856b0] str=&#39;\data&#39; input
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d857d0] str=&#39;\write&#39; output
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d84810] str=&#39;\work_bus_A&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:11</a>.0-11.0&gt; [0x1d84a20] str=&#39;\clk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:12</a>.0-12.0&gt; [0x1d84c70] str=&#39;\data&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:13</a>.0-13.0&gt; [0x1d84e90] str=&#39;\write&#39; basic_prep range=[0:0]
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d85010] str=&#39;\dut&#39; basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d851e0] str=&#39;\data&#39; output basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d85410] str=&#39;\write&#39; input basic_prep
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d85590] str=&#39;\test&#39; basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d856b0] str=&#39;\data&#39; input basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d857d0] str=&#39;\write&#39; output basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top::cpu&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86940] str=&#39;\work_top::cpu&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86940] str=&#39;\work_top::cpu&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top::mem&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86d80] str=&#39;\work_top::mem&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86d80] str=&#39;\work_top::mem&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d866a0] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:6</a>.0-6.0&gt; [0x1d867c0] str=&#39;\cpu1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86b40] str=&#39;\work_top::cpu&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:7</a>.0-7.0&gt; [0x1d86c60] str=&#39;\mem1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86f40] str=&#39;\work_top::mem&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:2</a>.0-2.0&gt; [0x1d870a0] str=&#39;\phi1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:2</a>.0-2.0&gt; [0x1d87220] str=&#39;\phi2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&gt; [0x1d873a0] str=&#39;\cmd&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&gt; [0x1d874e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&gt; [0x1d878d0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&gt; [0x1d87ac0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&gt; [0x1d87700] str=&#39;\data&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&gt; [0x1d87c80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&gt; [0x1d87f80] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&gt; [0x1d88140] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d866a0] str=&#39;\work_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:6</a>.0-6.0&gt; [0x1d867c0] str=&#39;\cpu1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86b40] str=&#39;\work_top::cpu&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:7</a>.0-7.0&gt; [0x1d86c60] str=&#39;\mem1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d86f40] str=&#39;\work_top::mem&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:2</a>.0-2.0&gt; [0x1d870a0] str=&#39;\phi1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:2</a>.0-2.0&gt; [0x1d87220] str=&#39;\phi2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&gt; [0x1d873a0] str=&#39;\cmd&#39; basic_prep range=[8:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&gt; [0x1d874e0] basic_prep range=[8:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&gt; [0x1d878d0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&gt; [0x1d87ac0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&gt; [0x1d87700] str=&#39;\data&#39; basic_prep range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&gt; [0x1d87c80] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&gt; [0x1d87f80] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&gt; [0x1d88140] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top
Generating RTLIL representation for module `\work_top&#39;.

2.2. Analyzing design hierarchy..
Top module:  \work_top

2.3. Analyzing design hierarchy..
Top module:  \work_top
Removing unused module `\work_bus_A&#39;.
Removing unused module `\work_bus_B&#39;.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  4
   Number of wire bits:             26
   Number of public wires:           4
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     work_top::cpu                   1
     work_top::mem                   1

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;cpu1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_top::cpu&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:6</a>.0-6.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;mem1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_top::mem&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;cmd&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;offset&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&#34;
          }
        },
        &#34;phi1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;phi2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:2</a>.0-2.0&#34;
          }
        }
      }
    },
    &#34;work_top::cpu&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_top::mem&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* interfaces_replaced_in_module =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top();
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:3</a>.0-3.0&#34; *)
  wire [8:1] cmd;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:4</a>.0-4.0&#34; *)
  wire [15:0] data;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:2</a>.0-2.0&#34; *)
  wire phi1;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:2</a>.0-2.0&#34; *)
  wire phi2;
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:6</a>.0-6.0&#34; *)
  \work_top::cpu  cpu1 (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p341.sv:7</a>.0-7.0&#34; *)
  \work_top::mem  mem1 (
  );
endmodule

End of script. Logfile hash: 713a4b468c, CPU: user 0.01s system 0.00s, MEM: 12.61 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>