type mem is array(1023 downto 0) of std_logic_vector(15 downto 0);	
signal mem_reg : mem := (
	--0 => "0101011100101010",
	--1 => "0100101100101010",
	0 => "1111010000001110",
	3 => "0001011101001000",
	30 => "0001110111010000",
	31 => "1100111001100110",
	235 => "1001001010001110",
	--5 => "0000010001001010",
	--6 => "0001001110111000",
	
	
	
	
		others=>("1110000000000000"));