###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        65913   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        50465   # Number of read row buffer hits
num_read_cmds                  =        65913   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15470   # Number of ACT commands
num_pre_cmds                   =        15455   # Number of PRE commands
num_ondemand_pres              =         3562   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6545155   # Cyles of rank active rank.0
rank_active_cycles.1           =      5981789   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3454845   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4018211   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        58624   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          259   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           45   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           26   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           15   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6905   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        34949   # Read request latency (cycles)
read_latency[40-59]            =        15502   # Read request latency (cycles)
read_latency[60-79]            =         5624   # Read request latency (cycles)
read_latency[80-99]            =         1377   # Read request latency (cycles)
read_latency[100-119]          =         1166   # Read request latency (cycles)
read_latency[120-139]          =          830   # Read request latency (cycles)
read_latency[140-159]          =          566   # Read request latency (cycles)
read_latency[160-179]          =          440   # Read request latency (cycles)
read_latency[180-199]          =          418   # Read request latency (cycles)
read_latency[200-]             =         5041   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.65761e+08   # Read energy
act_energy                     =  4.23259e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.65833e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.92874e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.08418e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.73264e+09   # Active standby energy rank.1
average_read_latency           =      75.2967   # Average read request latency (cycles)
average_interarrival           =        151.7   # Average request interarrival latency (cycles)
total_energy                   =  1.24166e+10   # Total energy (pJ)
average_power                  =      1241.66   # Average power (mW)
average_bandwidth              =     0.562458   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        72214   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        54792   # Number of read row buffer hits
num_read_cmds                  =        72214   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17451   # Number of ACT commands
num_pre_cmds                   =        17435   # Number of PRE commands
num_ondemand_pres              =         4468   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6278761   # Cyles of rank active rank.0
rank_active_cycles.1           =      6159979   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3721239   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3840021   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        64902   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          259   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           54   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           18   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6917   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36723   # Read request latency (cycles)
read_latency[40-59]            =        17158   # Read request latency (cycles)
read_latency[60-79]            =         7532   # Read request latency (cycles)
read_latency[80-99]            =         1953   # Read request latency (cycles)
read_latency[100-119]          =         1318   # Read request latency (cycles)
read_latency[120-139]          =          903   # Read request latency (cycles)
read_latency[140-159]          =          494   # Read request latency (cycles)
read_latency[160-179]          =          442   # Read request latency (cycles)
read_latency[180-199]          =          457   # Read request latency (cycles)
read_latency[200-]             =         5234   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.91167e+08   # Read energy
act_energy                     =  4.77459e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.78619e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.84321e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.91795e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.84383e+09   # Active standby energy rank.1
average_read_latency           =      75.0858   # Average read request latency (cycles)
average_interarrival           =      138.464   # Average request interarrival latency (cycles)
total_energy                   =  1.24347e+10   # Total energy (pJ)
average_power                  =      1243.47   # Average power (mW)
average_bandwidth              =     0.616226   # Average bandwidth
