Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto faed395e163b40ef9111ccf36136e1ad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <contructure_ALU_0_0> not found while processing module instance <ALU_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:101]
ERROR: [VRFC 10-2063] Module <contructure_ALU_A_0_0> not found while processing module instance <ALU_A_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:107]
ERROR: [VRFC 10-2063] Module <contructure_ALU_B_0_0> not found while processing module instance <ALU_B_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:112]
ERROR: [VRFC 10-2063] Module <contructure_CCreg_0_1> not found while processing module instance <cc_reg_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:117]
ERROR: [VRFC 10-2063] Module <contructure_EReg_0_0> not found while processing module instance <EReg_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:125]
ERROR: [VRFC 10-2063] Module <contructure_MREG_0_0> not found while processing module instance <MREG_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:144]
ERROR: [VRFC 10-2063] Module <contructure_Split_0_0> not found while processing module instance <Split_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:161]
ERROR: [VRFC 10-2063] Module <contructure_WREG_0_0> not found while processing module instance <WREG_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:171]
ERROR: [VRFC 10-2063] Module <contructure_addPC_0_0> not found while processing module instance <addPC_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:186]
ERROR: [VRFC 10-2063] Module <contructure_alufun_0_0> not found while processing module instance <alufun_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:192]
ERROR: [VRFC 10-2063] Module <contructure_cond_0_0> not found while processing module instance <cond_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:196]
ERROR: [VRFC 10-2063] Module <contructure_data_memory_0_1> not found while processing module instance <data_memory_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:205]
ERROR: [VRFC 10-2063] Module <contructure_decodeReg_0_1> not found while processing module instance <decodeReg_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:213]
ERROR: [VRFC 10-2063] Module <contructure_decode_0_2> not found while processing module instance <decode_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:230]
ERROR: [VRFC 10-2063] Module <contructure_introduction_memory_0_1> not found while processing module instance <introduction_memory_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:249]
ERROR: [VRFC 10-2063] Module <contructure_memOperation_0_0> not found while processing module instance <memOperation_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:253]
ERROR: [VRFC 10-2063] Module <contructure_predPC_0_0> not found while processing module instance <predPC_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:261]
ERROR: [VRFC 10-2063] Module <contructure_predictPC_0_0> not found while processing module instance <predictPC_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:266]
ERROR: [VRFC 10-2063] Module <contructure_regFile_0_1> not found while processing module instance <regFile_0> [E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v:271]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
