[2025-09-16 21:11:22] START suite=cs trace=cassandra_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5456156 heartbeat IPC: 1.833 cumulative IPC: 1.833 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 8993936 heartbeat IPC: 2.827 cumulative IPC: 2.224 (Simulation time: 00 hr 01 min 34 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 8993936 cumulative IPC: 2.224 (Simulation time: 00 hr 01 min 34 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 8993936 cumulative IPC: 2.224 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 22135180 heartbeat IPC: 0.761 cumulative IPC: 0.761 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 36370413 heartbeat IPC: 0.7025 cumulative IPC: 0.7306 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 51109235 heartbeat IPC: 0.6785 cumulative IPC: 0.7123 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 65585526 heartbeat IPC: 0.6908 cumulative IPC: 0.7068 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 80626289 heartbeat IPC: 0.6649 cumulative IPC: 0.698 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 95882614 heartbeat IPC: 0.6555 cumulative IPC: 0.6905 (Simulation time: 00 hr 10 min 36 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 111701443 heartbeat IPC: 0.6322 cumulative IPC: 0.6815 (Simulation time: 00 hr 12 min 04 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000010 cycles: 126674101 heartbeat IPC: 0.6679 cumulative IPC: 0.6798 (Simulation time: 00 hr 13 min 23 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 142247342 heartbeat IPC: 0.6421 cumulative IPC: 0.6754 (Simulation time: 00 hr 14 min 55 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 148050093 cumulative IPC: 0.6754 (Simulation time: 00 hr 16 min 23 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 148050093 cumulative IPC: 0.6754 (Simulation time: 00 hr 16 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6754 instructions: 100000001 cycles: 148050093
CPU 0 Branch Prediction Accuracy: 99% MPKI: 0.02868 Average ROB Occupancy at Mispredict: 1.565e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00384
BRANCH_INDIRECT: 0.02363
BRANCH_CONDITIONAL: 0.00121
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4901425
LQ_STALL: 3567
SQ_STALL: 323260


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 164.36737
REPLAY_LOAD: 78.799805
NON_REPLAY_LOAD: 46.491234

== Total ==
ADDR_TRANS: 1751170
REPLAY_LOAD: 2044461
NON_REPLAY_LOAD: 1105794

== Counts ==
ADDR_TRANS: 10654
REPLAY_LOAD: 25945
NON_REPLAY_LOAD: 23785

cpu0->cpu0_STLB TOTAL        ACCESS:     642986 HIT:     412820 MISS:     230166 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     642986 HIT:     412820 MISS:     230166 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 230.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1985913 HIT:     686863 MISS:    1299050 MSHR_MERGE:          5
cpu0->cpu0_L2C LOAD         ACCESS:    1181765 HIT:     336044 MISS:     845721 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:      92816 HIT:      33080 MISS:      59736 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     255267 HIT:     254957 MISS:        310 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     456065 HIT:      62782 MISS:     393283 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2785258 HIT:    2274245 MISS:     511013 MSHR_MERGE:     165375
cpu0->cpu0_L1I LOAD         ACCESS:    2785258 HIT:    2274245 MISS:     511013 MSHR_MERGE:     165375
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 47.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13689002 HIT:   11216829 MISS:    2472173 MSHR_MERGE:    1087161
cpu0->cpu0_L1D LOAD         ACCESS:    9530457 HIT:    7890586 MISS:    1639871 MSHR_MERGE:     803742
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3626834 HIT:    3262510 MISS:     364324 MSHR_MERGE:     271506
cpu0->cpu0_L1D TRANSLATION  ACCESS:     531711 HIT:      63733 MISS:     467978 MSHR_MERGE:      11913
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2285289 HIT:    2162304 MISS:     122985 MSHR_MERGE:      66912
cpu0->cpu0_ITLB LOAD         ACCESS:    2285289 HIT:    2162304 MISS:     122985 MSHR_MERGE:      66912
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 61.54 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12959448 HIT:   12268269 MISS:     691179 MSHR_MERGE:     104266
cpu0->cpu0_DTLB LOAD         ACCESS:   12959448 HIT:   12268269 MISS:     691179 MSHR_MERGE:     104266
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 88.91 cycles
cpu0->LLC TOTAL        ACCESS:    1507900 HIT:     439796 MISS:    1068104 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     845719 HIT:     142226 MISS:     703493 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      59733 HIT:      21141 MISS:      38592 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     209165 HIT:     208788 MISS:        377 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     393283 HIT:      67641 MISS:     325642 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25536
  ROW_BUFFER_MISS:    1042149
  AVG DBUS CONGESTED CYCLE: 7.929
Channel 0 WQ ROW_BUFFER_HIT:      57561
  ROW_BUFFER_MISS:     124510
  FULL:          0
Channel 0 REFRESHES ISSUED:      12338

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       201622        68040        28603        80883
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1553        10617         8897       109854
  STLB miss resolved @ L2C                0         1640         8348        14668        85827
  STLB miss resolved @ LLC                0         1058        12776        24083        46382
  STLB miss resolved @ MEM                0         1695        24497        27995       294757

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              15582         1849        42408        11230         9592
---------------------------------------------------------------
  STLB miss resolved @ L1D              207           76          662         2719         2804
  STLB miss resolved @ L2C              327           94          892         1921         1453
  STLB miss resolved @ LLC              593          127         1327         8405         3032
  STLB miss resolved @ MEM              320          115         1221         7499        13336
[2025-09-16 21:27:45] END   suite=cs trace=cassandra_phase0_core3 (rc=0)
