

================================================================
== Vivado HLS Report for 'fft2d_top'
================================================================
* Date:           Fri May  1 00:15:32 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.188|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  17299|  17299|  8898|  8898| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+---------+
        |                         |                      |   Latency   |   Interval  | Pipeline|
        |         Instance        |        Module        |  min |  max |  min |  max |   Type  |
        +-------------------------+----------------------+------+------+------+------+---------+
        |Loop_l_f1d_col_proc2_U0  |Loop_l_f1d_col_proc2  |  8897|  8897|  8897|  8897|   none  |
        |Loop_l_f1d_row_proc2_U0  |Loop_l_f1d_row_proc2  |  6849|  6849|  6849|  6849|   none  |
        |Loop_l_wr_o_fifo_pro_U0  |Loop_l_wr_o_fifo_pro  |  1028|  1028|  1028|  1028|   none  |
        |Loop_l_transp_mid_pr_U0  |Loop_l_transp_mid_pr  |  1027|  1027|  1027|  1027|   none  |
        |Loop_l_transp_out_pr_U0  |Loop_l_transp_out_pr  |  1027|  1027|  1027|  1027|   none  |
        |Loop_l_wr_xk_proc29_U0   |Loop_l_wr_xk_proc29   |  1027|  1027|  1027|  1027|   none  |
        |Loop_l_rd_xn_proc23_U0   |Loop_l_rd_xn_proc23   |  1026|  1026|  1026|  1026|   none  |
        +-------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |       16|      -|     324|     296|    -|
|Instance         |       28|      0|   15606|   13084|    -|
|Memory           |        0|      -|       0|       0|    2|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       44|      0|   15930|   13380|    2|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        7|      0|       3|       5|    2|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Loop_l_f1d_col_proc2_U0  |Loop_l_f1d_col_proc2  |       14|      0|  7447|  6023|    0|
    |Loop_l_f1d_row_proc2_U0  |Loop_l_f1d_row_proc2  |       14|      0|  7370|  6006|    0|
    |Loop_l_rd_xn_proc23_U0   |Loop_l_rd_xn_proc23   |        0|      0|   217|   175|    0|
    |Loop_l_transp_mid_pr_U0  |Loop_l_transp_mid_pr  |        0|      0|   118|   213|    0|
    |Loop_l_transp_out_pr_U0  |Loop_l_transp_out_pr  |        0|      0|   118|   213|    0|
    |Loop_l_wr_o_fifo_pro_U0  |Loop_l_wr_o_fifo_pro  |        0|      0|   177|   245|    0|
    |Loop_l_wr_xk_proc29_U0   |Loop_l_wr_xk_proc29   |        0|      0|   159|   209|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Total                    |                      |       28|      0| 15606| 13084|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |arr1_U  |fft2d_top_arr1  |        0|  0|   0|    1|  1024|   64|     2|       131072|
    |arr0_U  |fft2d_top_arr1  |        0|  0|   0|    1|  1024|   64|     2|       131072|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                |        0|  0|   0|    2|  2048|  128|     4|       262144|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |xk_fifo_V_U          |        4|  81|   0|    -|    32|   64|     2048|
    |xk_mid_col_fifo_V_U  |        4|  81|   0|    -|    32|   64|     2048|
    |xk_mid_row_fifo_V_U  |        4|  81|   0|    -|    32|   64|     2048|
    |xn_fifo_V_U          |        4|  81|   0|    -|    32|   64|     2048|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |       16| 324|   0|    0|   128|  256|     8192|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+--------------+--------------+--------------+
| RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------+-----+-----+--------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_none |   fft2d_top  | return value |
|ap_rst_n   |  in |    1| ap_ctrl_none |   fft2d_top  | return value |
|xn_TDATA   |  in |   64|     axis     |    xn_data   |    pointer   |
|xn_TLAST   |  in |    1|     axis     |    xn_last   |    pointer   |
|xn_TVALID  |  in |    1|     axis     |    xn_last   |    pointer   |
|xn_TREADY  | out |    1|     axis     |    xn_last   |    pointer   |
|xk_TDATA   | out |   64|     axis     |    xk_data   |    pointer   |
|xk_TLAST   | out |    1|     axis     |    xk_last   |    pointer   |
|xk_TVALID  | out |    1|     axis     |    xk_last   |    pointer   |
|xk_TREADY  |  in |    1|     axis     |    xk_last   |    pointer   |
+-----------+-----+-----+--------------+--------------+--------------+

