// Seed: 2287870587
module module_0;
  parameter id_1 = -1 ^ 1 - 1;
endmodule
macromodule module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3
);
  wire id_5;
  parameter id_6 = 1;
  wire id_7;
  always @(id_5) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_0 <= -1;
    end
    disable id_8;
  end
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd67
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output logic [7:0] id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire _id_1;
  tri id_20 = 1;
  assign id_15[-1] = id_10;
  wire id_21;
  xnor primCall (
      id_10, id_11, id_12, id_13, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_3, id_5, id_6
  );
  logic [7:0] id_22;
  logic id_23;
  ;
  assign id_7 = id_1;
  logic [1  &  1 : 1] id_24 = 1'h0;
  integer id_25;
  ;
  assign id_9[-1] = id_22[&id_1] && -1 - 1;
  module_0 modCall_1 ();
endmodule
