library ieee;
use ieee.std_logic_1164.all;

entity full_add_VHDL is
port(x, y, z : in std_logic;
	 s, c : out std_logic);
end;

architecture add of full_add_VhDL is
begin
	s <= (x xor y) xor z;
	c <= (x and y) or (z and (x xor y));
end add;