// Seed: 1470933659
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_2 = 0;
  input wire id_2;
  inout wire id_1;
  parameter id_9 = 1;
  logic id_10;
  always id_10 = -1 | 1'b0;
  assign id_4 = -1;
endmodule
program module_1 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4
);
  logic id_6;
  assign id_6 = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endprogram
