<stg><name>dense_latency<ap_fixed,ap_fixed,config11>.0.0.0</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:0  %data_15_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_4"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:1  %data_14_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_4"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:2  %data_13_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:3  %data_12_V_read13 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read13"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:4  %data_11_V_read12 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read12"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:5  %data_10_V_read11 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:6  %data_9_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:7  %data_8_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:8  %data_7_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:9  %data_6_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:10  %data_5_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:11  %data_4_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:12  %data_3_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:13  %data_2_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:14  %data_1_V_read_5 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:15  %data_0_V_read_5 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:20  %sext_ln1118 = sext i24 %data_0_V_read_5 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:21  %mul_ln1118 = mul i40 %sext_ln1118, 82096

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:22  %sext_ln1118_1 = sext i24 %data_1_V_read_5 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:23  %mul_ln1118_1 = mul i40 %sext_ln1118_1, 138275

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:24  %sext_ln1118_2 = sext i24 %data_2_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:25  %mul_ln1118_2 = mul i40 %sext_ln1118_2, 571458

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:26  %sext_ln1118_3 = sext i24 %data_3_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:27  %mul_ln1118_3 = mul i40 %sext_ln1118_3, -270283

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:28  %sext_ln1118_4 = sext i24 %data_4_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:29  %mul_ln1118_4 = mul i40 %sext_ln1118_4, -535463

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:30  %sext_ln1118_5 = sext i24 %data_5_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:31  %mul_ln1118_5 = mul i40 %sext_ln1118_5, -41272

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:32  %sext_ln1118_6 = sext i24 %data_6_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:33  %mul_ln1118_6 = mul i40 %sext_ln1118_6, 224466

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:34  %sext_ln1118_7 = sext i24 %data_7_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:35  %mul_ln1118_7 = mul i40 %sext_ln1118_7, 368932

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:36  %sext_ln1118_8 = sext i24 %data_8_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:37  %mul_ln1118_8 = mul i40 %sext_ln1118_8, 2397266

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:38  %sext_ln1118_9 = sext i24 %data_9_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:39  %mul_ln1118_9 = mul i40 %sext_ln1118_9, 859468

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:40  %sext_ln1118_10 = sext i24 %data_10_V_read11 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:41  %mul_ln1118_10 = mul i40 %sext_ln1118_10, 897903

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:42  %sext_ln1118_11 = sext i24 %data_11_V_read12 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:43  %mul_ln1118_11 = mul i40 %sext_ln1118_11, -1395710

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:44  %sext_ln1118_12 = sext i24 %data_12_V_read13 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:45  %mul_ln1118_12 = mul i40 %sext_ln1118_12, -415024

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:46  %sext_ln1118_13 = sext i24 %data_13_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:47  %mul_ln1118_13 = mul i40 %sext_ln1118_13, -1447209

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:48  %sext_ln1118_14 = sext i24 %data_14_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:49  %mul_ln1118_14 = mul i40 %sext_ln1118_14, 614561

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="24">
<![CDATA[
hls_label_21:50  %sext_ln1118_15 = sext i24 %data_15_V_read_4 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_21:51  %mul_ln1118_15 = mul i40 %sext_ln1118_15, 2421923

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:52  %trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:53  %trunc_ln703_s = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_1, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:54  %trunc_ln703_1 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_2, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:55  %trunc_ln703_2 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_3, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:56  %trunc_ln703_3 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_4, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:57  %trunc_ln703_4 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_5, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:58  %trunc_ln703_5 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_6, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:59  %trunc_ln703_6 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_7, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:60  %trunc_ln703_7 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_8, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_7"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:61  %trunc_ln703_8 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_9, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:62  %trunc_ln703_9 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_10, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:63  %trunc_ln703_10 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_11, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:64  %trunc_ln703_11 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_12, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:65  %trunc_ln703_12 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_13, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:66  %trunc_ln703_13 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_14, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:67  %trunc_ln703_14 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %mul_ln1118_15, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln703_14"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:68  %add_ln731_1 = add i18 %trunc_ln703_s, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln731_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:71  %add_ln731_4 = add i18 %trunc_ln703_4, %trunc_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln731_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:72  %add_ln731_5 = add i18 %trunc_ln703_6, 4785

]]></Node>
<StgValue><ssdm name="add_ln731_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:73  %add_ln731_6 = add i18 %trunc_ln703_5, %add_ln731_5

]]></Node>
<StgValue><ssdm name="add_ln731_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:77  %add_ln731_8 = add i18 %trunc_ln703_8, %trunc_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln731_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:80  %add_ln731_11 = add i18 %trunc_ln703_12, %trunc_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln731_11"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:81  %add_ln731_12 = add i18 %trunc_ln703_14, 5411

]]></Node>
<StgValue><ssdm name="add_ln731_12"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:82  %add_ln731_13 = add i18 %trunc_ln703_13, %add_ln731_12

]]></Node>
<StgValue><ssdm name="add_ln731_13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21:16  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_21:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
hls_label_21:18  call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str20, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln71"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21:19  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:69  %add_ln731_2 = add i18 %trunc_ln703_2, %trunc_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln731_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:70  %add_ln731_3 = add i18 %add_ln731_1, %add_ln731_2

]]></Node>
<StgValue><ssdm name="add_ln731_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:74  %add_ln731_7 = add i18 %add_ln731_4, %add_ln731_6

]]></Node>
<StgValue><ssdm name="add_ln731_7"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:75  %add_ln731 = add i18 %add_ln731_3, %add_ln731_7

]]></Node>
<StgValue><ssdm name="add_ln731"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
hls_label_21:76  %res_0_V_write_assign = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %add_ln731, i6 0)

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:78  %add_ln731_9 = add i18 %trunc_ln703_10, %trunc_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln731_9"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:79  %add_ln731_10 = add i18 %add_ln731_8, %add_ln731_9

]]></Node>
<StgValue><ssdm name="add_ln731_10"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:83  %add_ln731_14 = add i18 %add_ln731_11, %add_ln731_13

]]></Node>
<StgValue><ssdm name="add_ln731_14"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_21:84  %add_ln731_15 = add i18 %add_ln731_10, %add_ln731_14

]]></Node>
<StgValue><ssdm name="add_ln731_15"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
hls_label_21:85  %res_1_V_write_assign = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %add_ln731_15, i6 0)

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="48" op_0_bw="48" op_1_bw="24">
<![CDATA[
hls_label_21:86  %mrv = insertvalue { i24, i24 } undef, i24 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="48" op_0_bw="48" op_1_bw="24">
<![CDATA[
hls_label_21:87  %mrv_1 = insertvalue { i24, i24 } %mrv, i24 %res_1_V_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="48">
<![CDATA[
hls_label_21:88  ret { i24, i24 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
