Jasper Apps 2024.03 FCS 64 bits 2024.03.27 15:42:27 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/inputRegister/inputRegister_llama3_1shot/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/inputReg.v
[-- (VERI-1482)] Analyzing Verilog file './/inputReg.v'
[INFO (VERI-1328)] .//inputReg.v(41): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//inputReg.v(42): analyzing included file './/defines.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_llama3_1shot.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_llama3_1shot.sva'
% 
% # Elaborate design and properties
% elaborate -top inputRegister
INFO (ISW003): Top module name is "inputRegister".
[INFO (HIER-8002)] .//inputReg.v(60): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(7): port 'DEFAULT_CLOCK' is not connected on this instance
[INFO (VERI-1018)] .//property_llama3_1shot.sva(1): compiling module 'i_inputRegister'
[INFO (VERI-1018)] .//inputReg.v(46): compiling module 'inputRegister'
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_inputRegister of module i_inputRegister
[WARN (VDB-1013)] .//bindings.sva(7): input port 'DEFAULT_CLOCK' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
inputRegister
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock -infer
INFO (ICK007): The tool has inferred "v_inputRegister.DEFAULT_CLOCK" as a primary clock.
WARNING (WCK024): All inferred clocks were declared with both factor and phase equal to 1.
v_inputRegister.DEFAULT_CLOCK
[<embedded>] % reset -none
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "inputRegister"]
---------------------------
# Flops:         0 (0) (0 property flop bits)
# Latches:       0 (0)
# Gates:         1398 (11311)
# Nets:          1426
# Ports:         3
# RTL Lines:     152
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  127
# Embedded Covers:      127
0
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 254 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 0 design flops, 0 of 0 design latches, 254 of 254 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.005s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 125 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 129
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Proofgrid shell started at 60417@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.Hp: Proofgrid shell started at 60418@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_1" in 0.11 s.
INFO (IPF047): 0.0.N: The cover property "inputRegister.v_inputRegister._assert_1:precondition1" was covered in 1 cycles in 0.11 s.
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_1"	[0.11 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_1:precondition1"	[0.11 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_2"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_2:precondition1"	[0.00 s].
0: ProofGrid usable level: 128
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_2" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "inputRegister.v_inputRegister._assert_2:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_2"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_3"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_3:precondition1"	[0.00 s].
0: ProofGrid usable level: 127
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_3" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "inputRegister.v_inputRegister._assert_3:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_3"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_3:precondition1"	[0.00 s].
0: ProofGrid usable level: 126
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "inputRegister.v_inputRegister._assert_61" was proven in 0.04 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_4" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_4:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_5" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_5:precondition1" was covered in 1 cycles in 0.04 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_6" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_6:precondition1" was covered in 1 cycles in 0.05 s.
0: ProofGrid usable level: 122
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_7" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_7:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_8" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_8:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_9" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_9:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_10" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_10:precondition1" was covered in 1 cycles in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_11" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_11:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_12" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_12:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_13" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_13:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_14" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_14:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_15" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_15:precondition1" was covered in 1 cycles in 0.07 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_16" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_16:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_17" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_17:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_18" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_18:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_19" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_19:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_20" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_20:precondition1" was covered in 1 cycles in 0.08 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_21" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_21:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_22" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_22:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_23" in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_23:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_24" in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_24:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_25" in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_25:precondition1" was covered in 1 cycles in 0.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_26" in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_26:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_27" in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_27:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_28" in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_28:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_29" in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_29:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_30" in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_30:precondition1" was covered in 1 cycles in 0.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_31" in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_31:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_32" in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_32:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_33" in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_33:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_34" in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_34:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_35" in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_35:precondition1" was covered in 1 cycles in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_36" in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_36:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_37" in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_37:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_38" in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_38:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_39" in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_39:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_40" in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_40:precondition1" was covered in 1 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_41" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_41:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_42" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_42:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_43" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_43:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_44" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_44:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_45" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_45:precondition1" was covered in 1 cycles in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_46" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_46:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_47" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_47:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_48" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_48:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_49" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_49:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_50" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_50:precondition1" was covered in 1 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_51" in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_51:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_52" in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_52:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_53" in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_53:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_54" in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_54:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_55" in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_55:precondition1" was covered in 1 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_56" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_56:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_57" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_57:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_58" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_58:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_59" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_59:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_60" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_60:precondition1" was covered in 1 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_61:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_62" in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_62:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_63" in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_63:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_64" in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_64:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_65" in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_65:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_66" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_66:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_67" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_67:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_68" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_68:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_69" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_69:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_70" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_70:precondition1" was covered in 1 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_71" in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_71:precondition1" was covered in 1 cycles in 0.21 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_72" in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_72:precondition1" was covered in 1 cycles in 0.21 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_73" in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_73:precondition1" was covered in 1 cycles in 0.21 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_74" in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_74:precondition1" was covered in 1 cycles in 0.21 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_75" in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_75:precondition1" was covered in 1 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_76" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_76:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_77" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_77:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_78" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_78:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_79" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_79:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_80" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_80:precondition1" was covered in 1 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_81" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_81:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_82" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_82:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_83" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_83:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_84" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_84:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_85" in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_85:precondition1" was covered in 1 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_86" in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_86:precondition1" was covered in 1 cycles in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_87" in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_87:precondition1" was covered in 1 cycles in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_88" in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_88:precondition1" was covered in 1 cycles in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_89" in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_89:precondition1" was covered in 1 cycles in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_90" in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_90:precondition1" was covered in 1 cycles in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_91" in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_91:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_92" in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_92:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_93" in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_93:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_94" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_94:precondition1" was covered in 1 cycles in 0.26 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_95" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_95:precondition1" was covered in 1 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_96" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_96:precondition1" was covered in 1 cycles in 0.26 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_97" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_97:precondition1" was covered in 1 cycles in 0.26 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_98" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_98:precondition1" was covered in 1 cycles in 0.26 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_99" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_99:precondition1" was covered in 1 cycles in 0.27 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_100" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_100:precondition1" was covered in 1 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_101" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_101:precondition1" was covered in 1 cycles in 0.27 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_102" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_102:precondition1" was covered in 1 cycles in 0.27 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_103" in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_103:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_104" in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_104:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_105" in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_105:precondition1" was covered in 1 cycles in 0.28 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_106" in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_106:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_107" in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_107:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_108" in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_108:precondition1" was covered in 1 cycles in 0.29 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_109" in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_109:precondition1" was covered in 1 cycles in 0.29 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_110" in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_110:precondition1" was covered in 1 cycles in 0.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_111" in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_111:precondition1" was covered in 1 cycles in 0.29 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_112" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_112:precondition1" was covered in 1 cycles in 0.30 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_113" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_113:precondition1" was covered in 1 cycles in 0.30 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_114" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_114:precondition1" was covered in 1 cycles in 0.30 s.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_115" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_115:precondition1" was covered in 1 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_116" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_116:precondition1" was covered in 1 cycles in 0.30 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_117" in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_117:precondition1" was covered in 1 cycles in 0.31 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_118" in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_118:precondition1" was covered in 1 cycles in 0.31 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_119" in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_119:precondition1" was covered in 1 cycles in 0.31 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_120" in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_120:precondition1" was covered in 1 cycles in 0.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_121" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_121:precondition1" was covered in 1 cycles in 0.32 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_122" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_122:precondition1" was covered in 1 cycles in 0.32 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_123" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_123:precondition1" was covered in 1 cycles in 0.32 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_124" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_124:precondition1" was covered in 1 cycles in 0.32 s.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_125" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_125:precondition1" was covered in 1 cycles in 0.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_126" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_126:precondition1" was covered in 1 cycles in 0.33 s.
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.44 s]
0.0.Hp: A trace with 1 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "inputRegister.v_inputRegister._assert_127" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "inputRegister.v_inputRegister._assert_127:precondition1" was covered in 1 cycles in 0.33 s.
0.0.Hp: All properties determined. [0.08 s]
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 60441@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 60448@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 60449@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 60450@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Proofgrid shell started at 60451@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: Proofgrid shell started at 60457@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 60469@pal-achieve-06(local) jg_60328_pal-achieve-06_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_4"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_4:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_4"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_7"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_7"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_12"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_12:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_12"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_12:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_17"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_17:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_17"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_17:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_22"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_22:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_22"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_22:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_27"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_27:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_27"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_27:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_32"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_32:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_32"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_32:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_37"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_37:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_37"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_37:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_42"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_42:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_42"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_42:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_47"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_47:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_47"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_47:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_52"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_52:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_52"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_52:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_57"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_57:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_57"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_57:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_62"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_62:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_62"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_62:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_67"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_67:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_67"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_67:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_72"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_72:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_72"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_72:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_77"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_77:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_77"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_77:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_82"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_82:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_82"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_82:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_87"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_87:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_87"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_87:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_92"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_92:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_92"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_92:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_97"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_97:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_97"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_97:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_100"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_100:precondition1"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_100"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_100:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_101"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_101:precondition1"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_101"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_101:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_102"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_102:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_102"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_102:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_107"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_107:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_107"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_107:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_109"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_109:precondition1"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_109"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_109:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_112"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_112:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_112"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_112:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_117"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_117:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_117"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_117:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_122"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_122:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_122"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_122:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_126"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_126:precondition1"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_126"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_126:precondition1"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_127"	[0.00 s].
0.0.N: Starting proof for property "inputRegister.v_inputRegister._assert_127:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_127"	[0.00 s].
0.0.N: Stopped processing property "inputRegister.v_inputRegister._assert_127:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.44 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.N: Interrupted. [0.01 s]
0.0.Ht: Exited with Success (@ 0.44 s)
0.0.Bm: Exited with Success (@ 0.44 s)
0.0.Mpcustom4: Exited with Success (@ 0.44 s)
0.0.Oh: Exited with Success (@ 0.44 s)
0.0.L: Exited with Success (@ 0.44 s)
0.0.B: Exited with Success (@ 0.44 s)
0.0.AM: Exited with Success (@ 0.44 s)
0.0.N: Exited with Success (@ 0.44 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.64 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.44        0.00       73.71 %
     Hp        0.16        0.44        0.00       73.69 %
     Ht        0.48        0.00        0.00        0.00 %
     Bm        0.44        0.00        0.00        0.00 %
    Mpcustom4        0.44        0.00        0.00        0.00 %
     Oh        0.43        0.00        0.00        0.00 %
      L        0.43        0.00        0.00        0.00 %
      B        0.36        0.00        0.00        0.00 %
     AM        0.28        0.00        0.00        0.00 %
    all        0.35        0.10        0.00       21.64 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.18        0.88        0.00

    Data read    : 150.28 kiB
    Data written : 12.46 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 25 times for a total of 0.334 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 254
                 assertions                   : 127
                  - proven                    : 1 (0.787402%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 126 (99.2126%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 127
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 127 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Tuesday, Jun 4, 2024 01:19:50 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/inputRegister


==============================================================
RESULTS
==============================================================

--------------------------------------------------------------------------------------------------------------------
       Name                                                        |    Result    |  Engine  |  Bound  |  Time    
--------------------------------------------------------------------------------------------------------------------

---[ <embedded> ]---------------------------------------------------------------------------------------------------
[1]   inputRegister.v_inputRegister._assert_1                           cex             N             1    0.108 s      
[2]   inputRegister.v_inputRegister._assert_1:precondition1             covered         N             1    0.108 s      
[3]   inputRegister.v_inputRegister._assert_2                           cex             N             1    0.001 s      
[4]   inputRegister.v_inputRegister._assert_2:precondition1             covered         N             1    0.001 s      
[5]   inputRegister.v_inputRegister._assert_3                           cex             N             1    0.000 s      
[6]   inputRegister.v_inputRegister._assert_3:precondition1             covered         N             1    0.000 s      
[7]   inputRegister.v_inputRegister._assert_4                           cex             Hp            1    0.042 s      
[8]   inputRegister.v_inputRegister._assert_4:precondition1             covered         Hp            1    0.042 s      
[9]   inputRegister.v_inputRegister._assert_5                           cex             Hp            1    0.043 s      
[10]  inputRegister.v_inputRegister._assert_5:precondition1             covered         Hp            1    0.043 s      
[11]  inputRegister.v_inputRegister._assert_6                           cex             Hp            1    0.055 s      
[12]  inputRegister.v_inputRegister._assert_6:precondition1             covered         Hp            1    0.055 s      
[13]  inputRegister.v_inputRegister._assert_7                           cex             Hp            1    0.056 s      
[14]  inputRegister.v_inputRegister._assert_7:precondition1             covered         Hp            1    0.056 s      
[15]  inputRegister.v_inputRegister._assert_8                           cex             Hp            1    0.057 s      
[16]  inputRegister.v_inputRegister._assert_8:precondition1             covered         Hp            1    0.057 s      
[17]  inputRegister.v_inputRegister._assert_9                           cex             Hp            1    0.057 s      
[18]  inputRegister.v_inputRegister._assert_9:precondition1             covered         Hp            1    0.057 s      
[19]  inputRegister.v_inputRegister._assert_10                          cex             Hp            1    0.058 s      
[20]  inputRegister.v_inputRegister._assert_10:precondition1            covered         Hp            1    0.058 s      
[21]  inputRegister.v_inputRegister._assert_11                          cex             Hp            1    0.066 s      
[22]  inputRegister.v_inputRegister._assert_11:precondition1            covered         Hp            1    0.066 s      
[23]  inputRegister.v_inputRegister._assert_12                          cex             Hp            1    0.066 s      
[24]  inputRegister.v_inputRegister._assert_12:precondition1            covered         Hp            1    0.066 s      
[25]  inputRegister.v_inputRegister._assert_13                          cex             Hp            1    0.067 s      
[26]  inputRegister.v_inputRegister._assert_13:precondition1            covered         Hp            1    0.067 s      
[27]  inputRegister.v_inputRegister._assert_14                          cex             Hp            1    0.068 s      
[28]  inputRegister.v_inputRegister._assert_14:precondition1            covered         Hp            1    0.068 s      
[29]  inputRegister.v_inputRegister._assert_15                          cex             Hp            1    0.068 s      
[30]  inputRegister.v_inputRegister._assert_15:precondition1            covered         Hp            1    0.068 s      
[31]  inputRegister.v_inputRegister._assert_16                          cex             Hp            1    0.073 s      
[32]  inputRegister.v_inputRegister._assert_16:precondition1            covered         Hp            1    0.073 s      
[33]  inputRegister.v_inputRegister._assert_17                          cex             Hp            1    0.074 s      
[34]  inputRegister.v_inputRegister._assert_17:precondition1            covered         Hp            1    0.074 s      
[35]  inputRegister.v_inputRegister._assert_18                          cex             Hp            1    0.075 s      
[36]  inputRegister.v_inputRegister._assert_18:precondition1            covered         Hp            1    0.075 s      
[37]  inputRegister.v_inputRegister._assert_19                          cex             Hp            1    0.075 s      
[38]  inputRegister.v_inputRegister._assert_19:precondition1            covered         Hp            1    0.075 s      
[39]  inputRegister.v_inputRegister._assert_20                          cex             Hp            1    0.076 s      
[40]  inputRegister.v_inputRegister._assert_20:precondition1            covered         Hp            1    0.076 s      
[41]  inputRegister.v_inputRegister._assert_21                          cex             Hp            1    0.084 s      
[42]  inputRegister.v_inputRegister._assert_21:precondition1            covered         Hp            1    0.084 s      
[43]  inputRegister.v_inputRegister._assert_22                          cex             Hp            1    0.085 s      
[44]  inputRegister.v_inputRegister._assert_22:precondition1            covered         Hp            1    0.085 s      
[45]  inputRegister.v_inputRegister._assert_23                          cex             Hp            1    0.085 s      
[46]  inputRegister.v_inputRegister._assert_23:precondition1            covered         Hp            1    0.085 s      
[47]  inputRegister.v_inputRegister._assert_24                          cex             Hp            1    0.086 s      
[48]  inputRegister.v_inputRegister._assert_24:precondition1            covered         Hp            1    0.086 s      
[49]  inputRegister.v_inputRegister._assert_25                          cex             Hp            1    0.087 s      
[50]  inputRegister.v_inputRegister._assert_25:precondition1            covered         Hp            1    0.087 s      
[51]  inputRegister.v_inputRegister._assert_26                          cex             Hp            1    0.094 s      
[52]  inputRegister.v_inputRegister._assert_26:precondition1            covered         Hp            1    0.094 s      
[53]  inputRegister.v_inputRegister._assert_27                          cex             Hp            1    0.095 s      
[54]  inputRegister.v_inputRegister._assert_27:precondition1            covered         Hp            1    0.095 s      
[55]  inputRegister.v_inputRegister._assert_28                          cex             Hp            1    0.096 s      
[56]  inputRegister.v_inputRegister._assert_28:precondition1            covered         Hp            1    0.096 s      
[57]  inputRegister.v_inputRegister._assert_29                          cex             Hp            1    0.097 s      
[58]  inputRegister.v_inputRegister._assert_29:precondition1            covered         Hp            1    0.097 s      
[59]  inputRegister.v_inputRegister._assert_30                          cex             Hp            1    0.098 s      
[60]  inputRegister.v_inputRegister._assert_30:precondition1            covered         Hp            1    0.098 s      
[61]  inputRegister.v_inputRegister._assert_31                          cex             Hp            1    0.105 s      
[62]  inputRegister.v_inputRegister._assert_31:precondition1            covered         Hp            1    0.105 s      
[63]  inputRegister.v_inputRegister._assert_32                          cex             Hp            1    0.106 s      
[64]  inputRegister.v_inputRegister._assert_32:precondition1            covered         Hp            1    0.106 s      
[65]  inputRegister.v_inputRegister._assert_33                          cex             Hp            1    0.107 s      
[66]  inputRegister.v_inputRegister._assert_33:precondition1            covered         Hp            1    0.107 s      
[67]  inputRegister.v_inputRegister._assert_34                          cex             Hp            1    0.107 s      
[68]  inputRegister.v_inputRegister._assert_34:precondition1            covered         Hp            1    0.107 s      
[69]  inputRegister.v_inputRegister._assert_35                          cex             Hp            1    0.108 s      
[70]  inputRegister.v_inputRegister._assert_35:precondition1            covered         Hp            1    0.108 s      
[71]  inputRegister.v_inputRegister._assert_36                          cex             Hp            1    0.126 s      
[72]  inputRegister.v_inputRegister._assert_36:precondition1            covered         Hp            1    0.126 s      
[73]  inputRegister.v_inputRegister._assert_37                          cex             Hp            1    0.127 s      
[74]  inputRegister.v_inputRegister._assert_37:precondition1            covered         Hp            1    0.127 s      
[75]  inputRegister.v_inputRegister._assert_38                          cex             Hp            1    0.128 s      
[76]  inputRegister.v_inputRegister._assert_38:precondition1            covered         Hp            1    0.128 s      
[77]  inputRegister.v_inputRegister._assert_39                          cex             Hp            1    0.129 s      
[78]  inputRegister.v_inputRegister._assert_39:precondition1            covered         Hp            1    0.129 s      
[79]  inputRegister.v_inputRegister._assert_40                          cex             Hp            1    0.129 s      
[80]  inputRegister.v_inputRegister._assert_40:precondition1            covered         Hp            1    0.129 s      
[81]  inputRegister.v_inputRegister._assert_41                          cex             Hp            1    0.150 s      
[82]  inputRegister.v_inputRegister._assert_41:precondition1            covered         Hp            1    0.150 s      
[83]  inputRegister.v_inputRegister._assert_42                          cex             Hp            1    0.151 s      
[84]  inputRegister.v_inputRegister._assert_42:precondition1            covered         Hp            1    0.151 s      
[85]  inputRegister.v_inputRegister._assert_43                          cex             Hp            1    0.151 s      
[86]  inputRegister.v_inputRegister._assert_43:precondition1            covered         Hp            1    0.151 s      
[87]  inputRegister.v_inputRegister._assert_44                          cex             Hp            1    0.152 s      
[88]  inputRegister.v_inputRegister._assert_44:precondition1            covered         Hp            1    0.152 s      
[89]  inputRegister.v_inputRegister._assert_45                          cex             Hp            1    0.153 s      
[90]  inputRegister.v_inputRegister._assert_45:precondition1            covered         Hp            1    0.153 s      
[91]  inputRegister.v_inputRegister._assert_46                          cex             Hp            1    0.160 s      
[92]  inputRegister.v_inputRegister._assert_46:precondition1            covered         Hp            1    0.160 s      
[93]  inputRegister.v_inputRegister._assert_47                          cex             Hp            1    0.161 s      
[94]  inputRegister.v_inputRegister._assert_47:precondition1            covered         Hp            1    0.161 s      
[95]  inputRegister.v_inputRegister._assert_48                          cex             Hp            1    0.162 s      
[96]  inputRegister.v_inputRegister._assert_48:precondition1            covered         Hp            1    0.162 s      
[97]  inputRegister.v_inputRegister._assert_49                          cex             Hp            1    0.162 s      
[98]  inputRegister.v_inputRegister._assert_49:precondition1            covered         Hp            1    0.162 s      
[99]  inputRegister.v_inputRegister._assert_50                          cex             Hp            1    0.163 s      
[100] inputRegister.v_inputRegister._assert_50:precondition1            covered         Hp            1    0.163 s      
[101] inputRegister.v_inputRegister._assert_51                          cex             Hp            1    0.170 s      
[102] inputRegister.v_inputRegister._assert_51:precondition1            covered         Hp            1    0.170 s      
[103] inputRegister.v_inputRegister._assert_52                          cex             Hp            1    0.171 s      
[104] inputRegister.v_inputRegister._assert_52:precondition1            covered         Hp            1    0.171 s      
[105] inputRegister.v_inputRegister._assert_53                          cex             Hp            1    0.172 s      
[106] inputRegister.v_inputRegister._assert_53:precondition1            covered         Hp            1    0.172 s      
[107] inputRegister.v_inputRegister._assert_54                          cex             Hp            1    0.172 s      
[108] inputRegister.v_inputRegister._assert_54:precondition1            covered         Hp            1    0.172 s      
[109] inputRegister.v_inputRegister._assert_55                          cex             Hp            1    0.173 s      
[110] inputRegister.v_inputRegister._assert_55:precondition1            covered         Hp            1    0.173 s      
[111] inputRegister.v_inputRegister._assert_56                          cex             Hp            1    0.180 s      
[112] inputRegister.v_inputRegister._assert_56:precondition1            covered         Hp            1    0.180 s      
[113] inputRegister.v_inputRegister._assert_57                          cex             Hp            1    0.181 s      
[114] inputRegister.v_inputRegister._assert_57:precondition1            covered         Hp            1    0.181 s      
[115] inputRegister.v_inputRegister._assert_58                          cex             Hp            1    0.182 s      
[116] inputRegister.v_inputRegister._assert_58:precondition1            covered         Hp            1    0.182 s      
[117] inputRegister.v_inputRegister._assert_59                          cex             Hp            1    0.184 s      
[118] inputRegister.v_inputRegister._assert_59:precondition1            covered         Hp            1    0.184 s      
[119] inputRegister.v_inputRegister._assert_60                          cex             Hp            1    0.185 s      
[120] inputRegister.v_inputRegister._assert_60:precondition1            covered         Hp            1    0.185 s      
[121] inputRegister.v_inputRegister._assert_61                          proven          Hp     Infinite    0.042 s      
[122] inputRegister.v_inputRegister._assert_61:precondition1            covered         Hp            1    0.191 s      
[123] inputRegister.v_inputRegister._assert_62                          cex             Hp            1    0.192 s      
[124] inputRegister.v_inputRegister._assert_62:precondition1            covered         Hp            1    0.192 s      
[125] inputRegister.v_inputRegister._assert_63                          cex             Hp            1    0.193 s      
[126] inputRegister.v_inputRegister._assert_63:precondition1            covered         Hp            1    0.193 s      
[127] inputRegister.v_inputRegister._assert_64                          cex             Hp            1    0.194 s      
[128] inputRegister.v_inputRegister._assert_64:precondition1            covered         Hp            1    0.194 s      
[129] inputRegister.v_inputRegister._assert_65                          cex             Hp            1    0.195 s      
[130] inputRegister.v_inputRegister._assert_65:precondition1            covered         Hp            1    0.195 s      
[131] inputRegister.v_inputRegister._assert_66                          cex             Hp            1    0.201 s      
[132] inputRegister.v_inputRegister._assert_66:precondition1            covered         Hp            1    0.201 s      
[133] inputRegister.v_inputRegister._assert_67                          cex             Hp            1    0.202 s      
[134] inputRegister.v_inputRegister._assert_67:precondition1            covered         Hp            1    0.202 s      
[135] inputRegister.v_inputRegister._assert_68                          cex             Hp            1    0.203 s      
[136] inputRegister.v_inputRegister._assert_68:precondition1            covered         Hp            1    0.203 s      
[137] inputRegister.v_inputRegister._assert_69                          cex             Hp            1    0.204 s      
[138] inputRegister.v_inputRegister._assert_69:precondition1            covered         Hp            1    0.204 s      
[139] inputRegister.v_inputRegister._assert_70                          cex             Hp            1    0.204 s      
[140] inputRegister.v_inputRegister._assert_70:precondition1            covered         Hp            1    0.204 s      
[141] inputRegister.v_inputRegister._assert_71                          cex             Hp            1    0.211 s      
[142] inputRegister.v_inputRegister._assert_71:precondition1            covered         Hp            1    0.211 s      
[143] inputRegister.v_inputRegister._assert_72                          cex             Hp            1    0.212 s      
[144] inputRegister.v_inputRegister._assert_72:precondition1            covered         Hp            1    0.212 s      
[145] inputRegister.v_inputRegister._assert_73                          cex             Hp            1    0.213 s      
[146] inputRegister.v_inputRegister._assert_73:precondition1            covered         Hp            1    0.213 s      
[147] inputRegister.v_inputRegister._assert_74                          cex             Hp            1    0.214 s      
[148] inputRegister.v_inputRegister._assert_74:precondition1            covered         Hp            1    0.214 s      
[149] inputRegister.v_inputRegister._assert_75                          cex             Hp            1    0.214 s      
[150] inputRegister.v_inputRegister._assert_75:precondition1            covered         Hp            1    0.214 s      
[151] inputRegister.v_inputRegister._assert_76                          cex             Hp            1    0.222 s      
[152] inputRegister.v_inputRegister._assert_76:precondition1            covered         Hp            1    0.222 s      
[153] inputRegister.v_inputRegister._assert_77                          cex             Hp            1    0.223 s      
[154] inputRegister.v_inputRegister._assert_77:precondition1            covered         Hp            1    0.223 s      
[155] inputRegister.v_inputRegister._assert_78                          cex             Hp            1    0.224 s      
[156] inputRegister.v_inputRegister._assert_78:precondition1            covered         Hp            1    0.224 s      
[157] inputRegister.v_inputRegister._assert_79                          cex             Hp            1    0.225 s      
[158] inputRegister.v_inputRegister._assert_79:precondition1            covered         Hp            1    0.225 s      
[159] inputRegister.v_inputRegister._assert_80                          cex             Hp            1    0.226 s      
[160] inputRegister.v_inputRegister._assert_80:precondition1            covered         Hp            1    0.226 s      
[161] inputRegister.v_inputRegister._assert_81                          cex             Hp            1    0.232 s      
[162] inputRegister.v_inputRegister._assert_81:precondition1            covered         Hp            1    0.232 s      
[163] inputRegister.v_inputRegister._assert_82                          cex             Hp            1    0.233 s      
[164] inputRegister.v_inputRegister._assert_82:precondition1            covered         Hp            1    0.233 s      
[165] inputRegister.v_inputRegister._assert_83                          cex             Hp            1    0.234 s      
[166] inputRegister.v_inputRegister._assert_83:precondition1            covered         Hp            1    0.234 s      
[167] inputRegister.v_inputRegister._assert_84                          cex             Hp            1    0.235 s      
[168] inputRegister.v_inputRegister._assert_84:precondition1            covered         Hp            1    0.235 s      
[169] inputRegister.v_inputRegister._assert_85                          cex             Hp            1    0.235 s      
[170] inputRegister.v_inputRegister._assert_85:precondition1            covered         Hp            1    0.235 s      
[171] inputRegister.v_inputRegister._assert_86                          cex             Hp            1    0.243 s      
[172] inputRegister.v_inputRegister._assert_86:precondition1            covered         Hp            1    0.243 s      
[173] inputRegister.v_inputRegister._assert_87                          cex             Hp            1    0.243 s      
[174] inputRegister.v_inputRegister._assert_87:precondition1            covered         Hp            1    0.243 s      
[175] inputRegister.v_inputRegister._assert_88                          cex             Hp            1    0.244 s      
[176] inputRegister.v_inputRegister._assert_88:precondition1            covered         Hp            1    0.244 s      
[177] inputRegister.v_inputRegister._assert_89                          cex             Hp            1    0.245 s      
[178] inputRegister.v_inputRegister._assert_89:precondition1            covered         Hp            1    0.245 s      
[179] inputRegister.v_inputRegister._assert_90                          cex             Hp            1    0.246 s      
[180] inputRegister.v_inputRegister._assert_90:precondition1            covered         Hp            1    0.246 s      
[181] inputRegister.v_inputRegister._assert_91                          cex             Hp            1    0.253 s      
[182] inputRegister.v_inputRegister._assert_91:precondition1            covered         Hp            1    0.253 s      
[183] inputRegister.v_inputRegister._assert_92                          cex             Hp            1    0.254 s      
[184] inputRegister.v_inputRegister._assert_92:precondition1            covered         Hp            1    0.254 s      
[185] inputRegister.v_inputRegister._assert_93                          cex             Hp            1    0.255 s      
[186] inputRegister.v_inputRegister._assert_93:precondition1            covered         Hp            1    0.255 s      
[187] inputRegister.v_inputRegister._assert_94                          cex             Hp            1    0.255 s      
[188] inputRegister.v_inputRegister._assert_94:precondition1            covered         Hp            1    0.255 s      
[189] inputRegister.v_inputRegister._assert_95                          cex             Hp            1    0.256 s      
[190] inputRegister.v_inputRegister._assert_95:precondition1            covered         Hp            1    0.256 s      
[191] inputRegister.v_inputRegister._assert_96                          cex             Hp            1    0.263 s      
[192] inputRegister.v_inputRegister._assert_96:precondition1            covered         Hp            1    0.263 s      
[193] inputRegister.v_inputRegister._assert_97                          cex             Hp            1    0.264 s      
[194] inputRegister.v_inputRegister._assert_97:precondition1            covered         Hp            1    0.264 s      
[195] inputRegister.v_inputRegister._assert_98                          cex             Hp            1    0.265 s      
[196] inputRegister.v_inputRegister._assert_98:precondition1            covered         Hp            1    0.265 s      
[197] inputRegister.v_inputRegister._assert_99                          cex             Hp            1    0.266 s      
[198] inputRegister.v_inputRegister._assert_99:precondition1            covered         Hp            1    0.266 s      
[199] inputRegister.v_inputRegister._assert_100                         cex             Hp            1    0.266 s      
[200] inputRegister.v_inputRegister._assert_100:precondition1           covered         Hp            1    0.266 s      
[201] inputRegister.v_inputRegister._assert_101                         cex             Hp            1    0.274 s      
[202] inputRegister.v_inputRegister._assert_101:precondition1           covered         Hp            1    0.274 s      
[203] inputRegister.v_inputRegister._assert_102                         cex             Hp            1    0.275 s      
[204] inputRegister.v_inputRegister._assert_102:precondition1           covered         Hp            1    0.275 s      
[205] inputRegister.v_inputRegister._assert_103                         cex             Hp            1    0.275 s      
[206] inputRegister.v_inputRegister._assert_103:precondition1           covered         Hp            1    0.275 s      
[207] inputRegister.v_inputRegister._assert_104                         cex             Hp            1    0.276 s      
[208] inputRegister.v_inputRegister._assert_104:precondition1           covered         Hp            1    0.276 s      
[209] inputRegister.v_inputRegister._assert_105                         cex             Hp            1    0.277 s      
[210] inputRegister.v_inputRegister._assert_105:precondition1           covered         Hp            1    0.277 s      
[211] inputRegister.v_inputRegister._assert_106                         cex             Hp            1    0.284 s      
[212] inputRegister.v_inputRegister._assert_106:precondition1           covered         Hp            1    0.284 s      
[213] inputRegister.v_inputRegister._assert_107                         cex             Hp            1    0.285 s      
[214] inputRegister.v_inputRegister._assert_107:precondition1           covered         Hp            1    0.285 s      
[215] inputRegister.v_inputRegister._assert_108                         cex             Hp            1    0.286 s      
[216] inputRegister.v_inputRegister._assert_108:precondition1           covered         Hp            1    0.286 s      
[217] inputRegister.v_inputRegister._assert_109                         cex             Hp            1    0.286 s      
[218] inputRegister.v_inputRegister._assert_109:precondition1           covered         Hp            1    0.286 s      
[219] inputRegister.v_inputRegister._assert_110                         cex             Hp            1    0.287 s      
[220] inputRegister.v_inputRegister._assert_110:precondition1           covered         Hp            1    0.287 s      
[221] inputRegister.v_inputRegister._assert_111                         cex             Hp            1    0.294 s      
[222] inputRegister.v_inputRegister._assert_111:precondition1           covered         Hp            1    0.294 s      
[223] inputRegister.v_inputRegister._assert_112                         cex             Hp            1    0.295 s      
[224] inputRegister.v_inputRegister._assert_112:precondition1           covered         Hp            1    0.295 s      
[225] inputRegister.v_inputRegister._assert_113                         cex             Hp            1    0.296 s      
[226] inputRegister.v_inputRegister._assert_113:precondition1           covered         Hp            1    0.296 s      
[227] inputRegister.v_inputRegister._assert_114                         cex             Hp            1    0.297 s      
[228] inputRegister.v_inputRegister._assert_114:precondition1           covered         Hp            1    0.297 s      
[229] inputRegister.v_inputRegister._assert_115                         cex             Hp            1    0.297 s      
[230] inputRegister.v_inputRegister._assert_115:precondition1           covered         Hp            1    0.297 s      
[231] inputRegister.v_inputRegister._assert_116                         cex             Hp            1    0.305 s      
[232] inputRegister.v_inputRegister._assert_116:precondition1           covered         Hp            1    0.305 s      
[233] inputRegister.v_inputRegister._assert_117                         cex             Hp            1    0.306 s      
[234] inputRegister.v_inputRegister._assert_117:precondition1           covered         Hp            1    0.306 s      
[235] inputRegister.v_inputRegister._assert_118                         cex             Hp            1    0.306 s      
[236] inputRegister.v_inputRegister._assert_118:precondition1           covered         Hp            1    0.306 s      
[237] inputRegister.v_inputRegister._assert_119                         cex             Hp            1    0.307 s      
[238] inputRegister.v_inputRegister._assert_119:precondition1           covered         Hp            1    0.307 s      
[239] inputRegister.v_inputRegister._assert_120                         cex             Hp            1    0.308 s      
[240] inputRegister.v_inputRegister._assert_120:precondition1           covered         Hp            1    0.308 s      
[241] inputRegister.v_inputRegister._assert_121                         cex             Hp            1    0.315 s      
[242] inputRegister.v_inputRegister._assert_121:precondition1           covered         Hp            1    0.315 s      
[243] inputRegister.v_inputRegister._assert_122                         cex             Hp            1    0.316 s      
[244] inputRegister.v_inputRegister._assert_122:precondition1           covered         Hp            1    0.316 s      
[245] inputRegister.v_inputRegister._assert_123                         cex             Hp            1    0.317 s      
[246] inputRegister.v_inputRegister._assert_123:precondition1           covered         Hp            1    0.317 s      
[247] inputRegister.v_inputRegister._assert_124                         cex             Hp            1    0.317 s      
[248] inputRegister.v_inputRegister._assert_124:precondition1           covered         Hp            1    0.317 s      
[249] inputRegister.v_inputRegister._assert_125                         cex             Hp            1    0.318 s      
[250] inputRegister.v_inputRegister._assert_125:precondition1           covered         Hp            1    0.318 s      
[251] inputRegister.v_inputRegister._assert_126                         cex             Hp            1    0.326 s      
[252] inputRegister.v_inputRegister._assert_126:precondition1           covered         Hp            1    0.326 s      
[253] inputRegister.v_inputRegister._assert_127                         cex             Hp            1    0.327 s      
[254] inputRegister.v_inputRegister._assert_127:precondition1           covered         Hp            1    0.327 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.374 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
