#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Feb 21 05:48:24 2018
# Process ID: 6556
# Log file: C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/vivado.log
# Journal file: C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 805.313 ; gain = 204.637
open_bd_design {C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_RST0_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name pushButton_lauroTest [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.GPIO2_BOARD_INTERFACE {btns_4bits} CONFIG.C_ALL_OUTPUTS {0} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells pushButton_lauroTest]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pushButton_lauroTest/S_AXI]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</pushButton_lauroTest/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins pushButton_lauroTest/GPIO]
INFO: [board_rule:/pushButton_lauroTest-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /pushButton_lauroTest]
INFO: [board_rule:/pushButton_lauroTest-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /pushButton_lauroTest]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'pushButton_lauroTest'. Board Interfaces cannot be same for both the channels.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'pushButton_lauroTest'. Board Interfaces cannot be same for both the channels.
INFO: [IP_Flow 19-3438] Customization errors found on 'pushButton_lauroTest'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'pushButton_lauroTest'. Board Interfaces cannot be same for both the channels.
Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'pushButton_lauroTest'. Board Interfaces cannot be same for both the channels.
Customization errors found on 'pushButton_lauroTest'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_bd_rule_board::apply_rule Line 44
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:board was not applied to object GPIO
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins pushButton_lauroTest/GPIO]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins pushButton_lauroTest/GPIO]
INFO: [board_rule:/pushButton_lauroTest-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /pushButton_lauroTest]
INFO: [board_rule:/pushButton_lauroTest-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /pushButton_lauroTest]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'pushButton_lauroTest'. Board Interfaces cannot be same for both the channels.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'pushButton_lauroTest'. Board Interfaces cannot be same for both the channels.
INFO: [IP_Flow 19-3438] Customization errors found on 'pushButton_lauroTest'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'pushButton_lauroTest'. Board Interfaces cannot be same for both the channels.
Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'pushButton_lauroTest'. Board Interfaces cannot be same for both the channels.
Customization errors found on 'pushButton_lauroTest'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_bd_rule_board::apply_rule Line 44
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:board was not applied to object GPIO
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins pushButton_lauroTest/GPIO]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_100M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_cells pushButton_lauroTest]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name lauro_pushbutton [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins lauro_pushbutton/S_AXI]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</lauro_pushbutton/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000[ 64K ]>
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 973.203 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_cells rst_processing_system7_0_100M]
delete_bd_objs [get_bd_cells lauro_pushbutton]
regenerate_bd_layout
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name lauroPushButton [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins lauroPushButton/S_AXI]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</lauroPushButton/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins lauroPushButton/GPIO]
INFO: [board_rule:/lauroPushButton-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /lauroPushButton]
INFO: [board_rule:/lauroPushButton-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /lauroPushButton]
INFO: [board_rule:/lauroPushButton-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule:/lauroPushButton-100] connect_bd_intf_net /btns_4bits /lauroPushButton/GPIO
endgroup
validate_bd_design
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name lauroLED [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins lauroLED/S_AXI]
</lauroLED/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins lauroLED/GPIO]
INFO: [board_rule:/lauroLED-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /lauroLED]
INFO: [board_rule:/lauroLED-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /lauroLED]
INFO: [board_rule:/lauroLED-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits_0
INFO: [board_rule:/lauroLED-100] connect_bd_intf_net /btns_4bits_0 /lauroLED/GPIO
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_INPUTS {0}] [get_bd_cells lauroLED]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_intf_nets lauroLED_GPIO] [get_bd_cells lauroLED]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_ports btns_4bits_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name lauroLed [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells lauroLed]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins lauroLed/S_AXI]
</lauroLed/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits" }  [get_bd_intf_pins lauroLed/GPIO]
INFO: [board_rule:/lauroLed-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /lauroLed]
INFO: [board_rule:/lauroLed-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_4bits [get_bd_cells /lauroLed]
INFO: [board_rule:/lauroLed-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits
INFO: [board_rule:/lauroLed-100] connect_bd_intf_net /leds_4bits /lauroLed/GPIO
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_gpio_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block lauroPushButton .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_100M_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_100M_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_100M_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_gpio_0_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_gpio_0_4'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_0_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_gpio_0_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block lauroLed .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_auto_pc_1' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1100.828 ; gain = 70.941
make_wrapper -files [get_files C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/design_1.bd] -top
save_bd_design
Wrote  : <C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
[Wed Feb 21 07:42:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 21 07:44:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.runs/impl_1/runme.log
file copy -force C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.runs/impl_1/design_1_wrapper.sysdef C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 21 07:53:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.runs/impl_1/runme.log
file copy -force C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.runs/impl_1/design_1_wrapper.sysdef C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf

file copy -force C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.runs/impl_1/design_1_wrapper.sysdef C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Example_GPIO/gpioExample/gpioExample.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 08:47:26 2018...
