$date
	Tue Aug 19 06:47:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$var reg 11 % stream [10:0] $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var parameter 2 ' s0 $end
$var parameter 2 ( s1 $end
$var parameter 2 ) s2 $end
$var parameter 2 * s3 $end
$var reg 2 + next_state [1:0] $end
$var reg 2 , state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
bx ,
b0 +
bx &
b11011011101 %
1$
0#
0"
0!
$end
#5000
b0 ,
1"
#10000
0"
#15000
1"
#20000
0"
#25000
b1 +
1#
b1010 &
0$
1"
#30000
0"
#35000
b10 +
b1 ,
1"
#36000
b1001 &
#40000
0"
#45000
b10 ,
1"
#46000
b11 +
0#
b1000 &
#50000
0"
#55000
b0 +
b11 ,
1"
#56000
1!
b1 +
1#
b111 &
#60000
0"
#65000
b10 +
0!
b1 ,
1"
#66000
b110 &
#70000
0"
#75000
b10 ,
1"
#76000
b11 +
0#
b101 &
#80000
0"
#85000
b0 +
b11 ,
1"
#86000
1!
b1 +
1#
b100 &
#90000
0"
#95000
b10 +
0!
b1 ,
1"
#96000
b11 &
#100000
0"
#105000
b10 ,
1"
#106000
b10 &
#110000
0"
#115000
1"
#116000
b11 +
0#
b1 &
#120000
0"
#125000
b0 +
b11 ,
1"
#126000
1!
b1 +
1#
b0 &
#130000
0"
#135000
b10 +
0!
b1 ,
1"
#136000
b11111111111111111111111111111111 &
#140000
0"
#145000
b10 ,
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
