TimeQuest Timing Analyzer report for lab5
Thu May 02 20:26:23 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_read'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_read'
 15. Slow Model Recovery: 'clk_read'
 16. Slow Model Removal: 'clk_read'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'clk_read'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'clk_read'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'clk_read'
 32. Fast Model Recovery: 'clk_read'
 33. Fast Model Removal: 'clk_read'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'clk_read'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab5                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }      ;
; clk_read   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_read } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 224.22 MHz ; 210.08 MHz      ; clk_read   ; limit due to high minimum pulse width violation (tch) ;
; 241.02 MHz ; 200.0 MHz       ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk_read ; -3.460 ; -151.864      ;
; clk      ; -3.149 ; -337.620      ;
+----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk      ; -2.546 ; -2.546        ;
; clk_read ; 0.391  ; 0.000         ;
+----------+--------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk_read ; -0.959 ; -12.711       ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clk_read ; 1.543 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clk      ; -2.000 ; -503.140           ;
; clk_read ; -1.880 ; -122.920           ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_read'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.460 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.482      ;
; -3.459 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.481      ;
; -3.424 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.012     ; 4.448      ;
; -3.423 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.012     ; 4.447      ;
; -3.413 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.435      ;
; -3.412 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.434      ;
; -3.287 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.309      ;
; -3.286 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.308      ;
; -3.220 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 4.241      ;
; -3.204 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[2] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 4.227      ;
; -3.203 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[2] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 4.226      ;
; -3.189 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[7]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.211      ;
; -3.188 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[7]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.210      ;
; -3.184 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 4.207      ;
; -3.173 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 4.194      ;
; -3.147 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[9]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.169      ;
; -3.146 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[9]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.168      ;
; -3.122 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[5] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 4.145      ;
; -3.121 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[3]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.012     ; 4.145      ;
; -3.121 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[5] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 4.144      ;
; -3.120 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[3]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.012     ; 4.144      ;
; -3.118 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[6] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.140      ;
; -3.117 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[6] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.139      ;
; -3.110 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.132      ;
; -3.074 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; clk_read     ; clk_read    ; 1.000        ; -0.012     ; 4.098      ;
; -3.063 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.085      ;
; -3.058 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.080      ;
; -3.057 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.079      ;
; -3.047 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 4.068      ;
; -3.022 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; clk_read     ; clk_read    ; 1.000        ; -0.012     ; 4.046      ;
; -3.021 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; clk_read     ; clk_read    ; 1.000        ; -0.012     ; 4.045      ;
; -3.015 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                  ; clk_read     ; clk_read    ; 1.000        ; -0.002     ; 4.049      ;
; -3.015 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[3]                                                  ; clk_read     ; clk_read    ; 1.000        ; -0.002     ; 4.049      ;
; -3.013 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[9] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.035      ;
; -3.012 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[9] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.034      ;
; -3.011 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.033      ;
; -3.010 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.032      ;
; -3.008 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[4]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.030      ;
; -3.007 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[4]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 4.029      ;
; -2.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                  ; clk_read     ; clk_read    ; 1.000        ; 0.000      ; 4.015      ;
; -2.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[3]                                                  ; clk_read     ; clk_read    ; 1.000        ; 0.000      ; 4.015      ;
; -2.978 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.999      ;
; -2.978 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.999      ;
; -2.978 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.999      ;
; -2.978 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.999      ;
; -2.978 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.999      ;
; -2.968 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                  ; clk_read     ; clk_read    ; 1.000        ; -0.002     ; 4.002      ;
; -2.968 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[3]                                                  ; clk_read     ; clk_read    ; 1.000        ; -0.002     ; 4.002      ;
; -2.964 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[2] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 3.986      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[1]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[2]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[3]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[4]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[5]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[6]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[7]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[8]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.961 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; addr_read[9]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.973      ;
; -2.949 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[7]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.970      ;
; -2.942 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 3.965      ;
; -2.942 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 3.965      ;
; -2.942 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 3.965      ;
; -2.942 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 3.965      ;
; -2.942 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 3.965      ;
; -2.937 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 3.959      ;
; -2.931 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.952      ;
; -2.931 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.952      ;
; -2.931 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.952      ;
; -2.931 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.952      ;
; -2.931 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.952      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[1]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[2]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[3]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[4]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[5]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[6]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[7]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[8]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.925 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                ; addr_read[9]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 3.939      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[1]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[2]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[3]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[4]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[5]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[6]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[7]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[8]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.914 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8] ; addr_read[9]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.024     ; 3.926      ;
; -2.907 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[9]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.928      ;
; -2.885 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 3.907      ;
; -2.884 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 3.906      ;
; -2.882 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[5] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 3.904      ;
; -2.881 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[6]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 3.903      ;
; -2.881 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[3]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.013     ; 3.904      ;
; -2.880 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[6]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 3.902      ;
; -2.878 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[6] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 3.899      ;
; -2.875 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; 0.032      ; 3.872      ;
; -2.875 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; 0.032      ; 3.872      ;
; -2.875 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; 0.032      ; 3.872      ;
; -2.875 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; 0.032      ; 3.872      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.149 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.133      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.130 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.114      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.129 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.100      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[16]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[17]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[18]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[19]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[20]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[21]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[22]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[23]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[24]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[25]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[26]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[27]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[28]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[29]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[31]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; clk_read_count[13]                                                                                             ; clk_read_count[30]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.169      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.127 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.098      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.126 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.097      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.125 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; 0.006      ; 4.096      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.111 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.095      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.109 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.019      ; 4.093      ;
; -3.106 ; clk_read_count[15]                                                                                             ; clk_read_count[16]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.148      ;
; -3.106 ; clk_read_count[15]                                                                                             ; clk_read_count[17]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.148      ;
; -3.106 ; clk_read_count[15]                                                                                             ; clk_read_count[18]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.148      ;
; -3.106 ; clk_read_count[15]                                                                                             ; clk_read_count[19]                                                                                                                                    ; clk          ; clk         ; 1.000        ; 0.006      ; 4.148      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.546 ; clk_read                                                                                                                   ; clk_read                                                                                                                                               ; clk_read     ; clk         ; 0.000        ; 2.687      ; 0.657      ;
; -2.046 ; clk_read                                                                                                                   ; clk_read                                                                                                                                               ; clk_read     ; clk         ; -0.500       ; 2.687      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[5]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[9]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[9]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[8]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[8]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_write[1]                                                                                                             ; state_write[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_write[0]                                                                                                             ; state_write[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; write_en                                                                                                                   ; write_en                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addr_write[0]                                                                                                              ; addr_write[0]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.531  ; clk_read_count[31]                                                                                                         ; clk_read_count[31]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.542  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.808      ;
; 0.657  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg6 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.976      ;
; 0.666  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg7 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.985      ;
; 0.675  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[1] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[1]                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.941      ;
; 0.718  ; addr_write[9]                                                                                                              ; addr_write[9]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.984      ;
; 0.795  ; clk_read_count[0]                                                                                                          ; clk_read_count[0]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; clk_read_count[16]                                                                                                         ; clk_read_count[16]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.805  ; clk_read_count[1]                                                                                                          ; clk_read_count[1]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; clk_read_count[17]                                                                                                         ; clk_read_count[17]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; clk_read_count[2]                                                                                                          ; clk_read_count[2]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[4]                                                                                                          ; clk_read_count[4]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[7]                                                                                                          ; clk_read_count[7]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[9]                                                                                                          ; clk_read_count[9]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[11]                                                                                                         ; clk_read_count[11]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[13]                                                                                                         ; clk_read_count[13]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[14]                                                                                                         ; clk_read_count[14]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[15]                                                                                                         ; clk_read_count[15]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[18]                                                                                                         ; clk_read_count[18]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[20]                                                                                                         ; clk_read_count[20]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[23]                                                                                                         ; clk_read_count[23]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[25]                                                                                                         ; clk_read_count[25]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[27]                                                                                                         ; clk_read_count[27]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[29]                                                                                                         ; clk_read_count[29]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clk_read_count[30]                                                                                                         ; clk_read_count[30]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; addr_write[2]                                                                                                              ; addr_write[2]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; addr_write[4]                                                                                                              ; addr_write[4]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; addr_write[7]                                                                                                              ; addr_write[7]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.812  ; addr_write[0]                                                                                                              ; addr_write[1]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.812  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.813  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.079      ;
; 0.816  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[9] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[9]                            ; clk          ; clk         ; 0.000        ; -0.001     ; 1.081      ;
; 0.821  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.835  ; addr_write[3]                                                                                                              ; addr_write[3]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; addr_write[5]                                                                                                              ; addr_write[5]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; clk_read_count[3]                                                                                                          ; clk_read_count[3]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clk_read_count[8]                                                                                                          ; clk_read_count[8]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clk_read_count[10]                                                                                                         ; clk_read_count[10]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clk_read_count[12]                                                                                                         ; clk_read_count[12]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clk_read_count[19]                                                                                                         ; clk_read_count[19]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clk_read_count[24]                                                                                                         ; clk_read_count[24]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clk_read_count[26]                                                                                                         ; clk_read_count[26]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clk_read_count[28]                                                                                                         ; clk_read_count[28]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clk_read_count[5]                                                                                                          ; clk_read_count[5]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; clk_read_count[6]                                                                                                          ; clk_read_count[6]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; clk_read_count[21]                                                                                                         ; clk_read_count[21]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; clk_read_count[22]                                                                                                         ; clk_read_count[22]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; addr_write[8]                                                                                                              ; addr_write[8]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 0.850  ; state_write[0]                                                                                                             ; state_write[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.116      ;
; 0.853  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[0]                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.119      ;
; 0.855  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[6] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[6]                            ; clk          ; clk         ; 0.000        ; -0.001     ; 1.120      ;
; 0.856  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[8]                            ; clk          ; clk         ; 0.000        ; -0.001     ; 1.121      ;
; 0.856  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[9]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.122      ;
; 0.858  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[8]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.124      ;
; 0.866  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.132      ;
; 0.868  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.134      ;
; 0.924  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.084      ; 1.242      ;
; 0.935  ; addr_write[0]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.225      ;
; 0.939  ; addr_write[3]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.229      ;
; 0.940  ; addr_write[5]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.230      ;
; 0.941  ; addr_write[2]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.231      ;
; 0.945  ; addr_write[9]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.235      ;
; 0.945  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.084      ; 1.263      ;
; 0.946  ; addr_write[1]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.236      ;
; 0.949  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.084      ; 1.267      ;
; 0.950  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|parity11                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.217      ;
; 0.951  ; addr_write[8]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.241      ;
; 0.951  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|parity11                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.218      ;
; 0.952  ; addr_write[4]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.242      ;
; 0.952  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.084      ; 1.270      ;
; 0.960  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[9]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|delayed_wrptr_g[9]                                                                    ; clk          ; clk         ; 0.000        ; 0.001      ; 1.227      ;
; 0.964  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[8]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|delayed_wrptr_g[8]                                                                    ; clk          ; clk         ; 0.000        ; 0.001      ; 1.231      ;
; 0.964  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg5 ; clk          ; clk         ; 0.000        ; 0.089      ; 1.287      ;
; 0.969  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|sub_parity12a1                                             ; clk          ; clk         ; 0.000        ; 0.001      ; 1.236      ;
; 0.979  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.084      ; 1.297      ;
; 0.982  ; addr_write[6]                                                                                                              ; addr_write[6]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.248      ;
; 0.983  ; addr_write[7]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7                                         ; clk          ; clk         ; 0.000        ; 0.056      ; 1.273      ;
; 1.024  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|sub_parity12a1                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.290      ;
; 1.026  ; state_write[1]                                                                                                             ; state_write[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.292      ;
; 1.027  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.293      ;
; 1.065  ; state_write[0]                                                                                                             ; write_en                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.331      ;
; 1.066  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|delayed_wrptr_g[6]                                                                    ; clk          ; clk         ; 0.000        ; 0.001      ; 1.333      ;
; 1.080  ; state_write[0]                                                                                                             ; addr_write[0]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.346      ;
; 1.089  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[3] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[3]                            ; clk          ; clk         ; 0.000        ; 0.004      ; 1.359      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_read'                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; state_read[0]                                                                                                              ; state_read[0]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state_read[1]                                                                                                              ; state_read[1]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; read_en                                                                                                                    ; read_en                                                                                                                                                ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; addr_read[0]                                                                                                               ; addr_read[0]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.657      ;
; 0.531 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.801      ;
; 0.646 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.912      ;
; 0.660 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[3] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[3]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[2] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[2]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[4] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[4]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.928      ;
; 0.664 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[9] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[9]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[7] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[7]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.933      ;
; 0.703 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[5] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[5]                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 0.968      ;
; 0.790 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.056      ;
; 0.795 ; addr_read[8]                                                                                                               ; addr_read[8]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.061      ;
; 0.806 ; addr_read[1]                                                                                                               ; addr_read[1]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.072      ;
; 0.811 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[0]                             ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.078      ;
; 0.813 ; addr_read[3]                                                                                                               ; addr_read[3]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.079      ;
; 0.815 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.081      ;
; 0.817 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.083      ;
; 0.826 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.092      ;
; 0.838 ; addr_read[2]                                                                                                               ; addr_read[2]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; addr_read[4]                                                                                                               ; addr_read[4]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; addr_read[0]                                                                                                               ; addr_read[1]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.107      ;
; 0.846 ; addr_read[6]                                                                                                               ; addr_read[6]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; state_read[1]                                                                                                              ; state_read[0]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.115      ;
; 0.852 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[1] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[1]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.118      ;
; 0.854 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 1.119      ;
; 0.943 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.209      ;
; 0.964 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 1.229      ;
; 0.971 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[6] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[6]                             ; clk_read     ; clk_read    ; 0.000        ; -0.004     ; 1.233      ;
; 0.987 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; clk_read     ; clk_read    ; 0.000        ; 0.072      ; 1.293      ;
; 0.989 ; addr_read[9]                                                                                                               ; addr_read[9]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.255      ;
; 0.994 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.261      ;
; 1.003 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.014      ; 1.283      ;
; 1.004 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[6]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.014      ; 1.284      ;
; 1.011 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.278      ;
; 1.012 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.279      ;
; 1.018 ; state_read[0]                                                                                                              ; state_read[1]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.284      ;
; 1.026 ; addr_read[5]                                                                                                               ; addr_read[5]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.292      ;
; 1.027 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.293      ;
; 1.042 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.309      ;
; 1.070 ; state_read[0]                                                                                                              ; addr_read[0]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.336      ;
; 1.078 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 1.343      ;
; 1.122 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[9]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.014      ; 1.402      ;
; 1.140 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.015      ; 1.421      ;
; 1.143 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[1]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.014      ; 1.423      ;
; 1.175 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.441      ;
; 1.176 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.442      ;
; 1.176 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.442      ;
; 1.177 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.443      ;
; 1.178 ; addr_read[8]                                                                                                               ; addr_read[9]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.444      ;
; 1.196 ; addr_read[3]                                                                                                               ; addr_read[4]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.462      ;
; 1.208 ; addr_read[7]                                                                                                               ; addr_read[7]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.474      ;
; 1.209 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.475      ;
; 1.210 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.476      ;
; 1.211 ; state_read[1]                                                                                                              ; addr_read[0]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.477      ;
; 1.217 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 1.482      ;
; 1.224 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; clk_read     ; clk_read    ; 0.000        ; 0.072      ; 1.530      ;
; 1.224 ; addr_read[2]                                                                                                               ; addr_read[3]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; addr_read[4]                                                                                                               ; addr_read[5]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.490      ;
; 1.232 ; addr_read[6]                                                                                                               ; addr_read[7]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.498      ;
; 1.236 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; clk_read     ; clk_read    ; 0.000        ; 0.072      ; 1.542      ;
; 1.237 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.012      ; 1.515      ;
; 1.241 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 1.506      ;
; 1.249 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.515      ;
; 1.250 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; clk_read     ; clk_read    ; 0.000        ; 0.072      ; 1.556      ;
; 1.252 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.518      ;
; 1.253 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; clk_read     ; clk_read    ; 0.000        ; 0.073      ; 1.560      ;
; 1.254 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; clk_read     ; clk_read    ; 0.000        ; 0.073      ; 1.561      ;
; 1.256 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.522      ;
; 1.257 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.523      ;
; 1.258 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[0]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.015      ; 1.539      ;
; 1.267 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 1.532      ;
; 1.267 ; addr_read[3]                                                                                                               ; addr_read[5]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.533      ;
; 1.269 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.536      ;
; 1.270 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.537      ;
; 1.281 ; addr_read[1]                                                                                                               ; addr_read[2]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.547      ;
; 1.295 ; addr_read[4]                                                                                                               ; addr_read[6]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; addr_read[2]                                                                                                               ; addr_read[4]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.561      ;
; 1.303 ; addr_read[6]                                                                                                               ; addr_read[8]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.569      ;
; 1.305 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[0] ; state_read[1]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; -0.010     ; 1.561      ;
; 1.307 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[0] ; read_en                                                                                                                                                ; clk_read     ; clk_read    ; 0.000        ; -0.010     ; 1.563      ;
; 1.318 ; addr_read[0]                                                                                                               ; addr_read[2]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.584      ;
; 1.338 ; addr_read[3]                                                                                                               ; addr_read[6]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.604      ;
; 1.352 ; addr_read[1]                                                                                                               ; addr_read[3]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 1.618      ;
; 1.353 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.620      ;
; 1.363 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.630      ;
; 1.364 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 1.631      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_read'                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.959 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 1.494      ;
; -0.959 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 1.494      ;
; -0.959 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 1.494      ;
; -0.959 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 1.494      ;
; -0.959 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 1.494      ;
; -0.959 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 1.494      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|p0addr                                    ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
; -0.773 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 1.309      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_read'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|p0addr                                    ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 1.309      ;
; 1.729 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 1.494      ;
; 1.729 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 1.494      ;
; 1.729 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 1.494      ;
; 1.729 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 1.494      ;
; 1.729 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 1.494      ;
; 1.729 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 1.494      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_read'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[0]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[0]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[1]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[1]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[2]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[2]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[3]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[3]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[4]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[4]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[5]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[5]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[6]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[6]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[7]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[7]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[8]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[8]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[9]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[9]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[8]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[8]                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.075 ; 1.075 ; Rise       ; clk             ;
; rst       ; clk_read   ; 1.270 ; 1.270 ; Rise       ; clk_read        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.484 ; -0.484 ; Rise       ; clk             ;
; rst       ; clk_read   ; -1.040 ; -1.040 ; Rise       ; clk_read        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; Q_bram_read[*]    ; clk        ; 10.373 ; 10.373 ; Rise       ; clk             ;
;  Q_bram_read[0]   ; clk        ; 10.309 ; 10.309 ; Rise       ; clk             ;
;  Q_bram_read[1]   ; clk        ; 10.144 ; 10.144 ; Rise       ; clk             ;
;  Q_bram_read[2]   ; clk        ; 10.113 ; 10.113 ; Rise       ; clk             ;
;  Q_bram_read[3]   ; clk        ; 10.308 ; 10.308 ; Rise       ; clk             ;
;  Q_bram_read[4]   ; clk        ; 10.073 ; 10.073 ; Rise       ; clk             ;
;  Q_bram_read[5]   ; clk        ; 10.093 ; 10.093 ; Rise       ; clk             ;
;  Q_bram_read[6]   ; clk        ; 10.373 ; 10.373 ; Rise       ; clk             ;
;  Q_bram_read[7]   ; clk        ; 10.366 ; 10.366 ; Rise       ; clk             ;
; Q_bram_write[*]   ; clk        ; 10.277 ; 10.277 ; Rise       ; clk             ;
;  Q_bram_write[0]  ; clk        ; 10.105 ; 10.105 ; Rise       ; clk             ;
;  Q_bram_write[1]  ; clk        ; 9.855  ; 9.855  ; Rise       ; clk             ;
;  Q_bram_write[2]  ; clk        ; 9.642  ; 9.642  ; Rise       ; clk             ;
;  Q_bram_write[3]  ; clk        ; 9.863  ; 9.863  ; Rise       ; clk             ;
;  Q_bram_write[4]  ; clk        ; 9.823  ; 9.823  ; Rise       ; clk             ;
;  Q_bram_write[5]  ; clk        ; 10.068 ; 10.068 ; Rise       ; clk             ;
;  Q_bram_write[6]  ; clk        ; 10.048 ; 10.048 ; Rise       ; clk             ;
;  Q_bram_write[7]  ; clk        ; 10.277 ; 10.277 ; Rise       ; clk             ;
; fifo_usedw_p[*]   ; clk        ; 9.010  ; 9.010  ; Rise       ; clk             ;
;  fifo_usedw_p[0]  ; clk        ; 7.847  ; 7.847  ; Rise       ; clk             ;
;  fifo_usedw_p[1]  ; clk        ; 8.517  ; 8.517  ; Rise       ; clk             ;
;  fifo_usedw_p[2]  ; clk        ; 8.394  ; 8.394  ; Rise       ; clk             ;
;  fifo_usedw_p[3]  ; clk        ; 8.522  ; 8.522  ; Rise       ; clk             ;
;  fifo_usedw_p[4]  ; clk        ; 8.650  ; 8.650  ; Rise       ; clk             ;
;  fifo_usedw_p[5]  ; clk        ; 9.010  ; 9.010  ; Rise       ; clk             ;
;  fifo_usedw_p[6]  ; clk        ; 8.883  ; 8.883  ; Rise       ; clk             ;
;  fifo_usedw_p[7]  ; clk        ; 8.506  ; 8.506  ; Rise       ; clk             ;
;  fifo_usedw_p[8]  ; clk        ; 8.533  ; 8.533  ; Rise       ; clk             ;
; state_write_p[*]  ; clk        ; 7.162  ; 7.162  ; Rise       ; clk             ;
;  state_write_p[0] ; clk        ; 6.752  ; 6.752  ; Rise       ; clk             ;
;  state_write_p[1] ; clk        ; 7.162  ; 7.162  ; Rise       ; clk             ;
; write_en_p        ; clk        ; 6.758  ; 6.758  ; Rise       ; clk             ;
; Q_fifo[*]         ; clk_read   ; 7.970  ; 7.970  ; Rise       ; clk_read        ;
;  Q_fifo[0]        ; clk_read   ; 7.862  ; 7.862  ; Rise       ; clk_read        ;
;  Q_fifo[1]        ; clk_read   ; 7.347  ; 7.347  ; Rise       ; clk_read        ;
;  Q_fifo[2]        ; clk_read   ; 7.362  ; 7.362  ; Rise       ; clk_read        ;
;  Q_fifo[3]        ; clk_read   ; 7.387  ; 7.387  ; Rise       ; clk_read        ;
;  Q_fifo[4]        ; clk_read   ; 7.612  ; 7.612  ; Rise       ; clk_read        ;
;  Q_fifo[5]        ; clk_read   ; 7.625  ; 7.625  ; Rise       ; clk_read        ;
;  Q_fifo[6]        ; clk_read   ; 7.970  ; 7.970  ; Rise       ; clk_read        ;
;  Q_fifo[7]        ; clk_read   ; 7.415  ; 7.415  ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ; 4.102  ;        ; Rise       ; clk_read        ;
; fifo_empty_p      ; clk_read   ; 10.156 ; 10.156 ; Rise       ; clk_read        ;
; read_en_p         ; clk_read   ; 7.438  ; 7.438  ; Rise       ; clk_read        ;
; state_read_p[*]   ; clk_read   ; 7.888  ; 7.888  ; Rise       ; clk_read        ;
;  state_read_p[0]  ; clk_read   ; 7.888  ; 7.888  ; Rise       ; clk_read        ;
;  state_read_p[1]  ; clk_read   ; 7.852  ; 7.852  ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ;        ; 4.102  ; Fall       ; clk_read        ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; Q_bram_read[*]    ; clk        ; 10.073 ; 10.073 ; Rise       ; clk             ;
;  Q_bram_read[0]   ; clk        ; 10.309 ; 10.309 ; Rise       ; clk             ;
;  Q_bram_read[1]   ; clk        ; 10.144 ; 10.144 ; Rise       ; clk             ;
;  Q_bram_read[2]   ; clk        ; 10.113 ; 10.113 ; Rise       ; clk             ;
;  Q_bram_read[3]   ; clk        ; 10.308 ; 10.308 ; Rise       ; clk             ;
;  Q_bram_read[4]   ; clk        ; 10.073 ; 10.073 ; Rise       ; clk             ;
;  Q_bram_read[5]   ; clk        ; 10.093 ; 10.093 ; Rise       ; clk             ;
;  Q_bram_read[6]   ; clk        ; 10.373 ; 10.373 ; Rise       ; clk             ;
;  Q_bram_read[7]   ; clk        ; 10.366 ; 10.366 ; Rise       ; clk             ;
; Q_bram_write[*]   ; clk        ; 9.642  ; 9.642  ; Rise       ; clk             ;
;  Q_bram_write[0]  ; clk        ; 10.105 ; 10.105 ; Rise       ; clk             ;
;  Q_bram_write[1]  ; clk        ; 9.855  ; 9.855  ; Rise       ; clk             ;
;  Q_bram_write[2]  ; clk        ; 9.642  ; 9.642  ; Rise       ; clk             ;
;  Q_bram_write[3]  ; clk        ; 9.863  ; 9.863  ; Rise       ; clk             ;
;  Q_bram_write[4]  ; clk        ; 9.823  ; 9.823  ; Rise       ; clk             ;
;  Q_bram_write[5]  ; clk        ; 10.068 ; 10.068 ; Rise       ; clk             ;
;  Q_bram_write[6]  ; clk        ; 10.048 ; 10.048 ; Rise       ; clk             ;
;  Q_bram_write[7]  ; clk        ; 10.277 ; 10.277 ; Rise       ; clk             ;
; fifo_usedw_p[*]   ; clk        ; 7.275  ; 7.275  ; Rise       ; clk             ;
;  fifo_usedw_p[0]  ; clk        ; 7.815  ; 7.815  ; Rise       ; clk             ;
;  fifo_usedw_p[1]  ; clk        ; 8.097  ; 8.097  ; Rise       ; clk             ;
;  fifo_usedw_p[2]  ; clk        ; 7.976  ; 7.976  ; Rise       ; clk             ;
;  fifo_usedw_p[3]  ; clk        ; 7.820  ; 7.820  ; Rise       ; clk             ;
;  fifo_usedw_p[4]  ; clk        ; 7.887  ; 7.887  ; Rise       ; clk             ;
;  fifo_usedw_p[5]  ; clk        ; 8.166  ; 8.166  ; Rise       ; clk             ;
;  fifo_usedw_p[6]  ; clk        ; 7.888  ; 7.888  ; Rise       ; clk             ;
;  fifo_usedw_p[7]  ; clk        ; 7.472  ; 7.472  ; Rise       ; clk             ;
;  fifo_usedw_p[8]  ; clk        ; 7.275  ; 7.275  ; Rise       ; clk             ;
; state_write_p[*]  ; clk        ; 6.752  ; 6.752  ; Rise       ; clk             ;
;  state_write_p[0] ; clk        ; 6.752  ; 6.752  ; Rise       ; clk             ;
;  state_write_p[1] ; clk        ; 7.162  ; 7.162  ; Rise       ; clk             ;
; write_en_p        ; clk        ; 6.758  ; 6.758  ; Rise       ; clk             ;
; Q_fifo[*]         ; clk_read   ; 7.347  ; 7.347  ; Rise       ; clk_read        ;
;  Q_fifo[0]        ; clk_read   ; 7.862  ; 7.862  ; Rise       ; clk_read        ;
;  Q_fifo[1]        ; clk_read   ; 7.347  ; 7.347  ; Rise       ; clk_read        ;
;  Q_fifo[2]        ; clk_read   ; 7.362  ; 7.362  ; Rise       ; clk_read        ;
;  Q_fifo[3]        ; clk_read   ; 7.387  ; 7.387  ; Rise       ; clk_read        ;
;  Q_fifo[4]        ; clk_read   ; 7.612  ; 7.612  ; Rise       ; clk_read        ;
;  Q_fifo[5]        ; clk_read   ; 7.625  ; 7.625  ; Rise       ; clk_read        ;
;  Q_fifo[6]        ; clk_read   ; 7.970  ; 7.970  ; Rise       ; clk_read        ;
;  Q_fifo[7]        ; clk_read   ; 7.415  ; 7.415  ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ; 4.102  ;        ; Rise       ; clk_read        ;
; fifo_empty_p      ; clk_read   ; 8.956  ; 8.956  ; Rise       ; clk_read        ;
; read_en_p         ; clk_read   ; 7.438  ; 7.438  ; Rise       ; clk_read        ;
; state_read_p[*]   ; clk_read   ; 7.852  ; 7.852  ; Rise       ; clk_read        ;
;  state_read_p[0]  ; clk_read   ; 7.888  ; 7.888  ; Rise       ; clk_read        ;
;  state_read_p[1]  ; clk_read   ; 7.852  ; 7.852  ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ;        ; 4.102  ; Fall       ; clk_read        ;
+-------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk      ; -1.460 ; -103.908      ;
; clk_read ; -0.979 ; -41.294       ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk      ; -1.587 ; -1.587        ;
; clk_read ; 0.215  ; 0.000         ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk_read ; -0.292 ; -3.624        ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clk_read ; 1.088 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clk      ; -2.000 ; -503.140           ;
; clk_read ; -1.880 ; -122.920           ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_memory_reg0                                         ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1                                         ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a1~porta_memory_reg0                                         ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg2                                         ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a2~porta_memory_reg0                                         ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg3                                         ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a3~porta_memory_reg0                                         ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg0                                         ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_memory_reg0                                         ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg1                                         ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a5~porta_memory_reg0                                         ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg2                                         ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a6~porta_memory_reg0                                         ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg3                                         ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a7~porta_memory_reg0                                         ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_memory_reg0                                          ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1                                          ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a1~porta_memory_reg0                                          ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg2                                          ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a2~porta_memory_reg0                                          ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg3                                          ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a3~porta_memory_reg0                                          ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg0                                          ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_memory_reg0                                          ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg1                                          ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a5~porta_memory_reg0                                          ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg2                                          ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a6~porta_memory_reg0                                          ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg3                                          ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a7~porta_memory_reg0                                          ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a1~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a2~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a3~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a4~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a5~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a6~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a7~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.454 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.461      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.447 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.443      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.445 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.441      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.444 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.003     ; 2.440      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.443 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.450      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.433 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.440      ;
; -1.432 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.439      ;
; -1.432 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.439      ;
; -1.432 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.439      ;
; -1.432 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.439      ;
; -1.432 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.439      ;
; -1.432 ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5                                        ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; 0.008      ; 2.439      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_read'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0] ; clk_read     ; clk_read    ; 1.000        ; -0.018     ; 1.960      ;
; -0.962 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 1.980      ;
; -0.960 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 1.978      ;
; -0.946 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.011     ; 1.967      ;
; -0.944 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.011     ; 1.965      ;
; -0.943 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8]                             ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 1.961      ;
; -0.941 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8]                             ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 1.959      ;
; -0.893 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 1.911      ;
; -0.891 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; clk_read     ; clk_read    ; 1.000        ; -0.014     ; 1.909      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[1]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[2]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[3]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[4]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[5]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[6]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[7]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[8]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.866 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; addr_read[9]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.022     ; 1.876      ;
; -0.862 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                  ; clk_read     ; clk_read    ; 1.000        ; -0.003     ; 1.891      ;
; -0.862 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[3]                                                  ; clk_read     ; clk_read    ; 1.000        ; -0.003     ; 1.891      ;
; -0.861 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 1.878      ;
; -0.857 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 1.874      ;
; -0.857 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 1.874      ;
; -0.857 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 1.874      ;
; -0.857 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 1.874      ;
; -0.857 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; clk_read     ; clk_read    ; 1.000        ; -0.015     ; 1.874      ;
; -0.851 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[2]                             ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; clk_read     ; clk_read    ; 1.000        ; -0.012     ; 1.871      ;
; -0.850 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                                            ; addr_read[1]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.019     ; 1.863      ;
; -0.850 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                                            ; addr_read[2]                                                                                                                 ; clk_read     ; clk_read    ; 1.000        ; -0.019     ; 1.863      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.587 ; clk_read                                                                                                                   ; clk_read                                                                                                                                               ; clk_read     ; clk         ; 0.000        ; 1.661      ; 0.367      ;
; -1.087 ; clk_read                                                                                                                   ; clk_read                                                                                                                                               ; clk_read     ; clk         ; -0.500       ; 1.661      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[5]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[9]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[9]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[8]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[8]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_write[1]                                                                                                             ; state_write[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_write[0]                                                                                                             ; state_write[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; write_en                                                                                                                   ; write_en                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addr_write[0]                                                                                                              ; addr_write[0]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; clk_read_count[31]                                                                                                         ; clk_read_count[31]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.251  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.283  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg6 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.487      ;
; 0.286  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg7 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.490      ;
; 0.317  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[1] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[1]                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.469      ;
; 0.328  ; addr_write[9]                                                                                                              ; addr_write[9]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.480      ;
; 0.355  ; clk_read_count[0]                                                                                                          ; clk_read_count[0]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; clk_read_count[16]                                                                                                         ; clk_read_count[16]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.507      ;
; 0.359  ; clk_read_count[1]                                                                                                          ; clk_read_count[1]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; clk_read_count[17]                                                                                                         ; clk_read_count[17]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; clk_read_count[2]                                                                                                          ; clk_read_count[2]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clk_read_count[9]                                                                                                          ; clk_read_count[9]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clk_read_count[11]                                                                                                         ; clk_read_count[11]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clk_read_count[18]                                                                                                         ; clk_read_count[18]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clk_read_count[25]                                                                                                         ; clk_read_count[25]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clk_read_count[27]                                                                                                         ; clk_read_count[27]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; addr_write[2]                                                                                                              ; addr_write[2]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clk_read_count[4]                                                                                                          ; clk_read_count[4]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_read_count[7]                                                                                                          ; clk_read_count[7]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_read_count[13]                                                                                                         ; clk_read_count[13]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_read_count[14]                                                                                                         ; clk_read_count[14]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_read_count[15]                                                                                                         ; clk_read_count[15]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_read_count[20]                                                                                                         ; clk_read_count[20]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_read_count[23]                                                                                                         ; clk_read_count[23]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_read_count[29]                                                                                                         ; clk_read_count[29]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_read_count[30]                                                                                                         ; clk_read_count[30]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; addr_write[4]                                                                                                              ; addr_write[4]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; addr_write[7]                                                                                                              ; addr_write[7]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.366  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; addr_write[0]                                                                                                              ; addr_write[1]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; addr_write[3]                                                                                                              ; addr_write[3]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; addr_write[5]                                                                                                              ; addr_write[5]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; clk_read_count[3]                                                                                                          ; clk_read_count[3]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clk_read_count[8]                                                                                                          ; clk_read_count[8]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clk_read_count[10]                                                                                                         ; clk_read_count[10]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clk_read_count[19]                                                                                                         ; clk_read_count[19]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clk_read_count[24]                                                                                                         ; clk_read_count[24]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clk_read_count[26]                                                                                                         ; clk_read_count[26]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clk_read_count[5]                                                                                                          ; clk_read_count[5]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_read_count[6]                                                                                                          ; clk_read_count[6]                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_read_count[12]                                                                                                         ; clk_read_count[12]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_read_count[21]                                                                                                         ; clk_read_count[21]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_read_count[22]                                                                                                         ; clk_read_count[22]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_read_count[28]                                                                                                         ; clk_read_count[28]                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; addr_write[8]                                                                                                              ; addr_write[8]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.380  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[9]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; state_write[0]                                                                                                             ; state_write[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[8]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.387  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.539      ;
; 0.389  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.541      ;
; 0.404  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[9] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[9]                            ; clk          ; clk         ; 0.000        ; -0.001     ; 0.555      ;
; 0.405  ; addr_write[0]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.605      ;
; 0.408  ; addr_write[5]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.608      ;
; 0.409  ; addr_write[3]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.609      ;
; 0.410  ; addr_write[2]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.610      ;
; 0.410  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.613      ;
; 0.411  ; addr_write[9]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.611      ;
; 0.411  ; addr_write[1]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.611      ;
; 0.414  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[8]                            ; clk          ; clk         ; 0.000        ; -0.001     ; 0.565      ;
; 0.414  ; addr_write[8]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.614      ;
; 0.415  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[0]                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.567      ;
; 0.415  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe9a[6] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8|dffe10a[6]                            ; clk          ; clk         ; 0.000        ; -0.001     ; 0.566      ;
; 0.415  ; addr_write[4]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.615      ;
; 0.422  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.625      ;
; 0.425  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.628      ;
; 0.427  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.630      ;
; 0.432  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg5 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.641      ;
; 0.432  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|parity11                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[0]                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.585      ;
; 0.432  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|parity11                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[1]                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.585      ;
; 0.433  ; addr_write[7]                                                                                                              ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7                                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.633      ;
; 0.436  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[9]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|delayed_wrptr_g[9]                                                                    ; clk          ; clk         ; 0.000        ; 0.001      ; 0.589      ;
; 0.436  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[8]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|delayed_wrptr_g[8]                                                                    ; clk          ; clk         ; 0.000        ; 0.001      ; 0.589      ;
; 0.441  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|sub_parity12a1                                             ; clk          ; clk         ; 0.000        ; 0.001      ; 0.594      ;
; 0.441  ; addr_write[6]                                                                                                              ; addr_write[6]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.593      ;
; 0.445  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.648      ;
; 0.454  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|sub_parity12a1                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.606      ;
; 0.455  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|counter13a[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.607      ;
; 0.456  ; state_write[1]                                                                                                             ; state_write[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.608      ;
; 0.462  ; state_write[0]                                                                                                             ; write_en                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.614      ;
; 0.469  ; addr_read[0]                                                                                                               ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0                                          ; clk_read     ; clk         ; 0.000        ; -0.120     ; 0.487      ;
; 0.474  ; addr_read[2]                                                                                                               ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2                                          ; clk_read     ; clk         ; 0.000        ; -0.120     ; 0.492      ;
; 0.474  ; addr_read[1]                                                                                                               ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1                                          ; clk_read     ; clk         ; 0.000        ; -0.120     ; 0.492      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_read'                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; state_read[0]                                                                                                              ; state_read[0]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_read[1]                                                                                                              ; state_read[1]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; read_en                                                                                                                    ; read_en                                                                                                                                                ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; addr_read[0]                                                                                                               ; addr_read[0]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.398      ;
; 0.286 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.438      ;
; 0.323 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[5] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[5]                             ; clk_read     ; clk_read    ; 0.000        ; -0.002     ; 0.473      ;
; 0.325 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[3] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[3]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[2] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[2]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[4] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[4]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[9] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[9]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.479      ;
; 0.330 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[7] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[7]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.482      ;
; 0.354 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; addr_read[8]                                                                                                               ; addr_read[8]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.509      ;
; 0.363 ; addr_read[3]                                                                                                               ; addr_read[3]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; addr_read[1]                                                                                                               ; addr_read[1]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; addr_read[2]                                                                                                               ; addr_read[2]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; addr_read[4]                                                                                                               ; addr_read[4]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; addr_read[0]                                                                                                               ; addr_read[1]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; addr_read[6]                                                                                                               ; addr_read[6]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; state_read[1]                                                                                                              ; state_read[0]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 0.531      ;
; 0.402 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[0]                             ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 0.555      ;
; 0.415 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[1] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[1]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.567      ;
; 0.419 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ; clk_read     ; clk_read    ; 0.000        ; 0.079      ; 0.636      ;
; 0.428 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[8] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[8]                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.580      ;
; 0.440 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 0.591      ;
; 0.447 ; addr_read[9]                                                                                                               ; addr_read[9]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.599      ;
; 0.447 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 0.600      ;
; 0.449 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[6] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe7a[6]                             ; clk_read     ; clk_read    ; 0.000        ; -0.004     ; 0.597      ;
; 0.451 ; state_read[0]                                                                                                              ; state_read[1]                                                                                                                                          ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.603      ;
; 0.453 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[6]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.014      ; 0.619      ;
; 0.456 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[8]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.014      ; 0.622      ;
; 0.457 ; addr_read[5]                                                                                                               ; addr_read[5]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.609      ;
; 0.457 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 0.610      ;
; 0.458 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 0.611      ;
; 0.459 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.611      ;
; 0.465 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 0.618      ;
; 0.478 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 0.629      ;
; 0.490 ; state_read[0]                                                                                                              ; addr_read[0]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.642      ;
; 0.495 ; addr_read[8]                                                                                                               ; addr_read[9]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.647      ;
; 0.501 ; addr_read[3]                                                                                                               ; addr_read[4]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.653      ;
; 0.511 ; addr_read[2]                                                                                                               ; addr_read[3]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; addr_read[4]                                                                                                               ; addr_read[5]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.663      ;
; 0.515 ; addr_read[6]                                                                                                               ; addr_read[7]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.667      ;
; 0.529 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ; clk_read     ; clk_read    ; 0.000        ; 0.079      ; 0.746      ;
; 0.536 ; addr_read[3]                                                                                                               ; addr_read[5]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ; clk_read     ; clk_read    ; 0.000        ; 0.079      ; 0.754      ;
; 0.539 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[1]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.014      ; 0.705      ;
; 0.540 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; addr_read[7]                                                                                                               ; addr_read[7]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[9]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.014      ; 0.707      ;
; 0.541 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[5]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.015      ; 0.708      ;
; 0.542 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ; clk_read     ; clk_read    ; 0.000        ; 0.079      ; 0.759      ;
; 0.543 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; addr_read[4]                                                                                                               ; addr_read[6]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; addr_read[2]                                                                                                               ; addr_read[4]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ; clk_read     ; clk_read    ; 0.000        ; 0.080      ; 0.765      ;
; 0.547 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ; clk_read     ; clk_read    ; 0.000        ; 0.080      ; 0.765      ;
; 0.547 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 0.698      ;
; 0.547 ; state_read[1]                                                                                                              ; addr_read[0]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.700      ;
; 0.548 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.700      ;
; 0.549 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; addr_read[6]                                                                                                               ; addr_read[8]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.702      ;
; 0.554 ; addr_read[1]                                                                                                               ; addr_read[2]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.708      ;
; 0.557 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.709      ;
; 0.558 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 0.709      ;
; 0.561 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[2]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.011      ; 0.724      ;
; 0.563 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; clk_read     ; clk_read    ; 0.000        ; -0.001     ; 0.714      ;
; 0.567 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|rdptr_g[0]                                                                            ; clk_read     ; clk_read    ; 0.000        ; 0.015      ; 0.734      ;
; 0.568 ; addr_read[0]                                                                                                               ; addr_read[2]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.720      ;
; 0.571 ; addr_read[3]                                                                                                               ; addr_read[6]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.723      ;
; 0.581 ; addr_read[4]                                                                                                               ; addr_read[7]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; addr_read[2]                                                                                                               ; addr_read[5]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 0.735      ;
; 0.583 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; clk_read     ; clk_read    ; 0.000        ; 0.001      ; 0.736      ;
; 0.585 ; addr_read[6]                                                                                                               ; addr_read[9]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.737      ;
; 0.589 ; addr_read[1]                                                                                                               ; addr_read[3]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.741      ;
; 0.597 ; addr_read[5]                                                                                                               ; addr_read[6]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.749      ;
; 0.603 ; addr_read[0]                                                                                                               ; addr_read[3]                                                                                                                                           ; clk_read     ; clk_read    ; 0.000        ; 0.000      ; 0.755      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_read'                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.292 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 0.823      ;
; -0.292 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 0.823      ;
; -0.292 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 0.823      ;
; -0.292 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 0.823      ;
; -0.292 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 0.823      ;
; -0.292 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; clk_read     ; clk_read    ; 0.500        ; -0.001     ; 0.823      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|p0addr                                    ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; clk_read     ; clk_read    ; 0.500        ; 0.000      ; 0.740      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_read'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|p0addr                                    ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; clk_read     ; clk_read    ; -0.500       ; 0.000      ; 0.740      ;
; 1.172 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 0.823      ;
; 1.172 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 0.823      ;
; 1.172 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 0.823      ;
; 1.172 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 0.823      ;
; 1.172 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 0.823      ;
; 1.172 ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; clk_read     ; clk_read    ; -0.500       ; -0.001     ; 0.823      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_read'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[0]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[0]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[1]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[1]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[2]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[2]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[3]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[3]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[4]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[4]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[5]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[5]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[6]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[6]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[7]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[7]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[8]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[8]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; addr_read[9]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; addr_read[9]                                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[8]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_read ; Rise       ; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5|dffe6a[8]                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.322 ; 0.322 ; Rise       ; clk             ;
; rst       ; clk_read   ; 0.359 ; 0.359 ; Rise       ; clk_read        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; 0.047  ; 0.047  ; Rise       ; clk             ;
; rst       ; clk_read   ; -0.239 ; -0.239 ; Rise       ; clk_read        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Q_bram_read[*]    ; clk        ; 6.065 ; 6.065 ; Rise       ; clk             ;
;  Q_bram_read[0]   ; clk        ; 6.006 ; 6.006 ; Rise       ; clk             ;
;  Q_bram_read[1]   ; clk        ; 5.957 ; 5.957 ; Rise       ; clk             ;
;  Q_bram_read[2]   ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  Q_bram_read[3]   ; clk        ; 6.014 ; 6.014 ; Rise       ; clk             ;
;  Q_bram_read[4]   ; clk        ; 5.908 ; 5.908 ; Rise       ; clk             ;
;  Q_bram_read[5]   ; clk        ; 5.924 ; 5.924 ; Rise       ; clk             ;
;  Q_bram_read[6]   ; clk        ; 6.065 ; 6.065 ; Rise       ; clk             ;
;  Q_bram_read[7]   ; clk        ; 6.055 ; 6.055 ; Rise       ; clk             ;
; Q_bram_write[*]   ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
;  Q_bram_write[0]  ; clk        ; 5.937 ; 5.937 ; Rise       ; clk             ;
;  Q_bram_write[1]  ; clk        ; 5.823 ; 5.823 ; Rise       ; clk             ;
;  Q_bram_write[2]  ; clk        ; 5.722 ; 5.722 ; Rise       ; clk             ;
;  Q_bram_write[3]  ; clk        ; 5.821 ; 5.821 ; Rise       ; clk             ;
;  Q_bram_write[4]  ; clk        ; 5.805 ; 5.805 ; Rise       ; clk             ;
;  Q_bram_write[5]  ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  Q_bram_write[6]  ; clk        ; 5.907 ; 5.907 ; Rise       ; clk             ;
;  Q_bram_write[7]  ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
; fifo_usedw_p[*]   ; clk        ; 4.828 ; 4.828 ; Rise       ; clk             ;
;  fifo_usedw_p[0]  ; clk        ; 4.297 ; 4.297 ; Rise       ; clk             ;
;  fifo_usedw_p[1]  ; clk        ; 4.577 ; 4.577 ; Rise       ; clk             ;
;  fifo_usedw_p[2]  ; clk        ; 4.546 ; 4.546 ; Rise       ; clk             ;
;  fifo_usedw_p[3]  ; clk        ; 4.578 ; 4.578 ; Rise       ; clk             ;
;  fifo_usedw_p[4]  ; clk        ; 4.653 ; 4.653 ; Rise       ; clk             ;
;  fifo_usedw_p[5]  ; clk        ; 4.828 ; 4.828 ; Rise       ; clk             ;
;  fifo_usedw_p[6]  ; clk        ; 4.786 ; 4.786 ; Rise       ; clk             ;
;  fifo_usedw_p[7]  ; clk        ; 4.608 ; 4.608 ; Rise       ; clk             ;
;  fifo_usedw_p[8]  ; clk        ; 4.624 ; 4.624 ; Rise       ; clk             ;
; state_write_p[*]  ; clk        ; 4.008 ; 4.008 ; Rise       ; clk             ;
;  state_write_p[0] ; clk        ; 3.851 ; 3.851 ; Rise       ; clk             ;
;  state_write_p[1] ; clk        ; 4.008 ; 4.008 ; Rise       ; clk             ;
; write_en_p        ; clk        ; 3.845 ; 3.845 ; Rise       ; clk             ;
; Q_fifo[*]         ; clk_read   ; 4.410 ; 4.410 ; Rise       ; clk_read        ;
;  Q_fifo[0]        ; clk_read   ; 4.335 ; 4.335 ; Rise       ; clk_read        ;
;  Q_fifo[1]        ; clk_read   ; 4.087 ; 4.087 ; Rise       ; clk_read        ;
;  Q_fifo[2]        ; clk_read   ; 4.104 ; 4.104 ; Rise       ; clk_read        ;
;  Q_fifo[3]        ; clk_read   ; 4.113 ; 4.113 ; Rise       ; clk_read        ;
;  Q_fifo[4]        ; clk_read   ; 4.226 ; 4.226 ; Rise       ; clk_read        ;
;  Q_fifo[5]        ; clk_read   ; 4.234 ; 4.234 ; Rise       ; clk_read        ;
;  Q_fifo[6]        ; clk_read   ; 4.410 ; 4.410 ; Rise       ; clk_read        ;
;  Q_fifo[7]        ; clk_read   ; 4.136 ; 4.136 ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ; 2.171 ;       ; Rise       ; clk_read        ;
; fifo_empty_p      ; clk_read   ; 5.312 ; 5.312 ; Rise       ; clk_read        ;
; read_en_p         ; clk_read   ; 4.100 ; 4.100 ; Rise       ; clk_read        ;
; state_read_p[*]   ; clk_read   ; 4.306 ; 4.306 ; Rise       ; clk_read        ;
;  state_read_p[0]  ; clk_read   ; 4.306 ; 4.306 ; Rise       ; clk_read        ;
;  state_read_p[1]  ; clk_read   ; 4.286 ; 4.286 ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ;       ; 2.171 ; Fall       ; clk_read        ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Q_bram_read[*]    ; clk        ; 5.908 ; 5.908 ; Rise       ; clk             ;
;  Q_bram_read[0]   ; clk        ; 6.006 ; 6.006 ; Rise       ; clk             ;
;  Q_bram_read[1]   ; clk        ; 5.957 ; 5.957 ; Rise       ; clk             ;
;  Q_bram_read[2]   ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  Q_bram_read[3]   ; clk        ; 6.014 ; 6.014 ; Rise       ; clk             ;
;  Q_bram_read[4]   ; clk        ; 5.908 ; 5.908 ; Rise       ; clk             ;
;  Q_bram_read[5]   ; clk        ; 5.924 ; 5.924 ; Rise       ; clk             ;
;  Q_bram_read[6]   ; clk        ; 6.065 ; 6.065 ; Rise       ; clk             ;
;  Q_bram_read[7]   ; clk        ; 6.055 ; 6.055 ; Rise       ; clk             ;
; Q_bram_write[*]   ; clk        ; 5.722 ; 5.722 ; Rise       ; clk             ;
;  Q_bram_write[0]  ; clk        ; 5.937 ; 5.937 ; Rise       ; clk             ;
;  Q_bram_write[1]  ; clk        ; 5.823 ; 5.823 ; Rise       ; clk             ;
;  Q_bram_write[2]  ; clk        ; 5.722 ; 5.722 ; Rise       ; clk             ;
;  Q_bram_write[3]  ; clk        ; 5.821 ; 5.821 ; Rise       ; clk             ;
;  Q_bram_write[4]  ; clk        ; 5.805 ; 5.805 ; Rise       ; clk             ;
;  Q_bram_write[5]  ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  Q_bram_write[6]  ; clk        ; 5.907 ; 5.907 ; Rise       ; clk             ;
;  Q_bram_write[7]  ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
; fifo_usedw_p[*]   ; clk        ; 4.066 ; 4.066 ; Rise       ; clk             ;
;  fifo_usedw_p[0]  ; clk        ; 4.290 ; 4.290 ; Rise       ; clk             ;
;  fifo_usedw_p[1]  ; clk        ; 4.424 ; 4.424 ; Rise       ; clk             ;
;  fifo_usedw_p[2]  ; clk        ; 4.393 ; 4.393 ; Rise       ; clk             ;
;  fifo_usedw_p[3]  ; clk        ; 4.292 ; 4.292 ; Rise       ; clk             ;
;  fifo_usedw_p[4]  ; clk        ; 4.337 ; 4.337 ; Rise       ; clk             ;
;  fifo_usedw_p[5]  ; clk        ; 4.472 ; 4.472 ; Rise       ; clk             ;
;  fifo_usedw_p[6]  ; clk        ; 4.339 ; 4.339 ; Rise       ; clk             ;
;  fifo_usedw_p[7]  ; clk        ; 4.137 ; 4.137 ; Rise       ; clk             ;
;  fifo_usedw_p[8]  ; clk        ; 4.066 ; 4.066 ; Rise       ; clk             ;
; state_write_p[*]  ; clk        ; 3.851 ; 3.851 ; Rise       ; clk             ;
;  state_write_p[0] ; clk        ; 3.851 ; 3.851 ; Rise       ; clk             ;
;  state_write_p[1] ; clk        ; 4.008 ; 4.008 ; Rise       ; clk             ;
; write_en_p        ; clk        ; 3.845 ; 3.845 ; Rise       ; clk             ;
; Q_fifo[*]         ; clk_read   ; 4.087 ; 4.087 ; Rise       ; clk_read        ;
;  Q_fifo[0]        ; clk_read   ; 4.335 ; 4.335 ; Rise       ; clk_read        ;
;  Q_fifo[1]        ; clk_read   ; 4.087 ; 4.087 ; Rise       ; clk_read        ;
;  Q_fifo[2]        ; clk_read   ; 4.104 ; 4.104 ; Rise       ; clk_read        ;
;  Q_fifo[3]        ; clk_read   ; 4.113 ; 4.113 ; Rise       ; clk_read        ;
;  Q_fifo[4]        ; clk_read   ; 4.226 ; 4.226 ; Rise       ; clk_read        ;
;  Q_fifo[5]        ; clk_read   ; 4.234 ; 4.234 ; Rise       ; clk_read        ;
;  Q_fifo[6]        ; clk_read   ; 4.410 ; 4.410 ; Rise       ; clk_read        ;
;  Q_fifo[7]        ; clk_read   ; 4.136 ; 4.136 ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ; 2.171 ;       ; Rise       ; clk_read        ;
; fifo_empty_p      ; clk_read   ; 4.782 ; 4.782 ; Rise       ; clk_read        ;
; read_en_p         ; clk_read   ; 4.100 ; 4.100 ; Rise       ; clk_read        ;
; state_read_p[*]   ; clk_read   ; 4.286 ; 4.286 ; Rise       ; clk_read        ;
;  state_read_p[0]  ; clk_read   ; 4.306 ; 4.306 ; Rise       ; clk_read        ;
;  state_read_p[1]  ; clk_read   ; 4.286 ; 4.286 ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ;       ; 2.171 ; Fall       ; clk_read        ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -3.460   ; -2.546 ; -0.959   ; 1.088   ; -2.000              ;
;  clk             ; -3.149   ; -2.546 ; N/A      ; N/A     ; -2.000              ;
;  clk_read        ; -3.460   ; 0.215  ; -0.959   ; 1.088   ; -1.880              ;
; Design-wide TNS  ; -489.484 ; -2.546 ; -12.711  ; 0.0     ; -626.06             ;
;  clk             ; -337.620 ; -2.546 ; N/A      ; N/A     ; -503.140            ;
;  clk_read        ; -151.864 ; 0.000  ; -12.711  ; 0.000   ; -122.920            ;
+------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.075 ; 1.075 ; Rise       ; clk             ;
; rst       ; clk_read   ; 1.270 ; 1.270 ; Rise       ; clk_read        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; 0.047  ; 0.047  ; Rise       ; clk             ;
; rst       ; clk_read   ; -0.239 ; -0.239 ; Rise       ; clk_read        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; Q_bram_read[*]    ; clk        ; 10.373 ; 10.373 ; Rise       ; clk             ;
;  Q_bram_read[0]   ; clk        ; 10.309 ; 10.309 ; Rise       ; clk             ;
;  Q_bram_read[1]   ; clk        ; 10.144 ; 10.144 ; Rise       ; clk             ;
;  Q_bram_read[2]   ; clk        ; 10.113 ; 10.113 ; Rise       ; clk             ;
;  Q_bram_read[3]   ; clk        ; 10.308 ; 10.308 ; Rise       ; clk             ;
;  Q_bram_read[4]   ; clk        ; 10.073 ; 10.073 ; Rise       ; clk             ;
;  Q_bram_read[5]   ; clk        ; 10.093 ; 10.093 ; Rise       ; clk             ;
;  Q_bram_read[6]   ; clk        ; 10.373 ; 10.373 ; Rise       ; clk             ;
;  Q_bram_read[7]   ; clk        ; 10.366 ; 10.366 ; Rise       ; clk             ;
; Q_bram_write[*]   ; clk        ; 10.277 ; 10.277 ; Rise       ; clk             ;
;  Q_bram_write[0]  ; clk        ; 10.105 ; 10.105 ; Rise       ; clk             ;
;  Q_bram_write[1]  ; clk        ; 9.855  ; 9.855  ; Rise       ; clk             ;
;  Q_bram_write[2]  ; clk        ; 9.642  ; 9.642  ; Rise       ; clk             ;
;  Q_bram_write[3]  ; clk        ; 9.863  ; 9.863  ; Rise       ; clk             ;
;  Q_bram_write[4]  ; clk        ; 9.823  ; 9.823  ; Rise       ; clk             ;
;  Q_bram_write[5]  ; clk        ; 10.068 ; 10.068 ; Rise       ; clk             ;
;  Q_bram_write[6]  ; clk        ; 10.048 ; 10.048 ; Rise       ; clk             ;
;  Q_bram_write[7]  ; clk        ; 10.277 ; 10.277 ; Rise       ; clk             ;
; fifo_usedw_p[*]   ; clk        ; 9.010  ; 9.010  ; Rise       ; clk             ;
;  fifo_usedw_p[0]  ; clk        ; 7.847  ; 7.847  ; Rise       ; clk             ;
;  fifo_usedw_p[1]  ; clk        ; 8.517  ; 8.517  ; Rise       ; clk             ;
;  fifo_usedw_p[2]  ; clk        ; 8.394  ; 8.394  ; Rise       ; clk             ;
;  fifo_usedw_p[3]  ; clk        ; 8.522  ; 8.522  ; Rise       ; clk             ;
;  fifo_usedw_p[4]  ; clk        ; 8.650  ; 8.650  ; Rise       ; clk             ;
;  fifo_usedw_p[5]  ; clk        ; 9.010  ; 9.010  ; Rise       ; clk             ;
;  fifo_usedw_p[6]  ; clk        ; 8.883  ; 8.883  ; Rise       ; clk             ;
;  fifo_usedw_p[7]  ; clk        ; 8.506  ; 8.506  ; Rise       ; clk             ;
;  fifo_usedw_p[8]  ; clk        ; 8.533  ; 8.533  ; Rise       ; clk             ;
; state_write_p[*]  ; clk        ; 7.162  ; 7.162  ; Rise       ; clk             ;
;  state_write_p[0] ; clk        ; 6.752  ; 6.752  ; Rise       ; clk             ;
;  state_write_p[1] ; clk        ; 7.162  ; 7.162  ; Rise       ; clk             ;
; write_en_p        ; clk        ; 6.758  ; 6.758  ; Rise       ; clk             ;
; Q_fifo[*]         ; clk_read   ; 7.970  ; 7.970  ; Rise       ; clk_read        ;
;  Q_fifo[0]        ; clk_read   ; 7.862  ; 7.862  ; Rise       ; clk_read        ;
;  Q_fifo[1]        ; clk_read   ; 7.347  ; 7.347  ; Rise       ; clk_read        ;
;  Q_fifo[2]        ; clk_read   ; 7.362  ; 7.362  ; Rise       ; clk_read        ;
;  Q_fifo[3]        ; clk_read   ; 7.387  ; 7.387  ; Rise       ; clk_read        ;
;  Q_fifo[4]        ; clk_read   ; 7.612  ; 7.612  ; Rise       ; clk_read        ;
;  Q_fifo[5]        ; clk_read   ; 7.625  ; 7.625  ; Rise       ; clk_read        ;
;  Q_fifo[6]        ; clk_read   ; 7.970  ; 7.970  ; Rise       ; clk_read        ;
;  Q_fifo[7]        ; clk_read   ; 7.415  ; 7.415  ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ; 4.102  ;        ; Rise       ; clk_read        ;
; fifo_empty_p      ; clk_read   ; 10.156 ; 10.156 ; Rise       ; clk_read        ;
; read_en_p         ; clk_read   ; 7.438  ; 7.438  ; Rise       ; clk_read        ;
; state_read_p[*]   ; clk_read   ; 7.888  ; 7.888  ; Rise       ; clk_read        ;
;  state_read_p[0]  ; clk_read   ; 7.888  ; 7.888  ; Rise       ; clk_read        ;
;  state_read_p[1]  ; clk_read   ; 7.852  ; 7.852  ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ;        ; 4.102  ; Fall       ; clk_read        ;
+-------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Q_bram_read[*]    ; clk        ; 5.908 ; 5.908 ; Rise       ; clk             ;
;  Q_bram_read[0]   ; clk        ; 6.006 ; 6.006 ; Rise       ; clk             ;
;  Q_bram_read[1]   ; clk        ; 5.957 ; 5.957 ; Rise       ; clk             ;
;  Q_bram_read[2]   ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  Q_bram_read[3]   ; clk        ; 6.014 ; 6.014 ; Rise       ; clk             ;
;  Q_bram_read[4]   ; clk        ; 5.908 ; 5.908 ; Rise       ; clk             ;
;  Q_bram_read[5]   ; clk        ; 5.924 ; 5.924 ; Rise       ; clk             ;
;  Q_bram_read[6]   ; clk        ; 6.065 ; 6.065 ; Rise       ; clk             ;
;  Q_bram_read[7]   ; clk        ; 6.055 ; 6.055 ; Rise       ; clk             ;
; Q_bram_write[*]   ; clk        ; 5.722 ; 5.722 ; Rise       ; clk             ;
;  Q_bram_write[0]  ; clk        ; 5.937 ; 5.937 ; Rise       ; clk             ;
;  Q_bram_write[1]  ; clk        ; 5.823 ; 5.823 ; Rise       ; clk             ;
;  Q_bram_write[2]  ; clk        ; 5.722 ; 5.722 ; Rise       ; clk             ;
;  Q_bram_write[3]  ; clk        ; 5.821 ; 5.821 ; Rise       ; clk             ;
;  Q_bram_write[4]  ; clk        ; 5.805 ; 5.805 ; Rise       ; clk             ;
;  Q_bram_write[5]  ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  Q_bram_write[6]  ; clk        ; 5.907 ; 5.907 ; Rise       ; clk             ;
;  Q_bram_write[7]  ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
; fifo_usedw_p[*]   ; clk        ; 4.066 ; 4.066 ; Rise       ; clk             ;
;  fifo_usedw_p[0]  ; clk        ; 4.290 ; 4.290 ; Rise       ; clk             ;
;  fifo_usedw_p[1]  ; clk        ; 4.424 ; 4.424 ; Rise       ; clk             ;
;  fifo_usedw_p[2]  ; clk        ; 4.393 ; 4.393 ; Rise       ; clk             ;
;  fifo_usedw_p[3]  ; clk        ; 4.292 ; 4.292 ; Rise       ; clk             ;
;  fifo_usedw_p[4]  ; clk        ; 4.337 ; 4.337 ; Rise       ; clk             ;
;  fifo_usedw_p[5]  ; clk        ; 4.472 ; 4.472 ; Rise       ; clk             ;
;  fifo_usedw_p[6]  ; clk        ; 4.339 ; 4.339 ; Rise       ; clk             ;
;  fifo_usedw_p[7]  ; clk        ; 4.137 ; 4.137 ; Rise       ; clk             ;
;  fifo_usedw_p[8]  ; clk        ; 4.066 ; 4.066 ; Rise       ; clk             ;
; state_write_p[*]  ; clk        ; 3.851 ; 3.851 ; Rise       ; clk             ;
;  state_write_p[0] ; clk        ; 3.851 ; 3.851 ; Rise       ; clk             ;
;  state_write_p[1] ; clk        ; 4.008 ; 4.008 ; Rise       ; clk             ;
; write_en_p        ; clk        ; 3.845 ; 3.845 ; Rise       ; clk             ;
; Q_fifo[*]         ; clk_read   ; 4.087 ; 4.087 ; Rise       ; clk_read        ;
;  Q_fifo[0]        ; clk_read   ; 4.335 ; 4.335 ; Rise       ; clk_read        ;
;  Q_fifo[1]        ; clk_read   ; 4.087 ; 4.087 ; Rise       ; clk_read        ;
;  Q_fifo[2]        ; clk_read   ; 4.104 ; 4.104 ; Rise       ; clk_read        ;
;  Q_fifo[3]        ; clk_read   ; 4.113 ; 4.113 ; Rise       ; clk_read        ;
;  Q_fifo[4]        ; clk_read   ; 4.226 ; 4.226 ; Rise       ; clk_read        ;
;  Q_fifo[5]        ; clk_read   ; 4.234 ; 4.234 ; Rise       ; clk_read        ;
;  Q_fifo[6]        ; clk_read   ; 4.410 ; 4.410 ; Rise       ; clk_read        ;
;  Q_fifo[7]        ; clk_read   ; 4.136 ; 4.136 ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ; 2.171 ;       ; Rise       ; clk_read        ;
; fifo_empty_p      ; clk_read   ; 4.782 ; 4.782 ; Rise       ; clk_read        ;
; read_en_p         ; clk_read   ; 4.100 ; 4.100 ; Rise       ; clk_read        ;
; state_read_p[*]   ; clk_read   ; 4.286 ; 4.286 ; Rise       ; clk_read        ;
;  state_read_p[0]  ; clk_read   ; 4.306 ; 4.306 ; Rise       ; clk_read        ;
;  state_read_p[1]  ; clk_read   ; 4.286 ; 4.286 ; Rise       ; clk_read        ;
; clk_read_p        ; clk_read   ;       ; 2.171 ; Fall       ; clk_read        ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3141     ; 0        ; 0        ; 0        ;
; clk_read   ; clk      ; 41       ; 1        ; 0        ; 0        ;
; clk        ; clk_read ; 10       ; 0        ; 0        ; 0        ;
; clk_read   ; clk_read ; 1406     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3141     ; 0        ; 0        ; 0        ;
; clk_read   ; clk      ; 41       ; 1        ; 0        ; 0        ;
; clk        ; clk_read ; 10       ; 0        ; 0        ; 0        ;
; clk_read   ; clk_read ; 1406     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_read   ; clk_read ; 0        ; 15       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_read   ; clk_read ; 0        ; 15       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 59    ; 59   ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 293   ; 293  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 02 20:26:20 2024
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_s2g1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_f09:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_e09:dffpipe5|dffe6a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_read clk_read
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.460      -151.864 clk_read 
    Info (332119):    -3.149      -337.620 clk 
Info (332146): Worst-case hold slack is -2.546
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.546        -2.546 clk 
    Info (332119):     0.391         0.000 clk_read 
Info (332146): Worst-case recovery slack is -0.959
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.959       -12.711 clk_read 
Info (332146): Worst-case removal slack is 1.543
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.543         0.000 clk_read 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -503.140 clk 
    Info (332119):    -1.880      -122.920 clk_read 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -103.908 clk 
    Info (332119):    -0.979       -41.294 clk_read 
Info (332146): Worst-case hold slack is -1.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.587        -1.587 clk 
    Info (332119):     0.215         0.000 clk_read 
Info (332146): Worst-case recovery slack is -0.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.292        -3.624 clk_read 
Info (332146): Worst-case removal slack is 1.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.088         0.000 clk_read 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -503.140 clk 
    Info (332119):    -1.880      -122.920 clk_read 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Thu May 02 20:26:23 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


