
Anemometr_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005278  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08005384  08005384  00015384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005470  08005470  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005470  08005470  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005470  08005470  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005470  08005470  00015470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005474  08005474  00015474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005478  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  20000070  080054e8  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000510  080054e8  00020510  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015240  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c1b  00000000  00000000  000352d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  00037ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001200  00000000  00000000  000391c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f9f  00000000  00000000  0003a3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014caa  00000000  00000000  00054367  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094637  00000000  00000000  00069011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fd648  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054c8  00000000  00000000  000fd69c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800536c 	.word	0x0800536c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800536c 	.word	0x0800536c

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <DHCP_time_handler>:
	dhcp_tick_next = DHCP_WAIT_TIME;
	dhcp_retry_count = 0;
}

void DHCP_time_handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
	dhcp_tick_1s++;
 80004c8:	4b04      	ldr	r3, [pc, #16]	; (80004dc <DHCP_time_handler+0x18>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	3301      	adds	r3, #1
 80004ce:	4a03      	ldr	r2, [pc, #12]	; (80004dc <DHCP_time_handler+0x18>)
 80004d0:	6013      	str	r3, [r2, #0]
}
 80004d2:	bf00      	nop
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bc80      	pop	{r7}
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	2000008c 	.word	0x2000008c

080004e0 <rwFlash>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void rwFlash(uint8_t rwFlag) {
 80004e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80004e4:	b092      	sub	sp, #72	; 0x48
 80004e6:	af06      	add	r7, sp, #24
 80004e8:	4603      	mov	r3, r0
 80004ea:	71fb      	strb	r3, [r7, #7]
	uint32_t pageAdr = 0x800FC00; //.
 80004ec:	4b7a      	ldr	r3, [pc, #488]	; (80006d8 <rwFlash+0x1f8>)
 80004ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t magicKey;
	uint64_t dataForSave;
	magicKey = *(__IO uint32_t*) pageAdr;
 80004f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	62bb      	str	r3, [r7, #40]	; 0x28
	if ((magicKey != 0x12349876) || (rwFlag == 1)) { // rwFlag == 1 for wrtite data to flash
 80004f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004f8:	4a78      	ldr	r2, [pc, #480]	; (80006dc <rwFlash+0x1fc>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d103      	bne.n	8000506 <rwFlash+0x26>
 80004fe:	79fb      	ldrb	r3, [r7, #7]
 8000500:	2b01      	cmp	r3, #1
 8000502:	f040 80fb 	bne.w	80006fc <rwFlash+0x21c>
		magicKey = 0x12349876;
 8000506:	4b75      	ldr	r3, [pc, #468]	; (80006dc <rwFlash+0x1fc>)
 8000508:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rwFlag == 0) { // For first initial
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d117      	bne.n	8000540 <rwFlash+0x60>
			C_13 = CALIBRATE_START;
 8000510:	4b73      	ldr	r3, [pc, #460]	; (80006e0 <rwFlash+0x200>)
 8000512:	f648 02b8 	movw	r2, #35000	; 0x88b8
 8000516:	801a      	strh	r2, [r3, #0]
			C_24 = CALIBRATE_START;
 8000518:	4b72      	ldr	r3, [pc, #456]	; (80006e4 <rwFlash+0x204>)
 800051a:	f648 02b8 	movw	r2, #35000	; 0x88b8
 800051e:	801a      	strh	r2, [r3, #0]
			DX1.f = 1;
 8000520:	4b71      	ldr	r3, [pc, #452]	; (80006e8 <rwFlash+0x208>)
 8000522:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000526:	601a      	str	r2, [r3, #0]
			DX2.f = 1;
 8000528:	4b70      	ldr	r3, [pc, #448]	; (80006ec <rwFlash+0x20c>)
 800052a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800052e:	601a      	str	r2, [r3, #0]
			DY1.f = 1;
 8000530:	4b6f      	ldr	r3, [pc, #444]	; (80006f0 <rwFlash+0x210>)
 8000532:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000536:	601a      	str	r2, [r3, #0]
			DY2.f = 1;
 8000538:	4b6e      	ldr	r3, [pc, #440]	; (80006f4 <rwFlash+0x214>)
 800053a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800053e:	601a      	str	r2, [r3, #0]
		}
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t PAGEError = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	60fb      	str	r3, [r7, #12]
		EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000544:	2300      	movs	r3, #0
 8000546:	613b      	str	r3, [r7, #16]
		EraseInitStruct.PageAddress = pageAdr; //
 8000548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800054a:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.NbPages     = 1;
 800054c:	2301      	movs	r3, #1
 800054e:	61fb      	str	r3, [r7, #28]

		flash_ok = HAL_ERROR;
 8000550:	4b69      	ldr	r3, [pc, #420]	; (80006f8 <rwFlash+0x218>)
 8000552:	2201      	movs	r2, #1
 8000554:	701a      	strb	r2, [r3, #0]
		// Unlock flash
		while(flash_ok != HAL_OK) {
 8000556:	e005      	b.n	8000564 <rwFlash+0x84>
		  flash_ok = HAL_FLASH_Unlock();
 8000558:	f001 fb12 	bl	8001b80 <HAL_FLASH_Unlock>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b65      	ldr	r3, [pc, #404]	; (80006f8 <rwFlash+0x218>)
 8000562:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK) {
 8000564:	4b64      	ldr	r3, [pc, #400]	; (80006f8 <rwFlash+0x218>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d1f5      	bne.n	8000558 <rwFlash+0x78>
		}
		if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) == HAL_OK) {
 800056c:	f107 020c 	add.w	r2, r7, #12
 8000570:	f107 0310 	add.w	r3, r7, #16
 8000574:	4611      	mov	r1, r2
 8000576:	4618      	mov	r0, r3
 8000578:	f001 fbea 	bl	8001d50 <HAL_FLASHEx_Erase>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	f040 809a 	bne.w	80006b8 <rwFlash+0x1d8>
			dataForSave = (uint64_t) magicKey;
 8000584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000586:	461a      	mov	r2, r3
 8000588:	f04f 0300 	mov.w	r3, #0
 800058c:	e9c7 2308 	strd	r2, r3, [r7, #32]
			flash_ok = HAL_ERROR;
 8000590:	4b59      	ldr	r3, [pc, #356]	; (80006f8 <rwFlash+0x218>)
 8000592:	2201      	movs	r2, #1
 8000594:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000596:	e009      	b.n	80005ac <rwFlash+0xcc>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, pageAdr, dataForSave); // Write  magic key
 8000598:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800059c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800059e:	2003      	movs	r0, #3
 80005a0:	f001 fa7e 	bl	8001aa0 <HAL_FLASH_Program>
 80005a4:	4603      	mov	r3, r0
 80005a6:	461a      	mov	r2, r3
 80005a8:	4b53      	ldr	r3, [pc, #332]	; (80006f8 <rwFlash+0x218>)
 80005aa:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 80005ac:	4b52      	ldr	r3, [pc, #328]	; (80006f8 <rwFlash+0x218>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d1f1      	bne.n	8000598 <rwFlash+0xb8>
			}
			dataForSave = (uint64_t) (C_13 | ((uint64_t) C_24 << 16));
 80005b4:	4b4a      	ldr	r3, [pc, #296]	; (80006e0 <rwFlash+0x200>)
 80005b6:	881b      	ldrh	r3, [r3, #0]
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	f04f 0300 	mov.w	r3, #0
 80005be:	4949      	ldr	r1, [pc, #292]	; (80006e4 <rwFlash+0x204>)
 80005c0:	8809      	ldrh	r1, [r1, #0]
 80005c2:	b288      	uxth	r0, r1
 80005c4:	f04f 0100 	mov.w	r1, #0
 80005c8:	0c05      	lsrs	r5, r0, #16
 80005ca:	0404      	lsls	r4, r0, #16
 80005cc:	ea42 0804 	orr.w	r8, r2, r4
 80005d0:	ea43 0905 	orr.w	r9, r3, r5
 80005d4:	e9c7 8908 	strd	r8, r9, [r7, #32]
			flash_ok = HAL_ERROR;
 80005d8:	4b47      	ldr	r3, [pc, #284]	; (80006f8 <rwFlash+0x218>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 80005de:	e00b      	b.n	80005f8 <rwFlash+0x118>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, pageAdr + 16, dataForSave); // Write C_12 C_34 C_14 C_23
 80005e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005e2:	f103 0110 	add.w	r1, r3, #16
 80005e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80005ea:	2003      	movs	r0, #3
 80005ec:	f001 fa58 	bl	8001aa0 <HAL_FLASH_Program>
 80005f0:	4603      	mov	r3, r0
 80005f2:	461a      	mov	r2, r3
 80005f4:	4b40      	ldr	r3, [pc, #256]	; (80006f8 <rwFlash+0x218>)
 80005f6:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 80005f8:	4b3f      	ldr	r3, [pc, #252]	; (80006f8 <rwFlash+0x218>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d1ef      	bne.n	80005e0 <rwFlash+0x100>
			}
			flash_ok = HAL_ERROR;
 8000600:	4b3d      	ldr	r3, [pc, #244]	; (80006f8 <rwFlash+0x218>)
 8000602:	2201      	movs	r2, #1
 8000604:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000606:	e00e      	b.n	8000626 <rwFlash+0x146>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pageAdr + 24, DX1.u); // Write DX1
 8000608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800060a:	f103 0118 	add.w	r1, r3, #24
 800060e:	4b36      	ldr	r3, [pc, #216]	; (80006e8 <rwFlash+0x208>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	461a      	mov	r2, r3
 8000614:	f04f 0300 	mov.w	r3, #0
 8000618:	2002      	movs	r0, #2
 800061a:	f001 fa41 	bl	8001aa0 <HAL_FLASH_Program>
 800061e:	4603      	mov	r3, r0
 8000620:	461a      	mov	r2, r3
 8000622:	4b35      	ldr	r3, [pc, #212]	; (80006f8 <rwFlash+0x218>)
 8000624:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000626:	4b34      	ldr	r3, [pc, #208]	; (80006f8 <rwFlash+0x218>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d1ec      	bne.n	8000608 <rwFlash+0x128>
			}
			flash_ok = HAL_ERROR;
 800062e:	4b32      	ldr	r3, [pc, #200]	; (80006f8 <rwFlash+0x218>)
 8000630:	2201      	movs	r2, #1
 8000632:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000634:	e00e      	b.n	8000654 <rwFlash+0x174>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pageAdr + 28, DX2.u); // Write DX2
 8000636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000638:	f103 011c 	add.w	r1, r3, #28
 800063c:	4b2b      	ldr	r3, [pc, #172]	; (80006ec <rwFlash+0x20c>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	461a      	mov	r2, r3
 8000642:	f04f 0300 	mov.w	r3, #0
 8000646:	2002      	movs	r0, #2
 8000648:	f001 fa2a 	bl	8001aa0 <HAL_FLASH_Program>
 800064c:	4603      	mov	r3, r0
 800064e:	461a      	mov	r2, r3
 8000650:	4b29      	ldr	r3, [pc, #164]	; (80006f8 <rwFlash+0x218>)
 8000652:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000654:	4b28      	ldr	r3, [pc, #160]	; (80006f8 <rwFlash+0x218>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d1ec      	bne.n	8000636 <rwFlash+0x156>
			}
			flash_ok = HAL_ERROR;
 800065c:	4b26      	ldr	r3, [pc, #152]	; (80006f8 <rwFlash+0x218>)
 800065e:	2201      	movs	r2, #1
 8000660:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000662:	e00e      	b.n	8000682 <rwFlash+0x1a2>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pageAdr + 32, DY1.u); // Write DY1
 8000664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000666:	f103 0120 	add.w	r1, r3, #32
 800066a:	4b21      	ldr	r3, [pc, #132]	; (80006f0 <rwFlash+0x210>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	461a      	mov	r2, r3
 8000670:	f04f 0300 	mov.w	r3, #0
 8000674:	2002      	movs	r0, #2
 8000676:	f001 fa13 	bl	8001aa0 <HAL_FLASH_Program>
 800067a:	4603      	mov	r3, r0
 800067c:	461a      	mov	r2, r3
 800067e:	4b1e      	ldr	r3, [pc, #120]	; (80006f8 <rwFlash+0x218>)
 8000680:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000682:	4b1d      	ldr	r3, [pc, #116]	; (80006f8 <rwFlash+0x218>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d1ec      	bne.n	8000664 <rwFlash+0x184>
			}
			flash_ok = HAL_ERROR;
 800068a:	4b1b      	ldr	r3, [pc, #108]	; (80006f8 <rwFlash+0x218>)
 800068c:	2201      	movs	r2, #1
 800068e:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000690:	e00e      	b.n	80006b0 <rwFlash+0x1d0>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pageAdr + 36, DY2.u); // Write DY2
 8000692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000694:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8000698:	4b16      	ldr	r3, [pc, #88]	; (80006f4 <rwFlash+0x214>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	461a      	mov	r2, r3
 800069e:	f04f 0300 	mov.w	r3, #0
 80006a2:	2002      	movs	r0, #2
 80006a4:	f001 f9fc 	bl	8001aa0 <HAL_FLASH_Program>
 80006a8:	4603      	mov	r3, r0
 80006aa:	461a      	mov	r2, r3
 80006ac:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <rwFlash+0x218>)
 80006ae:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 80006b0:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <rwFlash+0x218>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d1ec      	bne.n	8000692 <rwFlash+0x1b2>
			}
		}
		// Lock flash
		flash_ok = HAL_ERROR;
 80006b8:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <rwFlash+0x218>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK){
 80006be:	e005      	b.n	80006cc <rwFlash+0x1ec>
			flash_ok = HAL_FLASH_Lock();
 80006c0:	f001 fa84 	bl	8001bcc <HAL_FLASH_Lock>
 80006c4:	4603      	mov	r3, r0
 80006c6:	461a      	mov	r2, r3
 80006c8:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <rwFlash+0x218>)
 80006ca:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK){
 80006cc:	4b0a      	ldr	r3, [pc, #40]	; (80006f8 <rwFlash+0x218>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d1f5      	bne.n	80006c0 <rwFlash+0x1e0>
	if ((magicKey != 0x12349876) || (rwFlag == 1)) { // rwFlag == 1 for wrtite data to flash
 80006d4:	e07c      	b.n	80007d0 <rwFlash+0x2f0>
 80006d6:	bf00      	nop
 80006d8:	0800fc00 	.word	0x0800fc00
 80006dc:	12349876 	.word	0x12349876
 80006e0:	200001ae 	.word	0x200001ae
 80006e4:	20000174 	.word	0x20000174
 80006e8:	20000168 	.word	0x20000168
 80006ec:	200001a4 	.word	0x200001a4
 80006f0:	20000170 	.word	0x20000170
 80006f4:	20000178 	.word	0x20000178
 80006f8:	200004d4 	.word	0x200004d4
		}
	} else {
		/* Задержки измерения в каналах */
		C_13 = *(__IO uint16_t*) (pageAdr + 16);
 80006fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006fe:	3310      	adds	r3, #16
 8000700:	881b      	ldrh	r3, [r3, #0]
 8000702:	b29a      	uxth	r2, r3
 8000704:	4b35      	ldr	r3, [pc, #212]	; (80007dc <rwFlash+0x2fc>)
 8000706:	801a      	strh	r2, [r3, #0]
		C_24 = *(__IO uint16_t*) (pageAdr + 18);
 8000708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800070a:	3312      	adds	r3, #18
 800070c:	881b      	ldrh	r3, [r3, #0]
 800070e:	b29a      	uxth	r2, r3
 8000710:	4b33      	ldr	r3, [pc, #204]	; (80007e0 <rwFlash+0x300>)
 8000712:	801a      	strh	r2, [r3, #0]
		//C_14 = *(__IO uint16_t*) (pageAdr + 20);
		//C_23 = *(__IO uint16_t*) (pageAdr + 22);
		memset(SndBuffer, 0, sizeof(SndBuffer));
 8000714:	22c8      	movs	r2, #200	; 0xc8
 8000716:	2100      	movs	r1, #0
 8000718:	4832      	ldr	r0, [pc, #200]	; (80007e4 <rwFlash+0x304>)
 800071a:	f004 f9e5 	bl	8004ae8 <memset>
		sprintf(SndBuffer, "C_13: %5d, C_24: %5d\r\n", C_13, C_24);
 800071e:	4b2f      	ldr	r3, [pc, #188]	; (80007dc <rwFlash+0x2fc>)
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	461a      	mov	r2, r3
 8000724:	4b2e      	ldr	r3, [pc, #184]	; (80007e0 <rwFlash+0x300>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	492f      	ldr	r1, [pc, #188]	; (80007e8 <rwFlash+0x308>)
 800072a:	482e      	ldr	r0, [pc, #184]	; (80007e4 <rwFlash+0x304>)
 800072c:	f004 f9e4 	bl	8004af8 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 8000730:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000734:	22c8      	movs	r2, #200	; 0xc8
 8000736:	492b      	ldr	r1, [pc, #172]	; (80007e4 <rwFlash+0x304>)
 8000738:	482c      	ldr	r0, [pc, #176]	; (80007ec <rwFlash+0x30c>)
 800073a:	f004 f841 	bl	80047c0 <HAL_UART_Transmit>

		/* Поправочные коэффициенты */
		DX1.u = *(__IO uint32_t*) (pageAdr + 24);
 800073e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000740:	3318      	adds	r3, #24
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a2a      	ldr	r2, [pc, #168]	; (80007f0 <rwFlash+0x310>)
 8000746:	6013      	str	r3, [r2, #0]
		DX2.u = *(__IO uint32_t*) (pageAdr + 28);
 8000748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800074a:	331c      	adds	r3, #28
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a29      	ldr	r2, [pc, #164]	; (80007f4 <rwFlash+0x314>)
 8000750:	6013      	str	r3, [r2, #0]
		DY1.u = *(__IO uint32_t*) (pageAdr + 32);
 8000752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000754:	3320      	adds	r3, #32
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a27      	ldr	r2, [pc, #156]	; (80007f8 <rwFlash+0x318>)
 800075a:	6013      	str	r3, [r2, #0]
		DY2.u = *(__IO uint32_t*) (pageAdr + 36);
 800075c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800075e:	3324      	adds	r3, #36	; 0x24
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a26      	ldr	r2, [pc, #152]	; (80007fc <rwFlash+0x31c>)
 8000764:	6013      	str	r3, [r2, #0]
		memset(SndBuffer, 0, sizeof(SndBuffer));
 8000766:	22c8      	movs	r2, #200	; 0xc8
 8000768:	2100      	movs	r1, #0
 800076a:	481e      	ldr	r0, [pc, #120]	; (80007e4 <rwFlash+0x304>)
 800076c:	f004 f9bc 	bl	8004ae8 <memset>
		sprintf(SndBuffer, "DX1: %7.6f, DX2: %7.6f, DY1: %7.6f, DY2: %7.6f\r\n", DX1.f, DX2.f, DY1.f, DY2.f);
 8000770:	4b1f      	ldr	r3, [pc, #124]	; (80007f0 <rwFlash+0x310>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff fe4d 	bl	8000414 <__aeabi_f2d>
 800077a:	4682      	mov	sl, r0
 800077c:	468b      	mov	fp, r1
 800077e:	4b1d      	ldr	r3, [pc, #116]	; (80007f4 <rwFlash+0x314>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff fe46 	bl	8000414 <__aeabi_f2d>
 8000788:	4604      	mov	r4, r0
 800078a:	460d      	mov	r5, r1
 800078c:	4b1a      	ldr	r3, [pc, #104]	; (80007f8 <rwFlash+0x318>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff fe3f 	bl	8000414 <__aeabi_f2d>
 8000796:	4680      	mov	r8, r0
 8000798:	4689      	mov	r9, r1
 800079a:	4b18      	ldr	r3, [pc, #96]	; (80007fc <rwFlash+0x31c>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff fe38 	bl	8000414 <__aeabi_f2d>
 80007a4:	4602      	mov	r2, r0
 80007a6:	460b      	mov	r3, r1
 80007a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80007ac:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80007b0:	e9cd 4500 	strd	r4, r5, [sp]
 80007b4:	4652      	mov	r2, sl
 80007b6:	465b      	mov	r3, fp
 80007b8:	4911      	ldr	r1, [pc, #68]	; (8000800 <rwFlash+0x320>)
 80007ba:	480a      	ldr	r0, [pc, #40]	; (80007e4 <rwFlash+0x304>)
 80007bc:	f004 f99c 	bl	8004af8 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 80007c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007c4:	22c8      	movs	r2, #200	; 0xc8
 80007c6:	4907      	ldr	r1, [pc, #28]	; (80007e4 <rwFlash+0x304>)
 80007c8:	4808      	ldr	r0, [pc, #32]	; (80007ec <rwFlash+0x30c>)
 80007ca:	f003 fff9 	bl	80047c0 <HAL_UART_Transmit>
	}
}
 80007ce:	bf00      	nop
 80007d0:	bf00      	nop
 80007d2:	3730      	adds	r7, #48	; 0x30
 80007d4:	46bd      	mov	sp, r7
 80007d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80007da:	bf00      	nop
 80007dc:	200001ae 	.word	0x200001ae
 80007e0:	20000174 	.word	0x20000174
 80007e4:	20000090 	.word	0x20000090
 80007e8:	08005384 	.word	0x08005384
 80007ec:	200003f8 	.word	0x200003f8
 80007f0:	20000168 	.word	0x20000168
 80007f4:	200001a4 	.word	0x200001a4
 80007f8:	20000170 	.word	0x20000170
 80007fc:	20000178 	.word	0x20000178
 8000800:	0800539c 	.word	0x0800539c

08000804 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000808:	f000 ffda 	bl	80017c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800080c:	f000 f8aa 	bl	8000964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000810:	f000 fb98 	bl	8000f44 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000814:	f000 fb6c 	bl	8000ef0 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000818:	f000 f94a 	bl	8000ab0 <MX_TIM1_Init>
  MX_TIM4_Init();
 800081c:	f000 fb1a 	bl	8000e54 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000820:	f000 faaa 	bl	8000d78 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000824:	f000 fa12 	bl	8000c4c <MX_TIM2_Init>
  MX_I2C1_Init();
 8000828:	f000 f8de 	bl	80009e8 <MX_I2C1_Init>
  MX_SPI2_Init();
 800082c:	f000 f90a 	bl	8000a44 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2180      	movs	r1, #128	; 0x80
 8000834:	483a      	ldr	r0, [pc, #232]	; (8000920 <main+0x11c>)
 8000836:	f001 fcb7 	bl	80021a8 <HAL_GPIO_WritePin>
  HAL_UART_Transmit(&huart1, (uint8_t *) INIT_START_TEXT, sizeof(INIT_START_TEXT), HAL_MAX_DELAY);
 800083a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800083e:	2212      	movs	r2, #18
 8000840:	4938      	ldr	r1, [pc, #224]	; (8000924 <main+0x120>)
 8000842:	4839      	ldr	r0, [pc, #228]	; (8000928 <main+0x124>)
 8000844:	f003 ffbc 	bl	80047c0 <HAL_UART_Transmit>
  HAL_GPIO_WritePin(nRst_GPIO_Port, nRst_Pin, GPIO_PIN_SET);
  HAL_GPIO_WritePin(SCSN_GPIO_Port, SCSN_Pin, GPIO_PIN_SET);
  HAL_Delay(2000);
  init_w5500();
#else
  HAL_GPIO_WritePin(nRst_GPIO_Port, nRst_Pin, GPIO_PIN_RESET);	// Reset W5500
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800084e:	4834      	ldr	r0, [pc, #208]	; (8000920 <main+0x11c>)
 8000850:	f001 fcaa 	bl	80021a8 <HAL_GPIO_WritePin>
#endif
  rwFlash(0);		// Чтение параметров калибровки из Flash.
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff fe43 	bl	80004e0 <rwFlash>

  /* Таймер задержки запуска измерения */
  C_13 = CALIBRATE_START;
 800085a:	4b34      	ldr	r3, [pc, #208]	; (800092c <main+0x128>)
 800085c:	f648 02b8 	movw	r2, #35000	; 0x88b8
 8000860:	801a      	strh	r2, [r3, #0]
  TIM3->ARR = C_13; 		// Коррекция для таймера запуска измерения Z13
 8000862:	4b32      	ldr	r3, [pc, #200]	; (800092c <main+0x128>)
 8000864:	881a      	ldrh	r2, [r3, #0]
 8000866:	4b32      	ldr	r3, [pc, #200]	; (8000930 <main+0x12c>)
 8000868:	62da      	str	r2, [r3, #44]	; 0x2c

  //HAL_GPIO_WritePin(Z34_GPIO_Port, Z34_Pin, GPIO_PIN_SET);    // Выключение компаратора 34
  //HAL_GPIO_WritePin(Z12_GPIO_Port, Z12_Pin, GPIO_PIN_RESET);  // Включение компаратора 12

  HAL_UART_Transmit(&huart1, (uint8_t *) INIT_FINISH_TEXT, sizeof(INIT_FINISH_TEXT), HAL_MAX_DELAY);
 800086a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800086e:	2213      	movs	r2, #19
 8000870:	4930      	ldr	r1, [pc, #192]	; (8000934 <main+0x130>)
 8000872:	482d      	ldr	r0, [pc, #180]	; (8000928 <main+0x124>)
 8000874:	f003 ffa4 	bl	80047c0 <HAL_UART_Transmit>
  //HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3);


  HAL_TIM_Base_Start_IT(&htim3);
 8000878:	482f      	ldr	r0, [pc, #188]	; (8000938 <main+0x134>)
 800087a:	f002 fae1 	bl	8002e40 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 800087e:	482f      	ldr	r0, [pc, #188]	; (800093c <main+0x138>)
 8000880:	f002 fade 	bl	8002e40 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (readyFlag) {
 8000884:	4b2e      	ldr	r3, [pc, #184]	; (8000940 <main+0x13c>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d0fb      	beq.n	8000884 <main+0x80>
		  if (errCnt++ > 100) {
 800088c:	4b2d      	ldr	r3, [pc, #180]	; (8000944 <main+0x140>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	1c5a      	adds	r2, r3, #1
 8000892:	492c      	ldr	r1, [pc, #176]	; (8000944 <main+0x140>)
 8000894:	600a      	str	r2, [r1, #0]
 8000896:	2b64      	cmp	r3, #100	; 0x64
 8000898:	d910      	bls.n	80008bc <main+0xb8>
		    errCnt = 0;
 800089a:	4b2a      	ldr	r3, [pc, #168]	; (8000944 <main+0x140>)
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
		    err = errMax - errMin;
 80008a0:	4b29      	ldr	r3, [pc, #164]	; (8000948 <main+0x144>)
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	4b29      	ldr	r3, [pc, #164]	; (800094c <main+0x148>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	4a29      	ldr	r2, [pc, #164]	; (8000950 <main+0x14c>)
 80008ac:	6013      	str	r3, [r2, #0]
		    errMax = 0;
 80008ae:	4b26      	ldr	r3, [pc, #152]	; (8000948 <main+0x144>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
		    errMin = 65565;
 80008b4:	4b25      	ldr	r3, [pc, #148]	; (800094c <main+0x148>)
 80008b6:	4a27      	ldr	r2, [pc, #156]	; (8000954 <main+0x150>)
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	e017      	b.n	80008ec <main+0xe8>
		  }
		  else {
			  if (errMax < resulMeass) {
 80008bc:	4b26      	ldr	r3, [pc, #152]	; (8000958 <main+0x154>)
 80008be:	881b      	ldrh	r3, [r3, #0]
 80008c0:	461a      	mov	r2, r3
 80008c2:	4b21      	ldr	r3, [pc, #132]	; (8000948 <main+0x144>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	429a      	cmp	r2, r3
 80008c8:	d904      	bls.n	80008d4 <main+0xd0>
				  errMax = resulMeass;
 80008ca:	4b23      	ldr	r3, [pc, #140]	; (8000958 <main+0x154>)
 80008cc:	881b      	ldrh	r3, [r3, #0]
 80008ce:	461a      	mov	r2, r3
 80008d0:	4b1d      	ldr	r3, [pc, #116]	; (8000948 <main+0x144>)
 80008d2:	601a      	str	r2, [r3, #0]
			  }
			  if (errMin > resulMeass) {
 80008d4:	4b20      	ldr	r3, [pc, #128]	; (8000958 <main+0x154>)
 80008d6:	881b      	ldrh	r3, [r3, #0]
 80008d8:	461a      	mov	r2, r3
 80008da:	4b1c      	ldr	r3, [pc, #112]	; (800094c <main+0x148>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	429a      	cmp	r2, r3
 80008e0:	d204      	bcs.n	80008ec <main+0xe8>
				  errMin = resulMeass;
 80008e2:	4b1d      	ldr	r3, [pc, #116]	; (8000958 <main+0x154>)
 80008e4:	881b      	ldrh	r3, [r3, #0]
 80008e6:	461a      	mov	r2, r3
 80008e8:	4b18      	ldr	r3, [pc, #96]	; (800094c <main+0x148>)
 80008ea:	601a      	str	r2, [r3, #0]
			  }
		  }
		  readyFlag = FALSE;
 80008ec:	4b14      	ldr	r3, [pc, #80]	; (8000940 <main+0x13c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
		  memset(SndBuffer, 0, sizeof(SndBuffer));
 80008f2:	22c8      	movs	r2, #200	; 0xc8
 80008f4:	2100      	movs	r1, #0
 80008f6:	4819      	ldr	r0, [pc, #100]	; (800095c <main+0x158>)
 80008f8:	f004 f8f6 	bl	8004ae8 <memset>
		  sprintf(SndBuffer, "Capture :%lu, Error:%lu   \r", (uint32_t) resulMeass, err);
 80008fc:	4b16      	ldr	r3, [pc, #88]	; (8000958 <main+0x154>)
 80008fe:	881b      	ldrh	r3, [r3, #0]
 8000900:	461a      	mov	r2, r3
 8000902:	4b13      	ldr	r3, [pc, #76]	; (8000950 <main+0x14c>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4916      	ldr	r1, [pc, #88]	; (8000960 <main+0x15c>)
 8000908:	4814      	ldr	r0, [pc, #80]	; (800095c <main+0x158>)
 800090a:	f004 f8f5 	bl	8004af8 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 800090e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000912:	22c8      	movs	r2, #200	; 0xc8
 8000914:	4911      	ldr	r1, [pc, #68]	; (800095c <main+0x158>)
 8000916:	4804      	ldr	r0, [pc, #16]	; (8000928 <main+0x124>)
 8000918:	f003 ff52 	bl	80047c0 <HAL_UART_Transmit>
	  if (readyFlag) {
 800091c:	e7b2      	b.n	8000884 <main+0x80>
 800091e:	bf00      	nop
 8000920:	40010800 	.word	0x40010800
 8000924:	080053d0 	.word	0x080053d0
 8000928:	200003f8 	.word	0x200003f8
 800092c:	200001ae 	.word	0x200001ae
 8000930:	40000400 	.word	0x40000400
 8000934:	080053e4 	.word	0x080053e4
 8000938:	200003b0 	.word	0x200003b0
 800093c:	2000030c 	.word	0x2000030c
 8000940:	2000016c 	.word	0x2000016c
 8000944:	200004d0 	.word	0x200004d0
 8000948:	200003a8 	.word	0x200003a8
 800094c:	200003ac 	.word	0x200003ac
 8000950:	2000043c 	.word	0x2000043c
 8000954:	0001001d 	.word	0x0001001d
 8000958:	200001ac 	.word	0x200001ac
 800095c:	20000090 	.word	0x20000090
 8000960:	080053f8 	.word	0x080053f8

08000964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b090      	sub	sp, #64	; 0x40
 8000968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096a:	f107 0318 	add.w	r3, r7, #24
 800096e:	2228      	movs	r2, #40	; 0x28
 8000970:	2100      	movs	r1, #0
 8000972:	4618      	mov	r0, r3
 8000974:	f004 f8b8 	bl	8004ae8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
 8000984:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000986:	2302      	movs	r3, #2
 8000988:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098a:	2301      	movs	r3, #1
 800098c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800098e:	2310      	movs	r3, #16
 8000990:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000992:	2302      	movs	r3, #2
 8000994:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000996:	2300      	movs	r3, #0
 8000998:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800099a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800099e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a0:	f107 0318 	add.w	r3, r7, #24
 80009a4:	4618      	mov	r0, r3
 80009a6:	f001 fd5b 	bl	8002460 <HAL_RCC_OscConfig>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80009b0:	f000 fbde 	bl	8001170 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b4:	230f      	movs	r3, #15
 80009b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b8:	2302      	movs	r3, #2
 80009ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009bc:	2300      	movs	r3, #0
 80009be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009c6:	2300      	movs	r3, #0
 80009c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2102      	movs	r1, #2
 80009ce:	4618      	mov	r0, r3
 80009d0:	f001 ffc6 	bl	8002960 <HAL_RCC_ClockConfig>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80009da:	f000 fbc9 	bl	8001170 <Error_Handler>
  }
}
 80009de:	bf00      	nop
 80009e0:	3740      	adds	r7, #64	; 0x40
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
	...

080009e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009ec:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <MX_I2C1_Init+0x50>)
 80009ee:	4a13      	ldr	r2, [pc, #76]	; (8000a3c <MX_I2C1_Init+0x54>)
 80009f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009f2:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <MX_I2C1_Init+0x50>)
 80009f4:	4a12      	ldr	r2, [pc, #72]	; (8000a40 <MX_I2C1_Init+0x58>)
 80009f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009f8:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <MX_I2C1_Init+0x50>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009fe:	4b0e      	ldr	r3, [pc, #56]	; (8000a38 <MX_I2C1_Init+0x50>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <MX_I2C1_Init+0x50>)
 8000a06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a0a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a0c:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <MX_I2C1_Init+0x50>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a12:	4b09      	ldr	r3, [pc, #36]	; (8000a38 <MX_I2C1_Init+0x50>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a18:	4b07      	ldr	r3, [pc, #28]	; (8000a38 <MX_I2C1_Init+0x50>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a1e:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <MX_I2C1_Init+0x50>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a24:	4804      	ldr	r0, [pc, #16]	; (8000a38 <MX_I2C1_Init+0x50>)
 8000a26:	f001 fbd7 	bl	80021d8 <HAL_I2C_Init>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a30:	f000 fb9e 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a34:	bf00      	nop
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20000354 	.word	0x20000354
 8000a3c:	40005400 	.word	0x40005400
 8000a40:	000186a0 	.word	0x000186a0

08000a44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a48:	4b17      	ldr	r3, [pc, #92]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a4a:	4a18      	ldr	r2, [pc, #96]	; (8000aac <MX_SPI2_Init+0x68>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a4e:	4b16      	ldr	r3, [pc, #88]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a56:	4b14      	ldr	r3, [pc, #80]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a5c:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a62:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a68:	4b0f      	ldr	r3, [pc, #60]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a74:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a76:	4b0c      	ldr	r3, [pc, #48]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a7c:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a82:	4b09      	ldr	r3, [pc, #36]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a88:	4b07      	ldr	r3, [pc, #28]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000a8e:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a90:	220a      	movs	r2, #10
 8000a92:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000a94:	4804      	ldr	r0, [pc, #16]	; (8000aa8 <MX_SPI2_Init+0x64>)
 8000a96:	f002 f8ff 	bl	8002c98 <HAL_SPI_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000aa0:	f000 fb66 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	200002b4 	.word	0x200002b4
 8000aac:	40003800 	.word	0x40003800

08000ab0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b096      	sub	sp, #88	; 0x58
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ab6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ace:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]
 8000ade:	615a      	str	r2, [r3, #20]
 8000ae0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	2220      	movs	r2, #32
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f003 fffd 	bl	8004ae8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000aee:	4b55      	ldr	r3, [pc, #340]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000af0:	4a55      	ldr	r2, [pc, #340]	; (8000c48 <MX_TIM1_Init+0x198>)
 8000af2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000af4:	4b53      	ldr	r3, [pc, #332]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afa:	4b52      	ldr	r3, [pc, #328]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 796;
 8000b00:	4b50      	ldr	r3, [pc, #320]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b02:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8000b06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b08:	4b4e      	ldr	r3, [pc, #312]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 91;
 8000b0e:	4b4d      	ldr	r3, [pc, #308]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b10:	225b      	movs	r2, #91	; 0x5b
 8000b12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b14:	4b4b      	ldr	r3, [pc, #300]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b16:	2280      	movs	r2, #128	; 0x80
 8000b18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b1a:	484a      	ldr	r0, [pc, #296]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b1c:	f002 f940 	bl	8002da0 <HAL_TIM_Base_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000b26:	f000 fb23 	bl	8001170 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b2e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b30:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000b34:	4619      	mov	r1, r3
 8000b36:	4843      	ldr	r0, [pc, #268]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b38:	f002 ff86 	bl	8003a48 <HAL_TIM_ConfigClockSource>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000b42:	f000 fb15 	bl	8001170 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000b46:	483f      	ldr	r0, [pc, #252]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b48:	f002 f9cc 	bl	8002ee4 <HAL_TIM_OC_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000b52:	f000 fb0d 	bl	8001170 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8000b56:	2108      	movs	r1, #8
 8000b58:	483a      	ldr	r0, [pc, #232]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b5a:	f002 fd27 	bl	80035ac <HAL_TIM_OnePulse_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8000b64:	f000 fb04 	bl	8001170 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8000b68:	2330      	movs	r3, #48	; 0x30
 8000b6a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b70:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b74:	4619      	mov	r1, r3
 8000b76:	4833      	ldr	r0, [pc, #204]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000b78:	f003 fd14 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000b82:	f000 faf5 	bl	8001170 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000b86:	2330      	movs	r3, #48	; 0x30
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b92:	2300      	movs	r3, #0
 8000b94:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b96:	2300      	movs	r3, #0
 8000b98:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ba2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4826      	ldr	r0, [pc, #152]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000bac:	f002 fe60 	bl	8003870 <HAL_TIM_OC_ConfigChannel>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8000bb6:	f000 fadb 	bl	8001170 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000bba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bbe:	2204      	movs	r2, #4
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4820      	ldr	r0, [pc, #128]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000bc4:	f002 fe54 	bl	8003870 <HAL_TIM_OC_ConfigChannel>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 8000bce:	f000 facf 	bl	8001170 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000bd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd6:	2208      	movs	r2, #8
 8000bd8:	4619      	mov	r1, r3
 8000bda:	481a      	ldr	r0, [pc, #104]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000bdc:	f002 fe48 	bl	8003870 <HAL_TIM_OC_ConfigChannel>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8000be6:	f000 fac3 	bl	8001170 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000bea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bee:	220c      	movs	r2, #12
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4814      	ldr	r0, [pc, #80]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000bf4:	f002 fe3c 	bl	8003870 <HAL_TIM_OC_ConfigChannel>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8000bfe:	f000 fab7 	bl	8001170 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c1a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	4619      	mov	r1, r3
 8000c24:	4807      	ldr	r0, [pc, #28]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000c26:	f003 fd1b 	bl	8004660 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM1_Init+0x184>
  {
    Error_Handler();
 8000c30:	f000 fa9e 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c34:	4803      	ldr	r0, [pc, #12]	; (8000c44 <MX_TIM1_Init+0x194>)
 8000c36:	f000 fbff 	bl	8001438 <HAL_TIM_MspPostInit>

}
 8000c3a:	bf00      	nop
 8000c3c:	3758      	adds	r7, #88	; 0x58
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	20000440 	.word	0x20000440
 8000c48:	40012c00 	.word	0x40012c00

08000c4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b090      	sub	sp, #64	; 0x40
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	605a      	str	r2, [r3, #4]
 8000c5c:	609a      	str	r2, [r3, #8]
 8000c5e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c60:	f107 031c 	add.w	r3, r7, #28
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000c7a:	1d3b      	adds	r3, r7, #4
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c86:	4b3b      	ldr	r3, [pc, #236]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000c88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c8e:	4b39      	ldr	r3, [pc, #228]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c94:	4b37      	ldr	r3, [pc, #220]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000c9a:	4b36      	ldr	r3, [pc, #216]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000c9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ca0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ca2:	4b34      	ldr	r3, [pc, #208]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ca8:	4b32      	ldr	r3, [pc, #200]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000caa:	2280      	movs	r2, #128	; 0x80
 8000cac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cae:	4831      	ldr	r0, [pc, #196]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000cb0:	f002 f876 	bl	8002da0 <HAL_TIM_Base_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000cba:	f000 fa59 	bl	8001170 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cc2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000cc8:	4619      	mov	r1, r3
 8000cca:	482a      	ldr	r0, [pc, #168]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000ccc:	f002 febc 	bl	8003a48 <HAL_TIM_ConfigClockSource>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000cd6:	f000 fa4b 	bl	8001170 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000cda:	4826      	ldr	r0, [pc, #152]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000cdc:	f002 fa60 	bl	80031a0 <HAL_TIM_IC_Init>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000ce6:	f000 fa43 	bl	8001170 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000cea:	2304      	movs	r3, #4
 8000cec:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8000cee:	2320      	movs	r3, #32
 8000cf0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000cf2:	f107 031c 	add.w	r3, r7, #28
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	481e      	ldr	r0, [pc, #120]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000cfa:	f002 ff69 	bl	8003bd0 <HAL_TIM_SlaveConfigSynchro>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8000d04:	f000 fa34 	bl	8001170 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	4619      	mov	r1, r3
 8000d16:	4817      	ldr	r0, [pc, #92]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000d18:	f003 fc44 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000d22:	f000 fa25 	bl	8001170 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000d26:	2300      	movs	r3, #0
 8000d28:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	2200      	movs	r2, #0
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	480d      	ldr	r0, [pc, #52]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000d3e:	f002 fdef 	bl	8003920 <HAL_TIM_IC_ConfigChannel>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_TIM2_Init+0x100>
  {
    Error_Handler();
 8000d48:	f000 fa12 	bl	8001170 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000d50:	2302      	movs	r3, #2
 8000d52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	2204      	movs	r2, #4
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4806      	ldr	r0, [pc, #24]	; (8000d74 <MX_TIM2_Init+0x128>)
 8000d5c:	f002 fde0 	bl	8003920 <HAL_TIM_IC_ConfigChannel>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 8000d66:	f000 fa03 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d6a:	bf00      	nop
 8000d6c:	3740      	adds	r7, #64	; 0x40
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000488 	.word	0x20000488

08000d78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08c      	sub	sp, #48	; 0x30
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d7e:	f107 0320 	add.w	r3, r7, #32
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000da4:	4b29      	ldr	r3, [pc, #164]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000da6:	4a2a      	ldr	r2, [pc, #168]	; (8000e50 <MX_TIM3_Init+0xd8>)
 8000da8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000daa:	4b28      	ldr	r3, [pc, #160]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db0:	4b26      	ldr	r3, [pc, #152]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000;
 8000db6:	4b25      	ldr	r3, [pc, #148]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000db8:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8000dbc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dbe:	4b23      	ldr	r3, [pc, #140]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000dc4:	4b21      	ldr	r3, [pc, #132]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000dc6:	2280      	movs	r2, #128	; 0x80
 8000dc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000dca:	4820      	ldr	r0, [pc, #128]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000dcc:	f001 ffe8 	bl	8002da0 <HAL_TIM_Base_Init>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8000dd6:	f000 f9cb 	bl	8001170 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dde:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000de0:	f107 0320 	add.w	r3, r7, #32
 8000de4:	4619      	mov	r1, r3
 8000de6:	4819      	ldr	r0, [pc, #100]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000de8:	f002 fe2e 	bl	8003a48 <HAL_TIM_ConfigClockSource>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000df2:	f000 f9bd 	bl	8001170 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8000df6:	2108      	movs	r1, #8
 8000df8:	4814      	ldr	r0, [pc, #80]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000dfa:	f002 fbd7 	bl	80035ac <HAL_TIM_OnePulse_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000e04:	f000 f9b4 	bl	8001170 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000e08:	2306      	movs	r3, #6
 8000e0a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000e10:	f107 030c 	add.w	r3, r7, #12
 8000e14:	4619      	mov	r1, r3
 8000e16:	480d      	ldr	r0, [pc, #52]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000e18:	f002 feda 	bl	8003bd0 <HAL_TIM_SlaveConfigSynchro>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000e22:	f000 f9a5 	bl	8001170 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8000e26:	2330      	movs	r3, #48	; 0x30
 8000e28:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e2e:	1d3b      	adds	r3, r7, #4
 8000e30:	4619      	mov	r1, r3
 8000e32:	4806      	ldr	r0, [pc, #24]	; (8000e4c <MX_TIM3_Init+0xd4>)
 8000e34:	f003 fbb6 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8000e3e:	f000 f997 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e42:	bf00      	nop
 8000e44:	3730      	adds	r7, #48	; 0x30
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	200003b0 	.word	0x200003b0
 8000e50:	40000400 	.word	0x40000400

08000e54 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e5a:	f107 0308 	add.w	r3, r7, #8
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
 8000e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e68:	463b      	mov	r3, r7
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e70:	4b1d      	ldr	r3, [pc, #116]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000e72:	4a1e      	ldr	r2, [pc, #120]	; (8000eec <MX_TIM4_Init+0x98>)
 8000e74:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10;
 8000e76:	4b1c      	ldr	r3, [pc, #112]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000e78:	220a      	movs	r2, #10
 8000e7a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7c:	4b1a      	ldr	r3, [pc, #104]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000e82:	4b19      	ldr	r3, [pc, #100]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000e84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e88:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e8a:	4b17      	ldr	r3, [pc, #92]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e90:	4b15      	ldr	r3, [pc, #84]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000e92:	2280      	movs	r2, #128	; 0x80
 8000e94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000e96:	4814      	ldr	r0, [pc, #80]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000e98:	f001 ff82 	bl	8002da0 <HAL_TIM_Base_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000ea2:	f000 f965 	bl	8001170 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eaa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000eac:	f107 0308 	add.w	r3, r7, #8
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	480d      	ldr	r0, [pc, #52]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000eb4:	f002 fdc8 	bl	8003a48 <HAL_TIM_ConfigClockSource>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000ebe:	f000 f957 	bl	8001170 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ec2:	2320      	movs	r3, #32
 8000ec4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4806      	ldr	r0, [pc, #24]	; (8000ee8 <MX_TIM4_Init+0x94>)
 8000ed0:	f003 fb68 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000eda:	f000 f949 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000ede:	bf00      	nop
 8000ee0:	3718      	adds	r7, #24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	2000030c 	.word	0x2000030c
 8000eec:	40000800 	.word	0x40000800

08000ef0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000ef6:	4a12      	ldr	r2, [pc, #72]	; (8000f40 <MX_USART1_UART_Init+0x50>)
 8000ef8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000efa:	4b10      	ldr	r3, [pc, #64]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000efc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f02:	4b0e      	ldr	r3, [pc, #56]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f0e:	4b0b      	ldr	r3, [pc, #44]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f14:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000f16:	220c      	movs	r2, #12
 8000f18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f1a:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f26:	4805      	ldr	r0, [pc, #20]	; (8000f3c <MX_USART1_UART_Init+0x4c>)
 8000f28:	f003 fbfd 	bl	8004726 <HAL_UART_Init>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f32:	f000 f91d 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	200003f8 	.word	0x200003f8
 8000f40:	40013800 	.word	0x40013800

08000f44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4a:	f107 0310 	add.w	r3, r7, #16
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f58:	4b39      	ldr	r3, [pc, #228]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	4a38      	ldr	r2, [pc, #224]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f5e:	f043 0310 	orr.w	r3, r3, #16
 8000f62:	6193      	str	r3, [r2, #24]
 8000f64:	4b36      	ldr	r3, [pc, #216]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	f003 0310 	and.w	r3, r3, #16
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f70:	4b33      	ldr	r3, [pc, #204]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	4a32      	ldr	r2, [pc, #200]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f76:	f043 0320 	orr.w	r3, r3, #32
 8000f7a:	6193      	str	r3, [r2, #24]
 8000f7c:	4b30      	ldr	r3, [pc, #192]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	f003 0320 	and.w	r3, r3, #32
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f88:	4b2d      	ldr	r3, [pc, #180]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	4a2c      	ldr	r2, [pc, #176]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f8e:	f043 0304 	orr.w	r3, r3, #4
 8000f92:	6193      	str	r3, [r2, #24]
 8000f94:	4b2a      	ldr	r3, [pc, #168]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f003 0304 	and.w	r3, r3, #4
 8000f9c:	607b      	str	r3, [r7, #4]
 8000f9e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa0:	4b27      	ldr	r3, [pc, #156]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	4a26      	ldr	r2, [pc, #152]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000fa6:	f043 0308 	orr.w	r3, r3, #8
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4b24      	ldr	r3, [pc, #144]	; (8001040 <MX_GPIO_Init+0xfc>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f003 0308 	and.w	r3, r3, #8
 8000fb4:	603b      	str	r3, [r7, #0]
 8000fb6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Z34_Pin|Z12_Pin, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000fbe:	4821      	ldr	r0, [pc, #132]	; (8001044 <MX_GPIO_Init+0x100>)
 8000fc0:	f001 f8f2 	bl	80021a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|nRst_Pin, GPIO_PIN_RESET);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 8000fca:	481f      	ldr	r0, [pc, #124]	; (8001048 <MX_GPIO_Init+0x104>)
 8000fcc:	f001 f8ec 	bl	80021a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Z1_Pin|Z2_Pin|SCSN_Pin|Z3_Pin
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f241 011e 	movw	r1, #4126	; 0x101e
 8000fd6:	481d      	ldr	r0, [pc, #116]	; (800104c <MX_GPIO_Init+0x108>)
 8000fd8:	f001 f8e6 	bl	80021a8 <HAL_GPIO_WritePin>
                          |Z4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Z34_Pin Z12_Pin */
  GPIO_InitStruct.Pin = Z34_Pin|Z12_Pin;
 8000fdc:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000fe0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fea:	2302      	movs	r3, #2
 8000fec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fee:	f107 0310 	add.w	r3, r7, #16
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4813      	ldr	r0, [pc, #76]	; (8001044 <MX_GPIO_Init+0x100>)
 8000ff6:	f000 ff53 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin nRst_Pin */
  GPIO_InitStruct.Pin = LED_Pin|nRst_Pin;
 8000ffa:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 8000ffe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001000:	2301      	movs	r3, #1
 8001002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2302      	movs	r3, #2
 800100a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100c:	f107 0310 	add.w	r3, r7, #16
 8001010:	4619      	mov	r1, r3
 8001012:	480d      	ldr	r0, [pc, #52]	; (8001048 <MX_GPIO_Init+0x104>)
 8001014:	f000 ff44 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Z1_Pin Z2_Pin SCSN_Pin Z3_Pin
                           Z4_Pin */
  GPIO_InitStruct.Pin = Z1_Pin|Z2_Pin|SCSN_Pin|Z3_Pin
 8001018:	f241 031e 	movw	r3, #4126	; 0x101e
 800101c:	613b      	str	r3, [r7, #16]
                          |Z4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101e:	2301      	movs	r3, #1
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2302      	movs	r3, #2
 8001028:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102a:	f107 0310 	add.w	r3, r7, #16
 800102e:	4619      	mov	r1, r3
 8001030:	4806      	ldr	r0, [pc, #24]	; (800104c <MX_GPIO_Init+0x108>)
 8001032:	f000 ff35 	bl	8001ea0 <HAL_GPIO_Init>

}
 8001036:	bf00      	nop
 8001038:	3720      	adds	r7, #32
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40021000 	.word	0x40021000
 8001044:	40011000 	.word	0x40011000
 8001048:	40010800 	.word	0x40010800
 800104c:	40010c00 	.word	0x40010c00

08001050 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	if (runFlag > 0) {								// Разрешено измерение ?
 8001058:	4b3b      	ldr	r3, [pc, #236]	; (8001148 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d06f      	beq.n	8001140 <HAL_TIM_IC_CaptureCallback+0xf0>
		if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 || htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001068:	d16a      	bne.n	8001140 <HAL_TIM_IC_CaptureCallback+0xf0>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	7f1b      	ldrb	r3, [r3, #28]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d003      	beq.n	800107a <HAL_TIM_IC_CaptureCallback+0x2a>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	7f1b      	ldrb	r3, [r3, #28]
 8001076:	2b02      	cmp	r3, #2
 8001078:	d162      	bne.n	8001140 <HAL_TIM_IC_CaptureCallback+0xf0>
			if ((runFlag < COUNT_FRONT) || ((GPIOA->IDR & GPIO_PIN_0) != 0) ) {  // Ждем фронт первого импульса, дальше обрабатываем все импульсы.
 800107a:	4b33      	ldr	r3, [pc, #204]	; (8001148 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2b27      	cmp	r3, #39	; 0x27
 8001080:	d905      	bls.n	800108e <HAL_TIM_IC_CaptureCallback+0x3e>
 8001082:	4b32      	ldr	r3, [pc, #200]	; (800114c <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	2b00      	cmp	r3, #0
 800108c:	d058      	beq.n	8001140 <HAL_TIM_IC_CaptureCallback+0xf0>
				if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 ) {  // Активен фронт
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	7f1b      	ldrb	r3, [r3, #28]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d10c      	bne.n	80010b0 <HAL_TIM_IC_CaptureCallback+0x60>
					front_sum = front_sum + (uint16_t) (HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1) & 0x0FFFF);
 8001096:	2100      	movs	r1, #0
 8001098:	482d      	ldr	r0, [pc, #180]	; (8001150 <HAL_TIM_IC_CaptureCallback+0x100>)
 800109a:	f002 fddb 	bl	8003c54 <HAL_TIM_ReadCapturedValue>
 800109e:	4603      	mov	r3, r0
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	4b2c      	ldr	r3, [pc, #176]	; (8001154 <HAL_TIM_IC_CaptureCallback+0x104>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	4413      	add	r3, r2
 80010a8:	b29a      	uxth	r2, r3
 80010aa:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <HAL_TIM_IC_CaptureCallback+0x104>)
 80010ac:	801a      	strh	r2, [r3, #0]
 80010ae:	e00b      	b.n	80010c8 <HAL_TIM_IC_CaptureCallback+0x78>
				} else {   // Активен спад
					front_sum = front_sum + (uint16_t) (HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2) & 0x0FFFF);
 80010b0:	2104      	movs	r1, #4
 80010b2:	4827      	ldr	r0, [pc, #156]	; (8001150 <HAL_TIM_IC_CaptureCallback+0x100>)
 80010b4:	f002 fdce 	bl	8003c54 <HAL_TIM_ReadCapturedValue>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	4b25      	ldr	r3, [pc, #148]	; (8001154 <HAL_TIM_IC_CaptureCallback+0x104>)
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	4413      	add	r3, r2
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	4b23      	ldr	r3, [pc, #140]	; (8001154 <HAL_TIM_IC_CaptureCallback+0x104>)
 80010c6:	801a      	strh	r2, [r3, #0]
				}
				runFlag--;
 80010c8:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	3b01      	subs	r3, #1
 80010ce:	4a1e      	ldr	r2, [pc, #120]	; (8001148 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80010d0:	6013      	str	r3, [r2, #0]
				if (runFlag == 0) {
 80010d2:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d132      	bne.n	8001140 <HAL_TIM_IC_CaptureCallback+0xf0>
					LED_PULSE
 80010da:	2201      	movs	r2, #1
 80010dc:	2180      	movs	r1, #128	; 0x80
 80010de:	481b      	ldr	r0, [pc, #108]	; (800114c <HAL_TIM_IC_CaptureCallback+0xfc>)
 80010e0:	f001 f862 	bl	80021a8 <HAL_GPIO_WritePin>
 80010e4:	2200      	movs	r2, #0
 80010e6:	2180      	movs	r1, #128	; 0x80
 80010e8:	4818      	ldr	r0, [pc, #96]	; (800114c <HAL_TIM_IC_CaptureCallback+0xfc>)
 80010ea:	f001 f85d 	bl	80021a8 <HAL_GPIO_WritePin>
					STOP_CAPTURE
 80010ee:	2100      	movs	r1, #0
 80010f0:	4817      	ldr	r0, [pc, #92]	; (8001150 <HAL_TIM_IC_CaptureCallback+0x100>)
 80010f2:	f002 f9b3 	bl	800345c <HAL_TIM_IC_Stop_IT>
 80010f6:	2104      	movs	r1, #4
 80010f8:	4815      	ldr	r0, [pc, #84]	; (8001150 <HAL_TIM_IC_CaptureCallback+0x100>)
 80010fa:	f002 f9af 	bl	800345c <HAL_TIM_IC_Stop_IT>
					/* Отключим все мультиплексоры */
					receiversOff
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	4a15      	ldr	r2, [pc, #84]	; (8001158 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001104:	f023 031e 	bic.w	r3, r3, #30
 8001108:	60d3      	str	r3, [r2, #12]
 800110a:	4b14      	ldr	r3, [pc, #80]	; (800115c <HAL_TIM_IC_CaptureCallback+0x10c>)
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	4a13      	ldr	r2, [pc, #76]	; (800115c <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001110:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8001114:	60d3      	str	r3, [r2, #12]
					//GPIOB->ODR &= ~((1 << Z1Receive) | (1 << Z2Receive) | (1 << Z3Receive) | (1 << Z4Receive));
					runFlag = 0;
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
					#ifdef SYSTICK_DISABLE
						SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;  // Включение SysTick
 800111c:	4b10      	ldr	r3, [pc, #64]	; (8001160 <HAL_TIM_IC_CaptureCallback+0x110>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a0f      	ldr	r2, [pc, #60]	; (8001160 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	6013      	str	r3, [r2, #0]
					#endif
					resulMeass = front_sum / COUNT_FRONT;  // Расчитываем задержку от средины импульсов
 8001128:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <HAL_TIM_IC_CaptureCallback+0x104>)
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	4a0d      	ldr	r2, [pc, #52]	; (8001164 <HAL_TIM_IC_CaptureCallback+0x114>)
 800112e:	fba2 2303 	umull	r2, r3, r2, r3
 8001132:	095b      	lsrs	r3, r3, #5
 8001134:	b29a      	uxth	r2, r3
 8001136:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001138:	801a      	strh	r2, [r3, #0]
					readyFlag = TRUE;
 800113a:	4b0c      	ldr	r3, [pc, #48]	; (800116c <HAL_TIM_IC_CaptureCallback+0x11c>)
 800113c:	2201      	movs	r2, #1
 800113e:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200001a8 	.word	0x200001a8
 800114c:	40010800 	.word	0x40010800
 8001150:	20000488 	.word	0x20000488
 8001154:	200001a0 	.word	0x200001a0
 8001158:	40010c00 	.word	0x40010c00
 800115c:	40011000 	.word	0x40011000
 8001160:	e000e010 	.word	0xe000e010
 8001164:	cccccccd 	.word	0xcccccccd
 8001168:	200001ac 	.word	0x200001ac
 800116c:	2000016c 	.word	0x2000016c

08001170 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001174:	b672      	cpsid	i
}
 8001176:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001178:	e7fe      	b.n	8001178 <Error_Handler+0x8>
	...

0800117c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001182:	4b15      	ldr	r3, [pc, #84]	; (80011d8 <HAL_MspInit+0x5c>)
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	4a14      	ldr	r2, [pc, #80]	; (80011d8 <HAL_MspInit+0x5c>)
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	6193      	str	r3, [r2, #24]
 800118e:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <HAL_MspInit+0x5c>)
 8001190:	699b      	ldr	r3, [r3, #24]
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800119a:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <HAL_MspInit+0x5c>)
 800119c:	69db      	ldr	r3, [r3, #28]
 800119e:	4a0e      	ldr	r2, [pc, #56]	; (80011d8 <HAL_MspInit+0x5c>)
 80011a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a4:	61d3      	str	r3, [r2, #28]
 80011a6:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <HAL_MspInit+0x5c>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <HAL_MspInit+0x60>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	4a04      	ldr	r2, [pc, #16]	; (80011dc <HAL_MspInit+0x60>)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ce:	bf00      	nop
 80011d0:	3714      	adds	r7, #20
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr
 80011d8:	40021000 	.word	0x40021000
 80011dc:	40010000 	.word	0x40010000

080011e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08a      	sub	sp, #40	; 0x28
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e8:	f107 0314 	add.w	r3, r7, #20
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a1d      	ldr	r2, [pc, #116]	; (8001270 <HAL_I2C_MspInit+0x90>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d132      	bne.n	8001266 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001200:	4b1c      	ldr	r3, [pc, #112]	; (8001274 <HAL_I2C_MspInit+0x94>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	4a1b      	ldr	r2, [pc, #108]	; (8001274 <HAL_I2C_MspInit+0x94>)
 8001206:	f043 0308 	orr.w	r3, r3, #8
 800120a:	6193      	str	r3, [r2, #24]
 800120c:	4b19      	ldr	r3, [pc, #100]	; (8001274 <HAL_I2C_MspInit+0x94>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	f003 0308 	and.w	r3, r3, #8
 8001214:	613b      	str	r3, [r7, #16]
 8001216:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001218:	f44f 7340 	mov.w	r3, #768	; 0x300
 800121c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800121e:	2312      	movs	r3, #18
 8001220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001222:	2303      	movs	r3, #3
 8001224:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	4812      	ldr	r0, [pc, #72]	; (8001278 <HAL_I2C_MspInit+0x98>)
 800122e:	f000 fe37 	bl	8001ea0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001232:	4b12      	ldr	r3, [pc, #72]	; (800127c <HAL_I2C_MspInit+0x9c>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
 8001238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800123e:	627b      	str	r3, [r7, #36]	; 0x24
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	f043 0302 	orr.w	r3, r3, #2
 8001246:	627b      	str	r3, [r7, #36]	; 0x24
 8001248:	4a0c      	ldr	r2, [pc, #48]	; (800127c <HAL_I2C_MspInit+0x9c>)
 800124a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800124e:	4b09      	ldr	r3, [pc, #36]	; (8001274 <HAL_I2C_MspInit+0x94>)
 8001250:	69db      	ldr	r3, [r3, #28]
 8001252:	4a08      	ldr	r2, [pc, #32]	; (8001274 <HAL_I2C_MspInit+0x94>)
 8001254:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001258:	61d3      	str	r3, [r2, #28]
 800125a:	4b06      	ldr	r3, [pc, #24]	; (8001274 <HAL_I2C_MspInit+0x94>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001266:	bf00      	nop
 8001268:	3728      	adds	r7, #40	; 0x28
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40005400 	.word	0x40005400
 8001274:	40021000 	.word	0x40021000
 8001278:	40010c00 	.word	0x40010c00
 800127c:	40010000 	.word	0x40010000

08001280 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a1c      	ldr	r2, [pc, #112]	; (800130c <HAL_SPI_MspInit+0x8c>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d131      	bne.n	8001304 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80012a0:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012a2:	69db      	ldr	r3, [r3, #28]
 80012a4:	4a1a      	ldr	r2, [pc, #104]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012aa:	61d3      	str	r3, [r2, #28]
 80012ac:	4b18      	ldr	r3, [pc, #96]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012ae:	69db      	ldr	r3, [r3, #28]
 80012b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b8:	4b15      	ldr	r3, [pc, #84]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a14      	ldr	r2, [pc, #80]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012be:	f043 0308 	orr.w	r3, r3, #8
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b12      	ldr	r3, [pc, #72]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80012d0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80012d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d6:	2302      	movs	r3, #2
 80012d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012da:	2303      	movs	r3, #3
 80012dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012de:	f107 0310 	add.w	r3, r7, #16
 80012e2:	4619      	mov	r1, r3
 80012e4:	480b      	ldr	r0, [pc, #44]	; (8001314 <HAL_SPI_MspInit+0x94>)
 80012e6:	f000 fddb 	bl	8001ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f8:	f107 0310 	add.w	r3, r7, #16
 80012fc:	4619      	mov	r1, r3
 80012fe:	4805      	ldr	r0, [pc, #20]	; (8001314 <HAL_SPI_MspInit+0x94>)
 8001300:	f000 fdce 	bl	8001ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001304:	bf00      	nop
 8001306:	3720      	adds	r7, #32
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40003800 	.word	0x40003800
 8001310:	40021000 	.word	0x40021000
 8001314:	40010c00 	.word	0x40010c00

08001318 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08c      	sub	sp, #48	; 0x30
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 0320 	add.w	r3, r7, #32
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a3c      	ldr	r2, [pc, #240]	; (8001424 <HAL_TIM_Base_MspInit+0x10c>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d10c      	bne.n	8001352 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001338:	4b3b      	ldr	r3, [pc, #236]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	4a3a      	ldr	r2, [pc, #232]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 800133e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001342:	6193      	str	r3, [r2, #24]
 8001344:	4b38      	ldr	r3, [pc, #224]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800134c:	61fb      	str	r3, [r7, #28]
 800134e:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001350:	e064      	b.n	800141c <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM2)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800135a:	d12c      	bne.n	80013b6 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800135c:	4b32      	ldr	r3, [pc, #200]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 800135e:	69db      	ldr	r3, [r3, #28]
 8001360:	4a31      	ldr	r2, [pc, #196]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 8001362:	f043 0301 	orr.w	r3, r3, #1
 8001366:	61d3      	str	r3, [r2, #28]
 8001368:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	f003 0301 	and.w	r3, r3, #1
 8001370:	61bb      	str	r3, [r7, #24]
 8001372:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001374:	4b2c      	ldr	r3, [pc, #176]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a2b      	ldr	r2, [pc, #172]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 800137a:	f043 0304 	orr.w	r3, r3, #4
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b29      	ldr	r3, [pc, #164]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800138c:	2301      	movs	r3, #1
 800138e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	f107 0320 	add.w	r3, r7, #32
 800139c:	4619      	mov	r1, r3
 800139e:	4823      	ldr	r0, [pc, #140]	; (800142c <HAL_TIM_Base_MspInit+0x114>)
 80013a0:	f000 fd7e 	bl	8001ea0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2100      	movs	r1, #0
 80013a8:	201c      	movs	r0, #28
 80013aa:	f000 fb42 	bl	8001a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013ae:	201c      	movs	r0, #28
 80013b0:	f000 fb5b 	bl	8001a6a <HAL_NVIC_EnableIRQ>
}
 80013b4:	e032      	b.n	800141c <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM3)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a1d      	ldr	r2, [pc, #116]	; (8001430 <HAL_TIM_Base_MspInit+0x118>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d114      	bne.n	80013ea <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 80013c2:	69db      	ldr	r3, [r3, #28]
 80013c4:	4a18      	ldr	r2, [pc, #96]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 80013c6:	f043 0302 	orr.w	r3, r3, #2
 80013ca:	61d3      	str	r3, [r2, #28]
 80013cc:	4b16      	ldr	r3, [pc, #88]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	f003 0302 	and.w	r3, r3, #2
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80013d8:	2200      	movs	r2, #0
 80013da:	2100      	movs	r1, #0
 80013dc:	201d      	movs	r0, #29
 80013de:	f000 fb28 	bl	8001a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80013e2:	201d      	movs	r0, #29
 80013e4:	f000 fb41 	bl	8001a6a <HAL_NVIC_EnableIRQ>
}
 80013e8:	e018      	b.n	800141c <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM4)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a11      	ldr	r2, [pc, #68]	; (8001434 <HAL_TIM_Base_MspInit+0x11c>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d113      	bne.n	800141c <HAL_TIM_Base_MspInit+0x104>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80013f4:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	4a0b      	ldr	r2, [pc, #44]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 80013fa:	f043 0304 	orr.w	r3, r3, #4
 80013fe:	61d3      	str	r3, [r2, #28]
 8001400:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_TIM_Base_MspInit+0x110>)
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800140c:	2200      	movs	r2, #0
 800140e:	2100      	movs	r1, #0
 8001410:	201e      	movs	r0, #30
 8001412:	f000 fb0e 	bl	8001a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001416:	201e      	movs	r0, #30
 8001418:	f000 fb27 	bl	8001a6a <HAL_NVIC_EnableIRQ>
}
 800141c:	bf00      	nop
 800141e:	3730      	adds	r7, #48	; 0x30
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40012c00 	.word	0x40012c00
 8001428:	40021000 	.word	0x40021000
 800142c:	40010800 	.word	0x40010800
 8001430:	40000400 	.word	0x40000400
 8001434:	40000800 	.word	0x40000800

08001438 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b088      	sub	sp, #32
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0310 	add.w	r3, r7, #16
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a10      	ldr	r2, [pc, #64]	; (8001494 <HAL_TIM_MspPostInit+0x5c>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d118      	bne.n	800148a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001458:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <HAL_TIM_MspPostInit+0x60>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	4a0e      	ldr	r2, [pc, #56]	; (8001498 <HAL_TIM_MspPostInit+0x60>)
 800145e:	f043 0304 	orr.w	r3, r3, #4
 8001462:	6193      	str	r3, [r2, #24]
 8001464:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <HAL_TIM_MspPostInit+0x60>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = OUTZ1_Pin|OUTZ2_Pin|OUTZ3_Pin|OUTZ4_Pin;
 8001470:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001474:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2302      	movs	r3, #2
 800147c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	4619      	mov	r1, r3
 8001484:	4805      	ldr	r0, [pc, #20]	; (800149c <HAL_TIM_MspPostInit+0x64>)
 8001486:	f000 fd0b 	bl	8001ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800148a:	bf00      	nop
 800148c:	3720      	adds	r7, #32
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40012c00 	.word	0x40012c00
 8001498:	40021000 	.word	0x40021000
 800149c:	40010800 	.word	0x40010800

080014a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08a      	sub	sp, #40	; 0x28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a22      	ldr	r2, [pc, #136]	; (8001544 <HAL_UART_MspInit+0xa4>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d13d      	bne.n	800153c <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014c0:	4b21      	ldr	r3, [pc, #132]	; (8001548 <HAL_UART_MspInit+0xa8>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	4a20      	ldr	r2, [pc, #128]	; (8001548 <HAL_UART_MspInit+0xa8>)
 80014c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ca:	6193      	str	r3, [r2, #24]
 80014cc:	4b1e      	ldr	r3, [pc, #120]	; (8001548 <HAL_UART_MspInit+0xa8>)
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <HAL_UART_MspInit+0xa8>)
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	4a1a      	ldr	r2, [pc, #104]	; (8001548 <HAL_UART_MspInit+0xa8>)
 80014de:	f043 0308 	orr.w	r3, r3, #8
 80014e2:	6193      	str	r3, [r2, #24]
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <HAL_UART_MspInit+0xa8>)
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	f003 0308 	and.w	r3, r3, #8
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80014f0:	2340      	movs	r3, #64	; 0x40
 80014f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f4:	2302      	movs	r3, #2
 80014f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014f8:	2303      	movs	r3, #3
 80014fa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	4812      	ldr	r0, [pc, #72]	; (800154c <HAL_UART_MspInit+0xac>)
 8001504:	f000 fccc 	bl	8001ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001508:	2380      	movs	r3, #128	; 0x80
 800150a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800150c:	2300      	movs	r3, #0
 800150e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	4619      	mov	r1, r3
 800151a:	480c      	ldr	r0, [pc, #48]	; (800154c <HAL_UART_MspInit+0xac>)
 800151c:	f000 fcc0 	bl	8001ea0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <HAL_UART_MspInit+0xb0>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
 8001526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001528:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800152c:	627b      	str	r3, [r7, #36]	; 0x24
 800152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
 8001536:	4a06      	ldr	r2, [pc, #24]	; (8001550 <HAL_UART_MspInit+0xb0>)
 8001538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800153c:	bf00      	nop
 800153e:	3728      	adds	r7, #40	; 0x28
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40013800 	.word	0x40013800
 8001548:	40021000 	.word	0x40021000
 800154c:	40010c00 	.word	0x40010c00
 8001550:	40010000 	.word	0x40010000

08001554 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001558:	e7fe      	b.n	8001558 <NMI_Handler+0x4>

0800155a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800155a:	b480      	push	{r7}
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800155e:	e7fe      	b.n	800155e <HardFault_Handler+0x4>

08001560 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001564:	e7fe      	b.n	8001564 <MemManage_Handler+0x4>

08001566 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800156a:	e7fe      	b.n	800156a <BusFault_Handler+0x4>

0800156c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001570:	e7fe      	b.n	8001570 <UsageFault_Handler+0x4>

08001572 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001572:	b480      	push	{r7}
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001576:	bf00      	nop
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr

0800157e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800157e:	b480      	push	{r7}
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001582:	bf00      	nop
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr

0800158a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800158a:	b480      	push	{r7}
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr
	...

08001598 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	static uint16_t ticks = 0;
	ticks++;
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <SysTick_Handler+0x2c>)
 800159e:	881b      	ldrh	r3, [r3, #0]
 80015a0:	3301      	adds	r3, #1
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	4b07      	ldr	r3, [pc, #28]	; (80015c4 <SysTick_Handler+0x2c>)
 80015a6:	801a      	strh	r2, [r3, #0]
	if(ticks >= 1000) {
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <SysTick_Handler+0x2c>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015b0:	d304      	bcc.n	80015bc <SysTick_Handler+0x24>
		DHCP_time_handler();
 80015b2:	f7fe ff87 	bl	80004c4 <DHCP_time_handler>
		ticks = 0;
 80015b6:	4b03      	ldr	r3, [pc, #12]	; (80015c4 <SysTick_Handler+0x2c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	801a      	strh	r2, [r3, #0]
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015bc:	f000 f946 	bl	800184c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000158 	.word	0x20000158

080015c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015cc:	4802      	ldr	r0, [pc, #8]	; (80015d8 <TIM2_IRQHandler+0x10>)
 80015ce:	f002 f846 	bl	800365e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000488 	.word	0x20000488

080015dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	//HAL_TIM_Base_Stop_IT(&htim3);
	runFlag = COUNT_FRONT;		// Сработал таймер сброса таймера захвата, начинаем измерение.
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <TIM3_IRQHandler+0x28>)
 80015e2:	2228      	movs	r2, #40	; 0x28
 80015e4:	601a      	str	r2, [r3, #0]
	LED_PULSE
 80015e6:	2201      	movs	r2, #1
 80015e8:	2180      	movs	r1, #128	; 0x80
 80015ea:	4807      	ldr	r0, [pc, #28]	; (8001608 <TIM3_IRQHandler+0x2c>)
 80015ec:	f000 fddc 	bl	80021a8 <HAL_GPIO_WritePin>
 80015f0:	2200      	movs	r2, #0
 80015f2:	2180      	movs	r1, #128	; 0x80
 80015f4:	4804      	ldr	r0, [pc, #16]	; (8001608 <TIM3_IRQHandler+0x2c>)
 80015f6:	f000 fdd7 	bl	80021a8 <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015fa:	4804      	ldr	r0, [pc, #16]	; (800160c <TIM3_IRQHandler+0x30>)
 80015fc:	f002 f82f 	bl	800365e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}
 8001604:	200001a8 	.word	0x200001a8
 8001608:	40010800 	.word	0x40010800
 800160c:	200003b0 	.word	0x200003b0

08001610 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	* 3 - Z4 >> Z2
	*/

	//captureStart = 0;
	//runFlag = COUNT_FRONT;
	front_sum = 0;
 8001614:	4b2e      	ldr	r3, [pc, #184]	; (80016d0 <TIM4_IRQHandler+0xc0>)
 8001616:	2200      	movs	r2, #0
 8001618:	801a      	strh	r2, [r3, #0]
	runFlag = 0;
 800161a:	4b2e      	ldr	r3, [pc, #184]	; (80016d4 <TIM4_IRQHandler+0xc4>)
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
	#ifdef SYSTICK_DISABLE
	  SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;  // Выключение SysTick
 8001620:	4b2d      	ldr	r3, [pc, #180]	; (80016d8 <TIM4_IRQHandler+0xc8>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a2c      	ldr	r2, [pc, #176]	; (80016d8 <TIM4_IRQHandler+0xc8>)
 8001626:	f023 0301 	bic.w	r3, r3, #1
 800162a:	6013      	str	r3, [r2, #0]
	#endif
	HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_1);
 800162c:	2100      	movs	r1, #0
 800162e:	482b      	ldr	r0, [pc, #172]	; (80016dc <TIM4_IRQHandler+0xcc>)
 8001630:	f001 fd52 	bl	80030d8 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_2);
 8001634:	2104      	movs	r1, #4
 8001636:	4829      	ldr	r0, [pc, #164]	; (80016dc <TIM4_IRQHandler+0xcc>)
 8001638:	f001 fd4e 	bl	80030d8 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_3);
 800163c:	2108      	movs	r1, #8
 800163e:	4827      	ldr	r0, [pc, #156]	; (80016dc <TIM4_IRQHandler+0xcc>)
 8001640:	f001 fd4a 	bl	80030d8 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_4);
 8001644:	210c      	movs	r1, #12
 8001646:	4825      	ldr	r0, [pc, #148]	; (80016dc <TIM4_IRQHandler+0xcc>)
 8001648:	f001 fd46 	bl	80030d8 <HAL_TIM_OC_Stop>

	/* Отключим все мультиплексоры */
	receiversOff
 800164c:	4b24      	ldr	r3, [pc, #144]	; (80016e0 <TIM4_IRQHandler+0xd0>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4a23      	ldr	r2, [pc, #140]	; (80016e0 <TIM4_IRQHandler+0xd0>)
 8001652:	f023 031e 	bic.w	r3, r3, #30
 8001656:	60d3      	str	r3, [r2, #12]
 8001658:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <TIM4_IRQHandler+0xd4>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	4a21      	ldr	r2, [pc, #132]	; (80016e4 <TIM4_IRQHandler+0xd4>)
 800165e:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8001662:	60d3      	str	r3, [r2, #12]
	/* Set all timer channels for output mode */
	GPIOA->CRH = (GPIOA->CRH & ~(GPIO_CRH_CNF8_0 | GPIO_CRH_CNF9_0 | GPIO_CRH_CNF10_0 | GPIO_CRH_CNF11_0))
 8001664:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <TIM4_IRQHandler+0xd8>)
 8001666:	685b      	ldr	r3, [r3, #4]
			| (GPIO_CRH_CNF8_1 | GPIO_CRH_MODE8_1 | GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9_1 | GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10_1 | GPIO_CRH_CNF11_1 | GPIO_CRH_MODE11_1);
 8001668:	f423 436e 	bic.w	r3, r3, #60928	; 0xee00
 800166c:	f023 03ee 	bic.w	r3, r3, #238	; 0xee
	GPIOA->CRH = (GPIOA->CRH & ~(GPIO_CRH_CNF8_0 | GPIO_CRH_CNF9_0 | GPIO_CRH_CNF10_0 | GPIO_CRH_CNF11_0))
 8001670:	4a1d      	ldr	r2, [pc, #116]	; (80016e8 <TIM4_IRQHandler+0xd8>)
			| (GPIO_CRH_CNF8_1 | GPIO_CRH_MODE8_1 | GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9_1 | GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10_1 | GPIO_CRH_CNF11_1 | GPIO_CRH_MODE11_1);
 8001672:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 8001676:	f043 03aa 	orr.w	r3, r3, #170	; 0xaa
	GPIOA->CRH = (GPIOA->CRH & ~(GPIO_CRH_CNF8_0 | GPIO_CRH_CNF9_0 | GPIO_CRH_CNF10_0 | GPIO_CRH_CNF11_0))
 800167a:	6053      	str	r3, [r2, #4]

	TIM3->ARR = C_13; 		// Коррекция для таймера запуска измерения Z13
 800167c:	4b1b      	ldr	r3, [pc, #108]	; (80016ec <TIM4_IRQHandler+0xdc>)
 800167e:	881a      	ldrh	r2, [r3, #0]
 8001680:	4b1b      	ldr	r3, [pc, #108]	; (80016f0 <TIM4_IRQHandler+0xe0>)
 8001682:	62da      	str	r2, [r3, #44]	; 0x2c
	setZ3receive
 8001684:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <TIM4_IRQHandler+0xd0>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	4a15      	ldr	r2, [pc, #84]	; (80016e0 <TIM4_IRQHandler+0xd0>)
 800168a:	f043 0308 	orr.w	r3, r3, #8
 800168e:	60d3      	str	r3, [r2, #12]
 8001690:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <TIM4_IRQHandler+0xd8>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001698:	4a13      	ldr	r2, [pc, #76]	; (80016e8 <TIM4_IRQHandler+0xd8>)
 800169a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800169e:	6053      	str	r3, [r2, #4]
 80016a0:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <TIM4_IRQHandler+0xd4>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	4a0f      	ldr	r2, [pc, #60]	; (80016e4 <TIM4_IRQHandler+0xd4>)
 80016a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80016aa:	60d3      	str	r3, [r2, #12]
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 80016ac:	2100      	movs	r1, #0
 80016ae:	480b      	ldr	r0, [pc, #44]	; (80016dc <TIM4_IRQHandler+0xcc>)
 80016b0:	f001 fc70 	bl	8002f94 <HAL_TIM_OC_Start>

	START_CAPTURE
 80016b4:	2100      	movs	r1, #0
 80016b6:	480f      	ldr	r0, [pc, #60]	; (80016f4 <TIM4_IRQHandler+0xe4>)
 80016b8:	f001 fdca 	bl	8003250 <HAL_TIM_IC_Start_IT>
 80016bc:	2104      	movs	r1, #4
 80016be:	480d      	ldr	r0, [pc, #52]	; (80016f4 <TIM4_IRQHandler+0xe4>)
 80016c0:	f001 fdc6 	bl	8003250 <HAL_TIM_IC_Start_IT>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80016c4:	480c      	ldr	r0, [pc, #48]	; (80016f8 <TIM4_IRQHandler+0xe8>)
 80016c6:	f001 ffca 	bl	800365e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	200001a0 	.word	0x200001a0
 80016d4:	200001a8 	.word	0x200001a8
 80016d8:	e000e010 	.word	0xe000e010
 80016dc:	20000440 	.word	0x20000440
 80016e0:	40010c00 	.word	0x40010c00
 80016e4:	40011000 	.word	0x40011000
 80016e8:	40010800 	.word	0x40010800
 80016ec:	200001ae 	.word	0x200001ae
 80016f0:	40000400 	.word	0x40000400
 80016f4:	20000488 	.word	0x20000488
 80016f8:	2000030c 	.word	0x2000030c

080016fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001704:	4a14      	ldr	r2, [pc, #80]	; (8001758 <_sbrk+0x5c>)
 8001706:	4b15      	ldr	r3, [pc, #84]	; (800175c <_sbrk+0x60>)
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001710:	4b13      	ldr	r3, [pc, #76]	; (8001760 <_sbrk+0x64>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d102      	bne.n	800171e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <_sbrk+0x64>)
 800171a:	4a12      	ldr	r2, [pc, #72]	; (8001764 <_sbrk+0x68>)
 800171c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800171e:	4b10      	ldr	r3, [pc, #64]	; (8001760 <_sbrk+0x64>)
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4413      	add	r3, r2
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	429a      	cmp	r2, r3
 800172a:	d207      	bcs.n	800173c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800172c:	f003 f9b2 	bl	8004a94 <__errno>
 8001730:	4603      	mov	r3, r0
 8001732:	220c      	movs	r2, #12
 8001734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001736:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800173a:	e009      	b.n	8001750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001742:	4b07      	ldr	r3, [pc, #28]	; (8001760 <_sbrk+0x64>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	4a05      	ldr	r2, [pc, #20]	; (8001760 <_sbrk+0x64>)
 800174c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800174e:	68fb      	ldr	r3, [r7, #12]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20005000 	.word	0x20005000
 800175c:	00000400 	.word	0x00000400
 8001760:	2000015c 	.word	0x2000015c
 8001764:	20000510 	.word	0x20000510

08001768 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr

08001774 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001774:	480c      	ldr	r0, [pc, #48]	; (80017a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001776:	490d      	ldr	r1, [pc, #52]	; (80017ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001778:	4a0d      	ldr	r2, [pc, #52]	; (80017b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800177c:	e002      	b.n	8001784 <LoopCopyDataInit>

0800177e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001782:	3304      	adds	r3, #4

08001784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001788:	d3f9      	bcc.n	800177e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178a:	4a0a      	ldr	r2, [pc, #40]	; (80017b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800178c:	4c0a      	ldr	r4, [pc, #40]	; (80017b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001790:	e001      	b.n	8001796 <LoopFillZerobss>

08001792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001794:	3204      	adds	r2, #4

08001796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001798:	d3fb      	bcc.n	8001792 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800179a:	f7ff ffe5 	bl	8001768 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800179e:	f003 f97f 	bl	8004aa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017a2:	f7ff f82f 	bl	8000804 <main>
  bx lr
 80017a6:	4770      	bx	lr
  ldr r0, =_sdata
 80017a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017b0:	08005478 	.word	0x08005478
  ldr r2, =_sbss
 80017b4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017b8:	20000510 	.word	0x20000510

080017bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017bc:	e7fe      	b.n	80017bc <ADC1_2_IRQHandler>
	...

080017c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c4:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <HAL_Init+0x28>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <HAL_Init+0x28>)
 80017ca:	f043 0310 	orr.w	r3, r3, #16
 80017ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d0:	2003      	movs	r0, #3
 80017d2:	f000 f923 	bl	8001a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017d6:	2000      	movs	r0, #0
 80017d8:	f000 f808 	bl	80017ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017dc:	f7ff fcce 	bl	800117c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40022000 	.word	0x40022000

080017ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f4:	4b12      	ldr	r3, [pc, #72]	; (8001840 <HAL_InitTick+0x54>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	4b12      	ldr	r3, [pc, #72]	; (8001844 <HAL_InitTick+0x58>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	4619      	mov	r1, r3
 80017fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001802:	fbb3 f3f1 	udiv	r3, r3, r1
 8001806:	fbb2 f3f3 	udiv	r3, r2, r3
 800180a:	4618      	mov	r0, r3
 800180c:	f000 f93b 	bl	8001a86 <HAL_SYSTICK_Config>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e00e      	b.n	8001838 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b0f      	cmp	r3, #15
 800181e:	d80a      	bhi.n	8001836 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001820:	2200      	movs	r2, #0
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001828:	f000 f903 	bl	8001a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800182c:	4a06      	ldr	r2, [pc, #24]	; (8001848 <HAL_InitTick+0x5c>)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001832:	2300      	movs	r3, #0
 8001834:	e000      	b.n	8001838 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000000 	.word	0x20000000
 8001844:	20000008 	.word	0x20000008
 8001848:	20000004 	.word	0x20000004

0800184c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001850:	4b05      	ldr	r3, [pc, #20]	; (8001868 <HAL_IncTick+0x1c>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	461a      	mov	r2, r3
 8001856:	4b05      	ldr	r3, [pc, #20]	; (800186c <HAL_IncTick+0x20>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4413      	add	r3, r2
 800185c:	4a03      	ldr	r2, [pc, #12]	; (800186c <HAL_IncTick+0x20>)
 800185e:	6013      	str	r3, [r2, #0]
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	bc80      	pop	{r7}
 8001866:	4770      	bx	lr
 8001868:	20000008 	.word	0x20000008
 800186c:	200004d8 	.word	0x200004d8

08001870 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return uwTick;
 8001874:	4b02      	ldr	r3, [pc, #8]	; (8001880 <HAL_GetTick+0x10>)
 8001876:	681b      	ldr	r3, [r3, #0]
}
 8001878:	4618      	mov	r0, r3
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr
 8001880:	200004d8 	.word	0x200004d8

08001884 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018a0:	4013      	ands	r3, r2
 80018a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018b6:	4a04      	ldr	r2, [pc, #16]	; (80018c8 <__NVIC_SetPriorityGrouping+0x44>)
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	60d3      	str	r3, [r2, #12]
}
 80018bc:	bf00      	nop
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018d0:	4b04      	ldr	r3, [pc, #16]	; (80018e4 <__NVIC_GetPriorityGrouping+0x18>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	0a1b      	lsrs	r3, r3, #8
 80018d6:	f003 0307 	and.w	r3, r3, #7
}
 80018da:	4618      	mov	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	db0b      	blt.n	8001912 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	f003 021f 	and.w	r2, r3, #31
 8001900:	4906      	ldr	r1, [pc, #24]	; (800191c <__NVIC_EnableIRQ+0x34>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	095b      	lsrs	r3, r3, #5
 8001908:	2001      	movs	r0, #1
 800190a:	fa00 f202 	lsl.w	r2, r0, r2
 800190e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	e000e100 	.word	0xe000e100

08001920 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	6039      	str	r1, [r7, #0]
 800192a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001930:	2b00      	cmp	r3, #0
 8001932:	db0a      	blt.n	800194a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	b2da      	uxtb	r2, r3
 8001938:	490c      	ldr	r1, [pc, #48]	; (800196c <__NVIC_SetPriority+0x4c>)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	0112      	lsls	r2, r2, #4
 8001940:	b2d2      	uxtb	r2, r2
 8001942:	440b      	add	r3, r1
 8001944:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001948:	e00a      	b.n	8001960 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	b2da      	uxtb	r2, r3
 800194e:	4908      	ldr	r1, [pc, #32]	; (8001970 <__NVIC_SetPriority+0x50>)
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	3b04      	subs	r3, #4
 8001958:	0112      	lsls	r2, r2, #4
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	440b      	add	r3, r1
 800195e:	761a      	strb	r2, [r3, #24]
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	bc80      	pop	{r7}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	e000e100 	.word	0xe000e100
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001974:	b480      	push	{r7}
 8001976:	b089      	sub	sp, #36	; 0x24
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	f1c3 0307 	rsb	r3, r3, #7
 800198e:	2b04      	cmp	r3, #4
 8001990:	bf28      	it	cs
 8001992:	2304      	movcs	r3, #4
 8001994:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	3304      	adds	r3, #4
 800199a:	2b06      	cmp	r3, #6
 800199c:	d902      	bls.n	80019a4 <NVIC_EncodePriority+0x30>
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	3b03      	subs	r3, #3
 80019a2:	e000      	b.n	80019a6 <NVIC_EncodePriority+0x32>
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43da      	mvns	r2, r3
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	401a      	ands	r2, r3
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	fa01 f303 	lsl.w	r3, r1, r3
 80019c6:	43d9      	mvns	r1, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019cc:	4313      	orrs	r3, r2
         );
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3724      	adds	r7, #36	; 0x24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr

080019d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3b01      	subs	r3, #1
 80019e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e8:	d301      	bcc.n	80019ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ea:	2301      	movs	r3, #1
 80019ec:	e00f      	b.n	8001a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ee:	4a0a      	ldr	r2, [pc, #40]	; (8001a18 <SysTick_Config+0x40>)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f6:	210f      	movs	r1, #15
 80019f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019fc:	f7ff ff90 	bl	8001920 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a00:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <SysTick_Config+0x40>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a06:	4b04      	ldr	r3, [pc, #16]	; (8001a18 <SysTick_Config+0x40>)
 8001a08:	2207      	movs	r2, #7
 8001a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	e000e010 	.word	0xe000e010

08001a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff2d 	bl	8001884 <__NVIC_SetPriorityGrouping>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b086      	sub	sp, #24
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
 8001a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a44:	f7ff ff42 	bl	80018cc <__NVIC_GetPriorityGrouping>
 8001a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	6978      	ldr	r0, [r7, #20]
 8001a50:	f7ff ff90 	bl	8001974 <NVIC_EncodePriority>
 8001a54:	4602      	mov	r2, r0
 8001a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ff5f 	bl	8001920 <__NVIC_SetPriority>
}
 8001a62:	bf00      	nop
 8001a64:	3718      	adds	r7, #24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff35 	bl	80018e8 <__NVIC_EnableIRQ>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff ffa2 	bl	80019d8 <SysTick_Config>
 8001a94:	4603      	mov	r3, r0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aa2:	b087      	sub	sp, #28
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001aba:	4b2f      	ldr	r3, [pc, #188]	; (8001b78 <HAL_FLASH_Program+0xd8>)
 8001abc:	7e1b      	ldrb	r3, [r3, #24]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d101      	bne.n	8001ac6 <HAL_FLASH_Program+0x26>
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	e054      	b.n	8001b70 <HAL_FLASH_Program+0xd0>
 8001ac6:	4b2c      	ldr	r3, [pc, #176]	; (8001b78 <HAL_FLASH_Program+0xd8>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001acc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ad0:	f000 f8a8 	bl	8001c24 <FLASH_WaitForLastOperation>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d144      	bne.n	8001b68 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d102      	bne.n	8001aea <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	757b      	strb	r3, [r7, #21]
 8001ae8:	e007      	b.n	8001afa <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d102      	bne.n	8001af6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001af0:	2302      	movs	r3, #2
 8001af2:	757b      	strb	r3, [r7, #21]
 8001af4:	e001      	b.n	8001afa <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001af6:	2304      	movs	r3, #4
 8001af8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001afa:	2300      	movs	r3, #0
 8001afc:	75bb      	strb	r3, [r7, #22]
 8001afe:	e02d      	b.n	8001b5c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001b00:	7dbb      	ldrb	r3, [r7, #22]
 8001b02:	005a      	lsls	r2, r3, #1
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	eb02 0c03 	add.w	ip, r2, r3
 8001b0a:	7dbb      	ldrb	r3, [r7, #22]
 8001b0c:	0119      	lsls	r1, r3, #4
 8001b0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b12:	f1c1 0620 	rsb	r6, r1, #32
 8001b16:	f1a1 0020 	sub.w	r0, r1, #32
 8001b1a:	fa22 f401 	lsr.w	r4, r2, r1
 8001b1e:	fa03 f606 	lsl.w	r6, r3, r6
 8001b22:	4334      	orrs	r4, r6
 8001b24:	fa23 f000 	lsr.w	r0, r3, r0
 8001b28:	4304      	orrs	r4, r0
 8001b2a:	fa23 f501 	lsr.w	r5, r3, r1
 8001b2e:	b2a3      	uxth	r3, r4
 8001b30:	4619      	mov	r1, r3
 8001b32:	4660      	mov	r0, ip
 8001b34:	f000 f85a 	bl	8001bec <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b3c:	f000 f872 	bl	8001c24 <FLASH_WaitForLastOperation>
 8001b40:	4603      	mov	r3, r0
 8001b42:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001b44:	4b0d      	ldr	r3, [pc, #52]	; (8001b7c <HAL_FLASH_Program+0xdc>)
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	4a0c      	ldr	r2, [pc, #48]	; (8001b7c <HAL_FLASH_Program+0xdc>)
 8001b4a:	f023 0301 	bic.w	r3, r3, #1
 8001b4e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001b50:	7dfb      	ldrb	r3, [r7, #23]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d107      	bne.n	8001b66 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001b56:	7dbb      	ldrb	r3, [r7, #22]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	75bb      	strb	r3, [r7, #22]
 8001b5c:	7dba      	ldrb	r2, [r7, #22]
 8001b5e:	7d7b      	ldrb	r3, [r7, #21]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d3cd      	bcc.n	8001b00 <HAL_FLASH_Program+0x60>
 8001b64:	e000      	b.n	8001b68 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001b66:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001b68:	4b03      	ldr	r3, [pc, #12]	; (8001b78 <HAL_FLASH_Program+0xd8>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	761a      	strb	r2, [r3, #24]

  return status;
 8001b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	371c      	adds	r7, #28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b78:	200004e0 	.word	0x200004e0
 8001b7c:	40022000 	.word	0x40022000

08001b80 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	; (8001bc0 <HAL_FLASH_Unlock+0x40>)
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d00d      	beq.n	8001bb2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <HAL_FLASH_Unlock+0x40>)
 8001b98:	4a0a      	ldr	r2, [pc, #40]	; (8001bc4 <HAL_FLASH_Unlock+0x44>)
 8001b9a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001b9c:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <HAL_FLASH_Unlock+0x40>)
 8001b9e:	4a0a      	ldr	r2, [pc, #40]	; (8001bc8 <HAL_FLASH_Unlock+0x48>)
 8001ba0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <HAL_FLASH_Unlock+0x40>)
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	40022000 	.word	0x40022000
 8001bc4:	45670123 	.word	0x45670123
 8001bc8:	cdef89ab 	.word	0xcdef89ab

08001bcc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <HAL_FLASH_Lock+0x1c>)
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	4a04      	ldr	r2, [pc, #16]	; (8001be8 <HAL_FLASH_Lock+0x1c>)
 8001bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bda:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bc80      	pop	{r7}
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40022000 	.word	0x40022000

08001bec <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001bf8:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <FLASH_Program_HalfWord+0x30>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <FLASH_Program_HalfWord+0x34>)
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	4a07      	ldr	r2, [pc, #28]	; (8001c20 <FLASH_Program_HalfWord+0x34>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	887a      	ldrh	r2, [r7, #2]
 8001c0e:	801a      	strh	r2, [r3, #0]
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bc80      	pop	{r7}
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	200004e0 	.word	0x200004e0
 8001c20:	40022000 	.word	0x40022000

08001c24 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001c2c:	f7ff fe20 	bl	8001870 <HAL_GetTick>
 8001c30:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001c32:	e010      	b.n	8001c56 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c3a:	d00c      	beq.n	8001c56 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d007      	beq.n	8001c52 <FLASH_WaitForLastOperation+0x2e>
 8001c42:	f7ff fe15 	bl	8001870 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d201      	bcs.n	8001c56 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e025      	b.n	8001ca2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001c56:	4b15      	ldr	r3, [pc, #84]	; (8001cac <FLASH_WaitForLastOperation+0x88>)
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1e8      	bne.n	8001c34 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001c62:	4b12      	ldr	r3, [pc, #72]	; (8001cac <FLASH_WaitForLastOperation+0x88>)
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	f003 0320 	and.w	r3, r3, #32
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d002      	beq.n	8001c74 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	; (8001cac <FLASH_WaitForLastOperation+0x88>)
 8001c70:	2220      	movs	r2, #32
 8001c72:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001c74:	4b0d      	ldr	r3, [pc, #52]	; (8001cac <FLASH_WaitForLastOperation+0x88>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	f003 0310 	and.w	r3, r3, #16
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d10b      	bne.n	8001c98 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001c80:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <FLASH_WaitForLastOperation+0x88>)
 8001c82:	69db      	ldr	r3, [r3, #28]
 8001c84:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d105      	bne.n	8001c98 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001c8c:	4b07      	ldr	r3, [pc, #28]	; (8001cac <FLASH_WaitForLastOperation+0x88>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001c98:	f000 f80a 	bl	8001cb0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e000      	b.n	8001ca2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40022000 	.word	0x40022000

08001cb0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001cba:	4b23      	ldr	r3, [pc, #140]	; (8001d48 <FLASH_SetErrorCode+0x98>)
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	f003 0310 	and.w	r3, r3, #16
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d009      	beq.n	8001cda <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001cc6:	4b21      	ldr	r3, [pc, #132]	; (8001d4c <FLASH_SetErrorCode+0x9c>)
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	f043 0302 	orr.w	r3, r3, #2
 8001cce:	4a1f      	ldr	r2, [pc, #124]	; (8001d4c <FLASH_SetErrorCode+0x9c>)
 8001cd0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f043 0310 	orr.w	r3, r3, #16
 8001cd8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001cda:	4b1b      	ldr	r3, [pc, #108]	; (8001d48 <FLASH_SetErrorCode+0x98>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d009      	beq.n	8001cfa <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001ce6:	4b19      	ldr	r3, [pc, #100]	; (8001d4c <FLASH_SetErrorCode+0x9c>)
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	4a17      	ldr	r2, [pc, #92]	; (8001d4c <FLASH_SetErrorCode+0x9c>)
 8001cf0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f043 0304 	orr.w	r3, r3, #4
 8001cf8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001cfa:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <FLASH_SetErrorCode+0x98>)
 8001cfc:	69db      	ldr	r3, [r3, #28]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d00b      	beq.n	8001d1e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <FLASH_SetErrorCode+0x9c>)
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	f043 0304 	orr.w	r3, r3, #4
 8001d0e:	4a0f      	ldr	r2, [pc, #60]	; (8001d4c <FLASH_SetErrorCode+0x9c>)
 8001d10:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001d12:	4b0d      	ldr	r3, [pc, #52]	; (8001d48 <FLASH_SetErrorCode+0x98>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	4a0c      	ldr	r2, [pc, #48]	; (8001d48 <FLASH_SetErrorCode+0x98>)
 8001d18:	f023 0301 	bic.w	r3, r3, #1
 8001d1c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f240 1201 	movw	r2, #257	; 0x101
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d106      	bne.n	8001d36 <FLASH_SetErrorCode+0x86>
 8001d28:	4b07      	ldr	r3, [pc, #28]	; (8001d48 <FLASH_SetErrorCode+0x98>)
 8001d2a:	69db      	ldr	r3, [r3, #28]
 8001d2c:	4a06      	ldr	r2, [pc, #24]	; (8001d48 <FLASH_SetErrorCode+0x98>)
 8001d2e:	f023 0301 	bic.w	r3, r3, #1
 8001d32:	61d3      	str	r3, [r2, #28]
}  
 8001d34:	e002      	b.n	8001d3c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001d36:	4a04      	ldr	r2, [pc, #16]	; (8001d48 <FLASH_SetErrorCode+0x98>)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	60d3      	str	r3, [r2, #12]
}  
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	40022000 	.word	0x40022000
 8001d4c:	200004e0 	.word	0x200004e0

08001d50 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d62:	4b2f      	ldr	r3, [pc, #188]	; (8001e20 <HAL_FLASHEx_Erase+0xd0>)
 8001d64:	7e1b      	ldrb	r3, [r3, #24]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d101      	bne.n	8001d6e <HAL_FLASHEx_Erase+0x1e>
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	e053      	b.n	8001e16 <HAL_FLASHEx_Erase+0xc6>
 8001d6e:	4b2c      	ldr	r3, [pc, #176]	; (8001e20 <HAL_FLASHEx_Erase+0xd0>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d116      	bne.n	8001daa <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001d7c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d80:	f7ff ff50 	bl	8001c24 <FLASH_WaitForLastOperation>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d141      	bne.n	8001e0e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8001d8a:	2001      	movs	r0, #1
 8001d8c:	f000 f84c 	bl	8001e28 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d90:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d94:	f7ff ff46 	bl	8001c24 <FLASH_WaitForLastOperation>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001d9c:	4b21      	ldr	r3, [pc, #132]	; (8001e24 <HAL_FLASHEx_Erase+0xd4>)
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	4a20      	ldr	r2, [pc, #128]	; (8001e24 <HAL_FLASHEx_Erase+0xd4>)
 8001da2:	f023 0304 	bic.w	r3, r3, #4
 8001da6:	6113      	str	r3, [r2, #16]
 8001da8:	e031      	b.n	8001e0e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001daa:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001dae:	f7ff ff39 	bl	8001c24 <FLASH_WaitForLastOperation>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d12a      	bne.n	8001e0e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001dbe:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	e019      	b.n	8001dfc <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001dc8:	68b8      	ldr	r0, [r7, #8]
 8001dca:	f000 f849 	bl	8001e60 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001dce:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001dd2:	f7ff ff27 	bl	8001c24 <FLASH_WaitForLastOperation>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001dda:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <HAL_FLASHEx_Erase+0xd4>)
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	4a11      	ldr	r2, [pc, #68]	; (8001e24 <HAL_FLASHEx_Erase+0xd4>)
 8001de0:	f023 0302 	bic.w	r3, r3, #2
 8001de4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	601a      	str	r2, [r3, #0]
            break;
 8001df2:	e00c      	b.n	8001e0e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001dfa:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	029a      	lsls	r2, r3, #10
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d3dc      	bcc.n	8001dc8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001e0e:	4b04      	ldr	r3, [pc, #16]	; (8001e20 <HAL_FLASHEx_Erase+0xd0>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	761a      	strb	r2, [r3, #24]

  return status;
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200004e0 	.word	0x200004e0
 8001e24:	40022000 	.word	0x40022000

08001e28 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e30:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <FLASH_MassErase+0x30>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001e36:	4b09      	ldr	r3, [pc, #36]	; (8001e5c <FLASH_MassErase+0x34>)
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	4a08      	ldr	r2, [pc, #32]	; (8001e5c <FLASH_MassErase+0x34>)
 8001e3c:	f043 0304 	orr.w	r3, r3, #4
 8001e40:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001e42:	4b06      	ldr	r3, [pc, #24]	; (8001e5c <FLASH_MassErase+0x34>)
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	4a05      	ldr	r2, [pc, #20]	; (8001e5c <FLASH_MassErase+0x34>)
 8001e48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e4c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr
 8001e58:	200004e0 	.word	0x200004e0
 8001e5c:	40022000 	.word	0x40022000

08001e60 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e68:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <FLASH_PageErase+0x38>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <FLASH_PageErase+0x3c>)
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <FLASH_PageErase+0x3c>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001e7a:	4a08      	ldr	r2, [pc, #32]	; (8001e9c <FLASH_PageErase+0x3c>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001e80:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <FLASH_PageErase+0x3c>)
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	4a05      	ldr	r2, [pc, #20]	; (8001e9c <FLASH_PageErase+0x3c>)
 8001e86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e8a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	200004e0 	.word	0x200004e0
 8001e9c:	40022000 	.word	0x40022000

08001ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b08b      	sub	sp, #44	; 0x2c
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eb2:	e169      	b.n	8002188 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	69fa      	ldr	r2, [r7, #28]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	f040 8158 	bne.w	8002182 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	4a9a      	ldr	r2, [pc, #616]	; (8002140 <HAL_GPIO_Init+0x2a0>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d05e      	beq.n	8001f9a <HAL_GPIO_Init+0xfa>
 8001edc:	4a98      	ldr	r2, [pc, #608]	; (8002140 <HAL_GPIO_Init+0x2a0>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d875      	bhi.n	8001fce <HAL_GPIO_Init+0x12e>
 8001ee2:	4a98      	ldr	r2, [pc, #608]	; (8002144 <HAL_GPIO_Init+0x2a4>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d058      	beq.n	8001f9a <HAL_GPIO_Init+0xfa>
 8001ee8:	4a96      	ldr	r2, [pc, #600]	; (8002144 <HAL_GPIO_Init+0x2a4>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d86f      	bhi.n	8001fce <HAL_GPIO_Init+0x12e>
 8001eee:	4a96      	ldr	r2, [pc, #600]	; (8002148 <HAL_GPIO_Init+0x2a8>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d052      	beq.n	8001f9a <HAL_GPIO_Init+0xfa>
 8001ef4:	4a94      	ldr	r2, [pc, #592]	; (8002148 <HAL_GPIO_Init+0x2a8>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d869      	bhi.n	8001fce <HAL_GPIO_Init+0x12e>
 8001efa:	4a94      	ldr	r2, [pc, #592]	; (800214c <HAL_GPIO_Init+0x2ac>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d04c      	beq.n	8001f9a <HAL_GPIO_Init+0xfa>
 8001f00:	4a92      	ldr	r2, [pc, #584]	; (800214c <HAL_GPIO_Init+0x2ac>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d863      	bhi.n	8001fce <HAL_GPIO_Init+0x12e>
 8001f06:	4a92      	ldr	r2, [pc, #584]	; (8002150 <HAL_GPIO_Init+0x2b0>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d046      	beq.n	8001f9a <HAL_GPIO_Init+0xfa>
 8001f0c:	4a90      	ldr	r2, [pc, #576]	; (8002150 <HAL_GPIO_Init+0x2b0>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d85d      	bhi.n	8001fce <HAL_GPIO_Init+0x12e>
 8001f12:	2b12      	cmp	r3, #18
 8001f14:	d82a      	bhi.n	8001f6c <HAL_GPIO_Init+0xcc>
 8001f16:	2b12      	cmp	r3, #18
 8001f18:	d859      	bhi.n	8001fce <HAL_GPIO_Init+0x12e>
 8001f1a:	a201      	add	r2, pc, #4	; (adr r2, 8001f20 <HAL_GPIO_Init+0x80>)
 8001f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f20:	08001f9b 	.word	0x08001f9b
 8001f24:	08001f75 	.word	0x08001f75
 8001f28:	08001f87 	.word	0x08001f87
 8001f2c:	08001fc9 	.word	0x08001fc9
 8001f30:	08001fcf 	.word	0x08001fcf
 8001f34:	08001fcf 	.word	0x08001fcf
 8001f38:	08001fcf 	.word	0x08001fcf
 8001f3c:	08001fcf 	.word	0x08001fcf
 8001f40:	08001fcf 	.word	0x08001fcf
 8001f44:	08001fcf 	.word	0x08001fcf
 8001f48:	08001fcf 	.word	0x08001fcf
 8001f4c:	08001fcf 	.word	0x08001fcf
 8001f50:	08001fcf 	.word	0x08001fcf
 8001f54:	08001fcf 	.word	0x08001fcf
 8001f58:	08001fcf 	.word	0x08001fcf
 8001f5c:	08001fcf 	.word	0x08001fcf
 8001f60:	08001fcf 	.word	0x08001fcf
 8001f64:	08001f7d 	.word	0x08001f7d
 8001f68:	08001f91 	.word	0x08001f91
 8001f6c:	4a79      	ldr	r2, [pc, #484]	; (8002154 <HAL_GPIO_Init+0x2b4>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d013      	beq.n	8001f9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f72:	e02c      	b.n	8001fce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	623b      	str	r3, [r7, #32]
          break;
 8001f7a:	e029      	b.n	8001fd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	3304      	adds	r3, #4
 8001f82:	623b      	str	r3, [r7, #32]
          break;
 8001f84:	e024      	b.n	8001fd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	3308      	adds	r3, #8
 8001f8c:	623b      	str	r3, [r7, #32]
          break;
 8001f8e:	e01f      	b.n	8001fd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	330c      	adds	r3, #12
 8001f96:	623b      	str	r3, [r7, #32]
          break;
 8001f98:	e01a      	b.n	8001fd0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d102      	bne.n	8001fa8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fa2:	2304      	movs	r3, #4
 8001fa4:	623b      	str	r3, [r7, #32]
          break;
 8001fa6:	e013      	b.n	8001fd0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d105      	bne.n	8001fbc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fb0:	2308      	movs	r3, #8
 8001fb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69fa      	ldr	r2, [r7, #28]
 8001fb8:	611a      	str	r2, [r3, #16]
          break;
 8001fba:	e009      	b.n	8001fd0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fbc:	2308      	movs	r3, #8
 8001fbe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	69fa      	ldr	r2, [r7, #28]
 8001fc4:	615a      	str	r2, [r3, #20]
          break;
 8001fc6:	e003      	b.n	8001fd0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	623b      	str	r3, [r7, #32]
          break;
 8001fcc:	e000      	b.n	8001fd0 <HAL_GPIO_Init+0x130>
          break;
 8001fce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	2bff      	cmp	r3, #255	; 0xff
 8001fd4:	d801      	bhi.n	8001fda <HAL_GPIO_Init+0x13a>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	e001      	b.n	8001fde <HAL_GPIO_Init+0x13e>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	3304      	adds	r3, #4
 8001fde:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	2bff      	cmp	r3, #255	; 0xff
 8001fe4:	d802      	bhi.n	8001fec <HAL_GPIO_Init+0x14c>
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	e002      	b.n	8001ff2 <HAL_GPIO_Init+0x152>
 8001fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fee:	3b08      	subs	r3, #8
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	210f      	movs	r1, #15
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	401a      	ands	r2, r3
 8002004:	6a39      	ldr	r1, [r7, #32]
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	fa01 f303 	lsl.w	r3, r1, r3
 800200c:	431a      	orrs	r2, r3
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 80b1 	beq.w	8002182 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002020:	4b4d      	ldr	r3, [pc, #308]	; (8002158 <HAL_GPIO_Init+0x2b8>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	4a4c      	ldr	r2, [pc, #304]	; (8002158 <HAL_GPIO_Init+0x2b8>)
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6193      	str	r3, [r2, #24]
 800202c:	4b4a      	ldr	r3, [pc, #296]	; (8002158 <HAL_GPIO_Init+0x2b8>)
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002038:	4a48      	ldr	r2, [pc, #288]	; (800215c <HAL_GPIO_Init+0x2bc>)
 800203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203c:	089b      	lsrs	r3, r3, #2
 800203e:	3302      	adds	r3, #2
 8002040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002044:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002048:	f003 0303 	and.w	r3, r3, #3
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	220f      	movs	r2, #15
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	4013      	ands	r3, r2
 800205a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a40      	ldr	r2, [pc, #256]	; (8002160 <HAL_GPIO_Init+0x2c0>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d013      	beq.n	800208c <HAL_GPIO_Init+0x1ec>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a3f      	ldr	r2, [pc, #252]	; (8002164 <HAL_GPIO_Init+0x2c4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d00d      	beq.n	8002088 <HAL_GPIO_Init+0x1e8>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a3e      	ldr	r2, [pc, #248]	; (8002168 <HAL_GPIO_Init+0x2c8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d007      	beq.n	8002084 <HAL_GPIO_Init+0x1e4>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a3d      	ldr	r2, [pc, #244]	; (800216c <HAL_GPIO_Init+0x2cc>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d101      	bne.n	8002080 <HAL_GPIO_Init+0x1e0>
 800207c:	2303      	movs	r3, #3
 800207e:	e006      	b.n	800208e <HAL_GPIO_Init+0x1ee>
 8002080:	2304      	movs	r3, #4
 8002082:	e004      	b.n	800208e <HAL_GPIO_Init+0x1ee>
 8002084:	2302      	movs	r3, #2
 8002086:	e002      	b.n	800208e <HAL_GPIO_Init+0x1ee>
 8002088:	2301      	movs	r3, #1
 800208a:	e000      	b.n	800208e <HAL_GPIO_Init+0x1ee>
 800208c:	2300      	movs	r3, #0
 800208e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002090:	f002 0203 	and.w	r2, r2, #3
 8002094:	0092      	lsls	r2, r2, #2
 8002096:	4093      	lsls	r3, r2
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	4313      	orrs	r3, r2
 800209c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800209e:	492f      	ldr	r1, [pc, #188]	; (800215c <HAL_GPIO_Init+0x2bc>)
 80020a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a2:	089b      	lsrs	r3, r3, #2
 80020a4:	3302      	adds	r3, #2
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d006      	beq.n	80020c6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020b8:	4b2d      	ldr	r3, [pc, #180]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	492c      	ldr	r1, [pc, #176]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	600b      	str	r3, [r1, #0]
 80020c4:	e006      	b.n	80020d4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020c6:	4b2a      	ldr	r3, [pc, #168]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	43db      	mvns	r3, r3
 80020ce:	4928      	ldr	r1, [pc, #160]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 80020d0:	4013      	ands	r3, r2
 80020d2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d006      	beq.n	80020ee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020e0:	4b23      	ldr	r3, [pc, #140]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	4922      	ldr	r1, [pc, #136]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	604b      	str	r3, [r1, #4]
 80020ec:	e006      	b.n	80020fc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020ee:	4b20      	ldr	r3, [pc, #128]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	43db      	mvns	r3, r3
 80020f6:	491e      	ldr	r1, [pc, #120]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 80020f8:	4013      	ands	r3, r2
 80020fa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d006      	beq.n	8002116 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002108:	4b19      	ldr	r3, [pc, #100]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	4918      	ldr	r1, [pc, #96]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	4313      	orrs	r3, r2
 8002112:	608b      	str	r3, [r1, #8]
 8002114:	e006      	b.n	8002124 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002116:	4b16      	ldr	r3, [pc, #88]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 8002118:	689a      	ldr	r2, [r3, #8]
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	43db      	mvns	r3, r3
 800211e:	4914      	ldr	r1, [pc, #80]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 8002120:	4013      	ands	r3, r2
 8002122:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d021      	beq.n	8002174 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002130:	4b0f      	ldr	r3, [pc, #60]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	490e      	ldr	r1, [pc, #56]	; (8002170 <HAL_GPIO_Init+0x2d0>)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	4313      	orrs	r3, r2
 800213a:	60cb      	str	r3, [r1, #12]
 800213c:	e021      	b.n	8002182 <HAL_GPIO_Init+0x2e2>
 800213e:	bf00      	nop
 8002140:	10320000 	.word	0x10320000
 8002144:	10310000 	.word	0x10310000
 8002148:	10220000 	.word	0x10220000
 800214c:	10210000 	.word	0x10210000
 8002150:	10120000 	.word	0x10120000
 8002154:	10110000 	.word	0x10110000
 8002158:	40021000 	.word	0x40021000
 800215c:	40010000 	.word	0x40010000
 8002160:	40010800 	.word	0x40010800
 8002164:	40010c00 	.word	0x40010c00
 8002168:	40011000 	.word	0x40011000
 800216c:	40011400 	.word	0x40011400
 8002170:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002174:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <HAL_GPIO_Init+0x304>)
 8002176:	68da      	ldr	r2, [r3, #12]
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	43db      	mvns	r3, r3
 800217c:	4909      	ldr	r1, [pc, #36]	; (80021a4 <HAL_GPIO_Init+0x304>)
 800217e:	4013      	ands	r3, r2
 8002180:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002184:	3301      	adds	r3, #1
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218e:	fa22 f303 	lsr.w	r3, r2, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	f47f ae8e 	bne.w	8001eb4 <HAL_GPIO_Init+0x14>
  }
}
 8002198:	bf00      	nop
 800219a:	bf00      	nop
 800219c:	372c      	adds	r7, #44	; 0x2c
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr
 80021a4:	40010400 	.word	0x40010400

080021a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	460b      	mov	r3, r1
 80021b2:	807b      	strh	r3, [r7, #2]
 80021b4:	4613      	mov	r3, r2
 80021b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021b8:	787b      	ldrb	r3, [r7, #1]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021be:	887a      	ldrh	r2, [r7, #2]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021c4:	e003      	b.n	80021ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021c6:	887b      	ldrh	r3, [r7, #2]
 80021c8:	041a      	lsls	r2, r3, #16
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	611a      	str	r2, [r3, #16]
}
 80021ce:	bf00      	nop
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr

080021d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e12b      	b.n	8002442 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d106      	bne.n	8002204 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7fe ffee 	bl	80011e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2224      	movs	r2, #36	; 0x24
 8002208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f022 0201 	bic.w	r2, r2, #1
 800221a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800222a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800223a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800223c:	f000 fce6 	bl	8002c0c <HAL_RCC_GetPCLK1Freq>
 8002240:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	4a81      	ldr	r2, [pc, #516]	; (800244c <HAL_I2C_Init+0x274>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d807      	bhi.n	800225c <HAL_I2C_Init+0x84>
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4a80      	ldr	r2, [pc, #512]	; (8002450 <HAL_I2C_Init+0x278>)
 8002250:	4293      	cmp	r3, r2
 8002252:	bf94      	ite	ls
 8002254:	2301      	movls	r3, #1
 8002256:	2300      	movhi	r3, #0
 8002258:	b2db      	uxtb	r3, r3
 800225a:	e006      	b.n	800226a <HAL_I2C_Init+0x92>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	4a7d      	ldr	r2, [pc, #500]	; (8002454 <HAL_I2C_Init+0x27c>)
 8002260:	4293      	cmp	r3, r2
 8002262:	bf94      	ite	ls
 8002264:	2301      	movls	r3, #1
 8002266:	2300      	movhi	r3, #0
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e0e7      	b.n	8002442 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	4a78      	ldr	r2, [pc, #480]	; (8002458 <HAL_I2C_Init+0x280>)
 8002276:	fba2 2303 	umull	r2, r3, r2, r3
 800227a:	0c9b      	lsrs	r3, r3, #18
 800227c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	430a      	orrs	r2, r1
 8002290:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	4a6a      	ldr	r2, [pc, #424]	; (800244c <HAL_I2C_Init+0x274>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d802      	bhi.n	80022ac <HAL_I2C_Init+0xd4>
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	3301      	adds	r3, #1
 80022aa:	e009      	b.n	80022c0 <HAL_I2C_Init+0xe8>
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80022b2:	fb02 f303 	mul.w	r3, r2, r3
 80022b6:	4a69      	ldr	r2, [pc, #420]	; (800245c <HAL_I2C_Init+0x284>)
 80022b8:	fba2 2303 	umull	r2, r3, r2, r3
 80022bc:	099b      	lsrs	r3, r3, #6
 80022be:	3301      	adds	r3, #1
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	430b      	orrs	r3, r1
 80022c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80022d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	495c      	ldr	r1, [pc, #368]	; (800244c <HAL_I2C_Init+0x274>)
 80022dc:	428b      	cmp	r3, r1
 80022de:	d819      	bhi.n	8002314 <HAL_I2C_Init+0x13c>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	1e59      	subs	r1, r3, #1
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80022ee:	1c59      	adds	r1, r3, #1
 80022f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80022f4:	400b      	ands	r3, r1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00a      	beq.n	8002310 <HAL_I2C_Init+0x138>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	1e59      	subs	r1, r3, #1
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	fbb1 f3f3 	udiv	r3, r1, r3
 8002308:	3301      	adds	r3, #1
 800230a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800230e:	e051      	b.n	80023b4 <HAL_I2C_Init+0x1dc>
 8002310:	2304      	movs	r3, #4
 8002312:	e04f      	b.n	80023b4 <HAL_I2C_Init+0x1dc>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d111      	bne.n	8002340 <HAL_I2C_Init+0x168>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	1e58      	subs	r0, r3, #1
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6859      	ldr	r1, [r3, #4]
 8002324:	460b      	mov	r3, r1
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	440b      	add	r3, r1
 800232a:	fbb0 f3f3 	udiv	r3, r0, r3
 800232e:	3301      	adds	r3, #1
 8002330:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002334:	2b00      	cmp	r3, #0
 8002336:	bf0c      	ite	eq
 8002338:	2301      	moveq	r3, #1
 800233a:	2300      	movne	r3, #0
 800233c:	b2db      	uxtb	r3, r3
 800233e:	e012      	b.n	8002366 <HAL_I2C_Init+0x18e>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	1e58      	subs	r0, r3, #1
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6859      	ldr	r1, [r3, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	0099      	lsls	r1, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	fbb0 f3f3 	udiv	r3, r0, r3
 8002356:	3301      	adds	r3, #1
 8002358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800235c:	2b00      	cmp	r3, #0
 800235e:	bf0c      	ite	eq
 8002360:	2301      	moveq	r3, #1
 8002362:	2300      	movne	r3, #0
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <HAL_I2C_Init+0x196>
 800236a:	2301      	movs	r3, #1
 800236c:	e022      	b.n	80023b4 <HAL_I2C_Init+0x1dc>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10e      	bne.n	8002394 <HAL_I2C_Init+0x1bc>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	1e58      	subs	r0, r3, #1
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6859      	ldr	r1, [r3, #4]
 800237e:	460b      	mov	r3, r1
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	440b      	add	r3, r1
 8002384:	fbb0 f3f3 	udiv	r3, r0, r3
 8002388:	3301      	adds	r3, #1
 800238a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800238e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002392:	e00f      	b.n	80023b4 <HAL_I2C_Init+0x1dc>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	1e58      	subs	r0, r3, #1
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6859      	ldr	r1, [r3, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	440b      	add	r3, r1
 80023a2:	0099      	lsls	r1, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023aa:	3301      	adds	r3, #1
 80023ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023b4:	6879      	ldr	r1, [r7, #4]
 80023b6:	6809      	ldr	r1, [r1, #0]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69da      	ldr	r2, [r3, #28]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	430a      	orrs	r2, r1
 80023d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80023e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	6911      	ldr	r1, [r2, #16]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	68d2      	ldr	r2, [r2, #12]
 80023ee:	4311      	orrs	r1, r2
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	6812      	ldr	r2, [r2, #0]
 80023f4:	430b      	orrs	r3, r1
 80023f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	695a      	ldr	r2, [r3, #20]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	431a      	orrs	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0201 	orr.w	r2, r2, #1
 8002422:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2220      	movs	r2, #32
 800242e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	000186a0 	.word	0x000186a0
 8002450:	001e847f 	.word	0x001e847f
 8002454:	003d08ff 	.word	0x003d08ff
 8002458:	431bde83 	.word	0x431bde83
 800245c:	10624dd3 	.word	0x10624dd3

08002460 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e26c      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 8087 	beq.w	800258e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002480:	4b92      	ldr	r3, [pc, #584]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f003 030c 	and.w	r3, r3, #12
 8002488:	2b04      	cmp	r3, #4
 800248a:	d00c      	beq.n	80024a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800248c:	4b8f      	ldr	r3, [pc, #572]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 030c 	and.w	r3, r3, #12
 8002494:	2b08      	cmp	r3, #8
 8002496:	d112      	bne.n	80024be <HAL_RCC_OscConfig+0x5e>
 8002498:	4b8c      	ldr	r3, [pc, #560]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024a4:	d10b      	bne.n	80024be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a6:	4b89      	ldr	r3, [pc, #548]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d06c      	beq.n	800258c <HAL_RCC_OscConfig+0x12c>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d168      	bne.n	800258c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e246      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024c6:	d106      	bne.n	80024d6 <HAL_RCC_OscConfig+0x76>
 80024c8:	4b80      	ldr	r3, [pc, #512]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a7f      	ldr	r2, [pc, #508]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80024ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d2:	6013      	str	r3, [r2, #0]
 80024d4:	e02e      	b.n	8002534 <HAL_RCC_OscConfig+0xd4>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10c      	bne.n	80024f8 <HAL_RCC_OscConfig+0x98>
 80024de:	4b7b      	ldr	r3, [pc, #492]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a7a      	ldr	r2, [pc, #488]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80024e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	4b78      	ldr	r3, [pc, #480]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a77      	ldr	r2, [pc, #476]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80024f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	e01d      	b.n	8002534 <HAL_RCC_OscConfig+0xd4>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002500:	d10c      	bne.n	800251c <HAL_RCC_OscConfig+0xbc>
 8002502:	4b72      	ldr	r3, [pc, #456]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a71      	ldr	r2, [pc, #452]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002508:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800250c:	6013      	str	r3, [r2, #0]
 800250e:	4b6f      	ldr	r3, [pc, #444]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a6e      	ldr	r2, [pc, #440]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002514:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	e00b      	b.n	8002534 <HAL_RCC_OscConfig+0xd4>
 800251c:	4b6b      	ldr	r3, [pc, #428]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a6a      	ldr	r2, [pc, #424]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	4b68      	ldr	r3, [pc, #416]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a67      	ldr	r2, [pc, #412]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 800252e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002532:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d013      	beq.n	8002564 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253c:	f7ff f998 	bl	8001870 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002544:	f7ff f994 	bl	8001870 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b64      	cmp	r3, #100	; 0x64
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e1fa      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002556:	4b5d      	ldr	r3, [pc, #372]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f0      	beq.n	8002544 <HAL_RCC_OscConfig+0xe4>
 8002562:	e014      	b.n	800258e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002564:	f7ff f984 	bl	8001870 <HAL_GetTick>
 8002568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800256c:	f7ff f980 	bl	8001870 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b64      	cmp	r3, #100	; 0x64
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e1e6      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800257e:	4b53      	ldr	r3, [pc, #332]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f0      	bne.n	800256c <HAL_RCC_OscConfig+0x10c>
 800258a:	e000      	b.n	800258e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800258c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d063      	beq.n	8002662 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800259a:	4b4c      	ldr	r3, [pc, #304]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 030c 	and.w	r3, r3, #12
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00b      	beq.n	80025be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025a6:	4b49      	ldr	r3, [pc, #292]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f003 030c 	and.w	r3, r3, #12
 80025ae:	2b08      	cmp	r3, #8
 80025b0:	d11c      	bne.n	80025ec <HAL_RCC_OscConfig+0x18c>
 80025b2:	4b46      	ldr	r3, [pc, #280]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d116      	bne.n	80025ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025be:	4b43      	ldr	r3, [pc, #268]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d005      	beq.n	80025d6 <HAL_RCC_OscConfig+0x176>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d001      	beq.n	80025d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e1ba      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d6:	4b3d      	ldr	r3, [pc, #244]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	695b      	ldr	r3, [r3, #20]
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4939      	ldr	r1, [pc, #228]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ea:	e03a      	b.n	8002662 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d020      	beq.n	8002636 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025f4:	4b36      	ldr	r3, [pc, #216]	; (80026d0 <HAL_RCC_OscConfig+0x270>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fa:	f7ff f939 	bl	8001870 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002602:	f7ff f935 	bl	8001870 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e19b      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002614:	4b2d      	ldr	r3, [pc, #180]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0f0      	beq.n	8002602 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002620:	4b2a      	ldr	r3, [pc, #168]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	4927      	ldr	r1, [pc, #156]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002630:	4313      	orrs	r3, r2
 8002632:	600b      	str	r3, [r1, #0]
 8002634:	e015      	b.n	8002662 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002636:	4b26      	ldr	r3, [pc, #152]	; (80026d0 <HAL_RCC_OscConfig+0x270>)
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263c:	f7ff f918 	bl	8001870 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002644:	f7ff f914 	bl	8001870 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e17a      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002656:	4b1d      	ldr	r3, [pc, #116]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f0      	bne.n	8002644 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0308 	and.w	r3, r3, #8
 800266a:	2b00      	cmp	r3, #0
 800266c:	d03a      	beq.n	80026e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d019      	beq.n	80026aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002676:	4b17      	ldr	r3, [pc, #92]	; (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002678:	2201      	movs	r2, #1
 800267a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800267c:	f7ff f8f8 	bl	8001870 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002684:	f7ff f8f4 	bl	8001870 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e15a      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002696:	4b0d      	ldr	r3, [pc, #52]	; (80026cc <HAL_RCC_OscConfig+0x26c>)
 8002698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d0f0      	beq.n	8002684 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026a2:	2001      	movs	r0, #1
 80026a4:	f000 fada 	bl	8002c5c <RCC_Delay>
 80026a8:	e01c      	b.n	80026e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026aa:	4b0a      	ldr	r3, [pc, #40]	; (80026d4 <HAL_RCC_OscConfig+0x274>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b0:	f7ff f8de 	bl	8001870 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026b6:	e00f      	b.n	80026d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026b8:	f7ff f8da 	bl	8001870 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d908      	bls.n	80026d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e140      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
 80026ca:	bf00      	nop
 80026cc:	40021000 	.word	0x40021000
 80026d0:	42420000 	.word	0x42420000
 80026d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d8:	4b9e      	ldr	r3, [pc, #632]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80026da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d1e9      	bne.n	80026b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f000 80a6 	beq.w	800283e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026f2:	2300      	movs	r3, #0
 80026f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026f6:	4b97      	ldr	r3, [pc, #604]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10d      	bne.n	800271e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002702:	4b94      	ldr	r3, [pc, #592]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	4a93      	ldr	r2, [pc, #588]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800270c:	61d3      	str	r3, [r2, #28]
 800270e:	4b91      	ldr	r3, [pc, #580]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002716:	60bb      	str	r3, [r7, #8]
 8002718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800271a:	2301      	movs	r3, #1
 800271c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800271e:	4b8e      	ldr	r3, [pc, #568]	; (8002958 <HAL_RCC_OscConfig+0x4f8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002726:	2b00      	cmp	r3, #0
 8002728:	d118      	bne.n	800275c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800272a:	4b8b      	ldr	r3, [pc, #556]	; (8002958 <HAL_RCC_OscConfig+0x4f8>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a8a      	ldr	r2, [pc, #552]	; (8002958 <HAL_RCC_OscConfig+0x4f8>)
 8002730:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002736:	f7ff f89b 	bl	8001870 <HAL_GetTick>
 800273a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273c:	e008      	b.n	8002750 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800273e:	f7ff f897 	bl	8001870 <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b64      	cmp	r3, #100	; 0x64
 800274a:	d901      	bls.n	8002750 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e0fd      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002750:	4b81      	ldr	r3, [pc, #516]	; (8002958 <HAL_RCC_OscConfig+0x4f8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002758:	2b00      	cmp	r3, #0
 800275a:	d0f0      	beq.n	800273e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d106      	bne.n	8002772 <HAL_RCC_OscConfig+0x312>
 8002764:	4b7b      	ldr	r3, [pc, #492]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	4a7a      	ldr	r2, [pc, #488]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 800276a:	f043 0301 	orr.w	r3, r3, #1
 800276e:	6213      	str	r3, [r2, #32]
 8002770:	e02d      	b.n	80027ce <HAL_RCC_OscConfig+0x36e>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10c      	bne.n	8002794 <HAL_RCC_OscConfig+0x334>
 800277a:	4b76      	ldr	r3, [pc, #472]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 800277c:	6a1b      	ldr	r3, [r3, #32]
 800277e:	4a75      	ldr	r2, [pc, #468]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002780:	f023 0301 	bic.w	r3, r3, #1
 8002784:	6213      	str	r3, [r2, #32]
 8002786:	4b73      	ldr	r3, [pc, #460]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	4a72      	ldr	r2, [pc, #456]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 800278c:	f023 0304 	bic.w	r3, r3, #4
 8002790:	6213      	str	r3, [r2, #32]
 8002792:	e01c      	b.n	80027ce <HAL_RCC_OscConfig+0x36e>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	2b05      	cmp	r3, #5
 800279a:	d10c      	bne.n	80027b6 <HAL_RCC_OscConfig+0x356>
 800279c:	4b6d      	ldr	r3, [pc, #436]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 800279e:	6a1b      	ldr	r3, [r3, #32]
 80027a0:	4a6c      	ldr	r2, [pc, #432]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80027a2:	f043 0304 	orr.w	r3, r3, #4
 80027a6:	6213      	str	r3, [r2, #32]
 80027a8:	4b6a      	ldr	r3, [pc, #424]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	4a69      	ldr	r2, [pc, #420]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	6213      	str	r3, [r2, #32]
 80027b4:	e00b      	b.n	80027ce <HAL_RCC_OscConfig+0x36e>
 80027b6:	4b67      	ldr	r3, [pc, #412]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80027b8:	6a1b      	ldr	r3, [r3, #32]
 80027ba:	4a66      	ldr	r2, [pc, #408]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80027bc:	f023 0301 	bic.w	r3, r3, #1
 80027c0:	6213      	str	r3, [r2, #32]
 80027c2:	4b64      	ldr	r3, [pc, #400]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	4a63      	ldr	r2, [pc, #396]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80027c8:	f023 0304 	bic.w	r3, r3, #4
 80027cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d015      	beq.n	8002802 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d6:	f7ff f84b 	bl	8001870 <HAL_GetTick>
 80027da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027dc:	e00a      	b.n	80027f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027de:	f7ff f847 	bl	8001870 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e0ab      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f4:	4b57      	ldr	r3, [pc, #348]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0ee      	beq.n	80027de <HAL_RCC_OscConfig+0x37e>
 8002800:	e014      	b.n	800282c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002802:	f7ff f835 	bl	8001870 <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002808:	e00a      	b.n	8002820 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800280a:	f7ff f831 	bl	8001870 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	f241 3288 	movw	r2, #5000	; 0x1388
 8002818:	4293      	cmp	r3, r2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e095      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002820:	4b4c      	ldr	r3, [pc, #304]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1ee      	bne.n	800280a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800282c:	7dfb      	ldrb	r3, [r7, #23]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d105      	bne.n	800283e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002832:	4b48      	ldr	r3, [pc, #288]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	4a47      	ldr	r2, [pc, #284]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002838:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800283c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 8081 	beq.w	800294a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002848:	4b42      	ldr	r3, [pc, #264]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 030c 	and.w	r3, r3, #12
 8002850:	2b08      	cmp	r3, #8
 8002852:	d061      	beq.n	8002918 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	69db      	ldr	r3, [r3, #28]
 8002858:	2b02      	cmp	r3, #2
 800285a:	d146      	bne.n	80028ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285c:	4b3f      	ldr	r3, [pc, #252]	; (800295c <HAL_RCC_OscConfig+0x4fc>)
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002862:	f7ff f805 	bl	8001870 <HAL_GetTick>
 8002866:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002868:	e008      	b.n	800287c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286a:	f7ff f801 	bl	8001870 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e067      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287c:	4b35      	ldr	r3, [pc, #212]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1f0      	bne.n	800286a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002890:	d108      	bne.n	80028a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002892:	4b30      	ldr	r3, [pc, #192]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	492d      	ldr	r1, [pc, #180]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028a4:	4b2b      	ldr	r3, [pc, #172]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a19      	ldr	r1, [r3, #32]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	430b      	orrs	r3, r1
 80028b6:	4927      	ldr	r1, [pc, #156]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028bc:	4b27      	ldr	r3, [pc, #156]	; (800295c <HAL_RCC_OscConfig+0x4fc>)
 80028be:	2201      	movs	r2, #1
 80028c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c2:	f7fe ffd5 	bl	8001870 <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ca:	f7fe ffd1 	bl	8001870 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e037      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028dc:	4b1d      	ldr	r3, [pc, #116]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f0      	beq.n	80028ca <HAL_RCC_OscConfig+0x46a>
 80028e8:	e02f      	b.n	800294a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ea:	4b1c      	ldr	r3, [pc, #112]	; (800295c <HAL_RCC_OscConfig+0x4fc>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f0:	f7fe ffbe 	bl	8001870 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f8:	f7fe ffba 	bl	8001870 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e020      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800290a:	4b12      	ldr	r3, [pc, #72]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f0      	bne.n	80028f8 <HAL_RCC_OscConfig+0x498>
 8002916:	e018      	b.n	800294a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69db      	ldr	r3, [r3, #28]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d101      	bne.n	8002924 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e013      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002924:	4b0b      	ldr	r3, [pc, #44]	; (8002954 <HAL_RCC_OscConfig+0x4f4>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a1b      	ldr	r3, [r3, #32]
 8002934:	429a      	cmp	r2, r3
 8002936:	d106      	bne.n	8002946 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002942:	429a      	cmp	r2, r3
 8002944:	d001      	beq.n	800294a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e000      	b.n	800294c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	40021000 	.word	0x40021000
 8002958:	40007000 	.word	0x40007000
 800295c:	42420060 	.word	0x42420060

08002960 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e0d0      	b.n	8002b16 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002974:	4b6a      	ldr	r3, [pc, #424]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0307 	and.w	r3, r3, #7
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	429a      	cmp	r2, r3
 8002980:	d910      	bls.n	80029a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002982:	4b67      	ldr	r3, [pc, #412]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f023 0207 	bic.w	r2, r3, #7
 800298a:	4965      	ldr	r1, [pc, #404]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	4313      	orrs	r3, r2
 8002990:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002992:	4b63      	ldr	r3, [pc, #396]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0307 	and.w	r3, r3, #7
 800299a:	683a      	ldr	r2, [r7, #0]
 800299c:	429a      	cmp	r2, r3
 800299e:	d001      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e0b8      	b.n	8002b16 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d020      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d005      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029bc:	4b59      	ldr	r3, [pc, #356]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	4a58      	ldr	r2, [pc, #352]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 80029c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0308 	and.w	r3, r3, #8
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d005      	beq.n	80029e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029d4:	4b53      	ldr	r3, [pc, #332]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	4a52      	ldr	r2, [pc, #328]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 80029da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029e0:	4b50      	ldr	r3, [pc, #320]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	494d      	ldr	r1, [pc, #308]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d040      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d107      	bne.n	8002a16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a06:	4b47      	ldr	r3, [pc, #284]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d115      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e07f      	b.n	8002b16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d107      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a1e:	4b41      	ldr	r3, [pc, #260]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d109      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e073      	b.n	8002b16 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a2e:	4b3d      	ldr	r3, [pc, #244]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e06b      	b.n	8002b16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a3e:	4b39      	ldr	r3, [pc, #228]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f023 0203 	bic.w	r2, r3, #3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	4936      	ldr	r1, [pc, #216]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a50:	f7fe ff0e 	bl	8001870 <HAL_GetTick>
 8002a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a56:	e00a      	b.n	8002a6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a58:	f7fe ff0a 	bl	8001870 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e053      	b.n	8002b16 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a6e:	4b2d      	ldr	r3, [pc, #180]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f003 020c 	and.w	r2, r3, #12
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d1eb      	bne.n	8002a58 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a80:	4b27      	ldr	r3, [pc, #156]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0307 	and.w	r3, r3, #7
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d210      	bcs.n	8002ab0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a8e:	4b24      	ldr	r3, [pc, #144]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f023 0207 	bic.w	r2, r3, #7
 8002a96:	4922      	ldr	r1, [pc, #136]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a9e:	4b20      	ldr	r3, [pc, #128]	; (8002b20 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d001      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e032      	b.n	8002b16 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d008      	beq.n	8002ace <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002abc:	4b19      	ldr	r3, [pc, #100]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	4916      	ldr	r1, [pc, #88]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d009      	beq.n	8002aee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ada:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	490e      	ldr	r1, [pc, #56]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002aee:	f000 f821 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8002af2:	4602      	mov	r2, r0
 8002af4:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <HAL_RCC_ClockConfig+0x1c4>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	091b      	lsrs	r3, r3, #4
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	490a      	ldr	r1, [pc, #40]	; (8002b28 <HAL_RCC_ClockConfig+0x1c8>)
 8002b00:	5ccb      	ldrb	r3, [r1, r3]
 8002b02:	fa22 f303 	lsr.w	r3, r2, r3
 8002b06:	4a09      	ldr	r2, [pc, #36]	; (8002b2c <HAL_RCC_ClockConfig+0x1cc>)
 8002b08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b0a:	4b09      	ldr	r3, [pc, #36]	; (8002b30 <HAL_RCC_ClockConfig+0x1d0>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe fe6c 	bl	80017ec <HAL_InitTick>

  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40022000 	.word	0x40022000
 8002b24:	40021000 	.word	0x40021000
 8002b28:	08005424 	.word	0x08005424
 8002b2c:	20000000 	.word	0x20000000
 8002b30:	20000004 	.word	0x20000004

08002b34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b34:	b490      	push	{r4, r7}
 8002b36:	b08a      	sub	sp, #40	; 0x28
 8002b38:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b3a:	4b2a      	ldr	r3, [pc, #168]	; (8002be4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002b3c:	1d3c      	adds	r4, r7, #4
 8002b3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002b44:	f240 2301 	movw	r3, #513	; 0x201
 8002b48:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61fb      	str	r3, [r7, #28]
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	2300      	movs	r3, #0
 8002b54:	627b      	str	r3, [r7, #36]	; 0x24
 8002b56:	2300      	movs	r3, #0
 8002b58:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b5e:	4b22      	ldr	r3, [pc, #136]	; (8002be8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f003 030c 	and.w	r3, r3, #12
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	d002      	beq.n	8002b74 <HAL_RCC_GetSysClockFreq+0x40>
 8002b6e:	2b08      	cmp	r3, #8
 8002b70:	d003      	beq.n	8002b7a <HAL_RCC_GetSysClockFreq+0x46>
 8002b72:	e02d      	b.n	8002bd0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b74:	4b1d      	ldr	r3, [pc, #116]	; (8002bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b76:	623b      	str	r3, [r7, #32]
      break;
 8002b78:	e02d      	b.n	8002bd6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	0c9b      	lsrs	r3, r3, #18
 8002b7e:	f003 030f 	and.w	r3, r3, #15
 8002b82:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b86:	4413      	add	r3, r2
 8002b88:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b8c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d013      	beq.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b98:	4b13      	ldr	r3, [pc, #76]	; (8002be8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	0c5b      	lsrs	r3, r3, #17
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ba6:	4413      	add	r3, r2
 8002ba8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002bac:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	4a0e      	ldr	r2, [pc, #56]	; (8002bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bb2:	fb02 f203 	mul.w	r2, r2, r3
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8002bbe:	e004      	b.n	8002bca <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	4a0b      	ldr	r2, [pc, #44]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002bc4:	fb02 f303 	mul.w	r3, r2, r3
 8002bc8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bcc:	623b      	str	r3, [r7, #32]
      break;
 8002bce:	e002      	b.n	8002bd6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bd0:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bd2:	623b      	str	r3, [r7, #32]
      break;
 8002bd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3728      	adds	r7, #40	; 0x28
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc90      	pop	{r4, r7}
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	08005414 	.word	0x08005414
 8002be8:	40021000 	.word	0x40021000
 8002bec:	00f42400 	.word	0x00f42400
 8002bf0:	003d0900 	.word	0x003d0900
 8002bf4:	007a1200 	.word	0x007a1200

08002bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bfc:	4b02      	ldr	r3, [pc, #8]	; (8002c08 <HAL_RCC_GetHCLKFreq+0x10>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	20000000 	.word	0x20000000

08002c0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c10:	f7ff fff2 	bl	8002bf8 <HAL_RCC_GetHCLKFreq>
 8002c14:	4602      	mov	r2, r0
 8002c16:	4b05      	ldr	r3, [pc, #20]	; (8002c2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	0a1b      	lsrs	r3, r3, #8
 8002c1c:	f003 0307 	and.w	r3, r3, #7
 8002c20:	4903      	ldr	r1, [pc, #12]	; (8002c30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c22:	5ccb      	ldrb	r3, [r1, r3]
 8002c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	08005434 	.word	0x08005434

08002c34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c38:	f7ff ffde 	bl	8002bf8 <HAL_RCC_GetHCLKFreq>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	0adb      	lsrs	r3, r3, #11
 8002c44:	f003 0307 	and.w	r3, r3, #7
 8002c48:	4903      	ldr	r1, [pc, #12]	; (8002c58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c4a:	5ccb      	ldrb	r3, [r1, r3]
 8002c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40021000 	.word	0x40021000
 8002c58:	08005434 	.word	0x08005434

08002c5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c64:	4b0a      	ldr	r3, [pc, #40]	; (8002c90 <RCC_Delay+0x34>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a0a      	ldr	r2, [pc, #40]	; (8002c94 <RCC_Delay+0x38>)
 8002c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6e:	0a5b      	lsrs	r3, r3, #9
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	fb02 f303 	mul.w	r3, r2, r3
 8002c76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c78:	bf00      	nop
  }
  while (Delay --);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	1e5a      	subs	r2, r3, #1
 8002c7e:	60fa      	str	r2, [r7, #12]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1f9      	bne.n	8002c78 <RCC_Delay+0x1c>
}
 8002c84:	bf00      	nop
 8002c86:	bf00      	nop
 8002c88:	3714      	adds	r7, #20
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr
 8002c90:	20000000 	.word	0x20000000
 8002c94:	10624dd3 	.word	0x10624dd3

08002c98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e076      	b.n	8002d98 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d108      	bne.n	8002cc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cba:	d009      	beq.n	8002cd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	61da      	str	r2, [r3, #28]
 8002cc2:	e005      	b.n	8002cd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d106      	bne.n	8002cf0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7fe fac8 	bl	8001280 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d40:	431a      	orrs	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d54:	ea42 0103 	orr.w	r1, r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	0c1a      	lsrs	r2, r3, #16
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f002 0204 	and.w	r2, r2, #4
 8002d76:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	69da      	ldr	r2, [r3, #28]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3708      	adds	r7, #8
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e041      	b.n	8002e36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d106      	bne.n	8002dcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f7fe faa6 	bl	8001318 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3304      	adds	r3, #4
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4610      	mov	r0, r2
 8002de0:	f000 ffa0 	bl	8003d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
	...

08002e40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d001      	beq.n	8002e58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e03a      	b.n	8002ece <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 0201 	orr.w	r2, r2, #1
 8002e6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a18      	ldr	r2, [pc, #96]	; (8002ed8 <HAL_TIM_Base_Start_IT+0x98>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d00e      	beq.n	8002e98 <HAL_TIM_Base_Start_IT+0x58>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e82:	d009      	beq.n	8002e98 <HAL_TIM_Base_Start_IT+0x58>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a14      	ldr	r2, [pc, #80]	; (8002edc <HAL_TIM_Base_Start_IT+0x9c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d004      	beq.n	8002e98 <HAL_TIM_Base_Start_IT+0x58>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a13      	ldr	r2, [pc, #76]	; (8002ee0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d111      	bne.n	8002ebc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f003 0307 	and.w	r3, r3, #7
 8002ea2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2b06      	cmp	r3, #6
 8002ea8:	d010      	beq.n	8002ecc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f042 0201 	orr.w	r2, r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eba:	e007      	b.n	8002ecc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0201 	orr.w	r2, r2, #1
 8002eca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3714      	adds	r7, #20
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr
 8002ed8:	40012c00 	.word	0x40012c00
 8002edc:	40000400 	.word	0x40000400
 8002ee0:	40000800 	.word	0x40000800

08002ee4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e041      	b.n	8002f7a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d106      	bne.n	8002f10 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f839 	bl	8002f82 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2202      	movs	r2, #2
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3304      	adds	r3, #4
 8002f20:	4619      	mov	r1, r3
 8002f22:	4610      	mov	r0, r2
 8002f24:	f000 fefe 	bl	8003d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d109      	bne.n	8002fb8 <HAL_TIM_OC_Start+0x24>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	bf14      	ite	ne
 8002fb0:	2301      	movne	r3, #1
 8002fb2:	2300      	moveq	r3, #0
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	e022      	b.n	8002ffe <HAL_TIM_OC_Start+0x6a>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d109      	bne.n	8002fd2 <HAL_TIM_OC_Start+0x3e>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	bf14      	ite	ne
 8002fca:	2301      	movne	r3, #1
 8002fcc:	2300      	moveq	r3, #0
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	e015      	b.n	8002ffe <HAL_TIM_OC_Start+0x6a>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	2b08      	cmp	r3, #8
 8002fd6:	d109      	bne.n	8002fec <HAL_TIM_OC_Start+0x58>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	bf14      	ite	ne
 8002fe4:	2301      	movne	r3, #1
 8002fe6:	2300      	moveq	r3, #0
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	e008      	b.n	8002ffe <HAL_TIM_OC_Start+0x6a>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	bf14      	ite	ne
 8002ff8:	2301      	movne	r3, #1
 8002ffa:	2300      	moveq	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e05e      	b.n	80030c4 <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d104      	bne.n	8003016 <HAL_TIM_OC_Start+0x82>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2202      	movs	r2, #2
 8003010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003014:	e013      	b.n	800303e <HAL_TIM_OC_Start+0xaa>
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b04      	cmp	r3, #4
 800301a:	d104      	bne.n	8003026 <HAL_TIM_OC_Start+0x92>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003024:	e00b      	b.n	800303e <HAL_TIM_OC_Start+0xaa>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	2b08      	cmp	r3, #8
 800302a:	d104      	bne.n	8003036 <HAL_TIM_OC_Start+0xa2>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2202      	movs	r2, #2
 8003030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003034:	e003      	b.n	800303e <HAL_TIM_OC_Start+0xaa>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2202      	movs	r2, #2
 800303a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2201      	movs	r2, #1
 8003044:	6839      	ldr	r1, [r7, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f001 fa87 	bl	800455a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1e      	ldr	r2, [pc, #120]	; (80030cc <HAL_TIM_OC_Start+0x138>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d107      	bne.n	8003066 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003064:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a18      	ldr	r2, [pc, #96]	; (80030cc <HAL_TIM_OC_Start+0x138>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d00e      	beq.n	800308e <HAL_TIM_OC_Start+0xfa>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003078:	d009      	beq.n	800308e <HAL_TIM_OC_Start+0xfa>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a14      	ldr	r2, [pc, #80]	; (80030d0 <HAL_TIM_OC_Start+0x13c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d004      	beq.n	800308e <HAL_TIM_OC_Start+0xfa>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a12      	ldr	r2, [pc, #72]	; (80030d4 <HAL_TIM_OC_Start+0x140>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d111      	bne.n	80030b2 <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2b06      	cmp	r3, #6
 800309e:	d010      	beq.n	80030c2 <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030b0:	e007      	b.n	80030c2 <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f042 0201 	orr.w	r2, r2, #1
 80030c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40012c00 	.word	0x40012c00
 80030d0:	40000400 	.word	0x40000400
 80030d4:	40000800 	.word	0x40000800

080030d8 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2200      	movs	r2, #0
 80030e8:	6839      	ldr	r1, [r7, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f001 fa35 	bl	800455a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a29      	ldr	r2, [pc, #164]	; (800319c <HAL_TIM_OC_Stop+0xc4>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d117      	bne.n	800312a <HAL_TIM_OC_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	6a1a      	ldr	r2, [r3, #32]
 8003100:	f241 1311 	movw	r3, #4369	; 0x1111
 8003104:	4013      	ands	r3, r2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10f      	bne.n	800312a <HAL_TIM_OC_Stop+0x52>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6a1a      	ldr	r2, [r3, #32]
 8003110:	f240 4344 	movw	r3, #1092	; 0x444
 8003114:	4013      	ands	r3, r2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d107      	bne.n	800312a <HAL_TIM_OC_Stop+0x52>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003128:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	6a1a      	ldr	r2, [r3, #32]
 8003130:	f241 1311 	movw	r3, #4369	; 0x1111
 8003134:	4013      	ands	r3, r2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10f      	bne.n	800315a <HAL_TIM_OC_Stop+0x82>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6a1a      	ldr	r2, [r3, #32]
 8003140:	f240 4344 	movw	r3, #1092	; 0x444
 8003144:	4013      	ands	r3, r2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d107      	bne.n	800315a <HAL_TIM_OC_Stop+0x82>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0201 	bic.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d104      	bne.n	800316a <HAL_TIM_OC_Stop+0x92>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003168:	e013      	b.n	8003192 <HAL_TIM_OC_Stop+0xba>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	2b04      	cmp	r3, #4
 800316e:	d104      	bne.n	800317a <HAL_TIM_OC_Stop+0xa2>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003178:	e00b      	b.n	8003192 <HAL_TIM_OC_Stop+0xba>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b08      	cmp	r3, #8
 800317e:	d104      	bne.n	800318a <HAL_TIM_OC_Stop+0xb2>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003188:	e003      	b.n	8003192 <HAL_TIM_OC_Stop+0xba>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40012c00 	.word	0x40012c00

080031a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e041      	b.n	8003236 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d106      	bne.n	80031cc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f839 	bl	800323e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2202      	movs	r2, #2
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3304      	adds	r3, #4
 80031dc:	4619      	mov	r1, r3
 80031de:	4610      	mov	r0, r2
 80031e0:	f000 fda0 	bl	8003d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr

08003250 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d104      	bne.n	800326a <HAL_TIM_IC_Start_IT+0x1a>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003266:	b2db      	uxtb	r3, r3
 8003268:	e013      	b.n	8003292 <HAL_TIM_IC_Start_IT+0x42>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	2b04      	cmp	r3, #4
 800326e:	d104      	bne.n	800327a <HAL_TIM_IC_Start_IT+0x2a>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003276:	b2db      	uxtb	r3, r3
 8003278:	e00b      	b.n	8003292 <HAL_TIM_IC_Start_IT+0x42>
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	2b08      	cmp	r3, #8
 800327e:	d104      	bne.n	800328a <HAL_TIM_IC_Start_IT+0x3a>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003286:	b2db      	uxtb	r3, r3
 8003288:	e003      	b.n	8003292 <HAL_TIM_IC_Start_IT+0x42>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003290:	b2db      	uxtb	r3, r3
 8003292:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d104      	bne.n	80032a4 <HAL_TIM_IC_Start_IT+0x54>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	e013      	b.n	80032cc <HAL_TIM_IC_Start_IT+0x7c>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	d104      	bne.n	80032b4 <HAL_TIM_IC_Start_IT+0x64>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	e00b      	b.n	80032cc <HAL_TIM_IC_Start_IT+0x7c>
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	2b08      	cmp	r3, #8
 80032b8:	d104      	bne.n	80032c4 <HAL_TIM_IC_Start_IT+0x74>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	e003      	b.n	80032cc <HAL_TIM_IC_Start_IT+0x7c>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d102      	bne.n	80032da <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80032d4:	7bbb      	ldrb	r3, [r7, #14]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d001      	beq.n	80032de <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e0b3      	b.n	8003446 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d104      	bne.n	80032ee <HAL_TIM_IC_Start_IT+0x9e>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032ec:	e013      	b.n	8003316 <HAL_TIM_IC_Start_IT+0xc6>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d104      	bne.n	80032fe <HAL_TIM_IC_Start_IT+0xae>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2202      	movs	r2, #2
 80032f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032fc:	e00b      	b.n	8003316 <HAL_TIM_IC_Start_IT+0xc6>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b08      	cmp	r3, #8
 8003302:	d104      	bne.n	800330e <HAL_TIM_IC_Start_IT+0xbe>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800330c:	e003      	b.n	8003316 <HAL_TIM_IC_Start_IT+0xc6>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2202      	movs	r2, #2
 8003312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d104      	bne.n	8003326 <HAL_TIM_IC_Start_IT+0xd6>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003324:	e013      	b.n	800334e <HAL_TIM_IC_Start_IT+0xfe>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b04      	cmp	r3, #4
 800332a:	d104      	bne.n	8003336 <HAL_TIM_IC_Start_IT+0xe6>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2202      	movs	r2, #2
 8003330:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003334:	e00b      	b.n	800334e <HAL_TIM_IC_Start_IT+0xfe>
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	2b08      	cmp	r3, #8
 800333a:	d104      	bne.n	8003346 <HAL_TIM_IC_Start_IT+0xf6>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2202      	movs	r2, #2
 8003340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003344:	e003      	b.n	800334e <HAL_TIM_IC_Start_IT+0xfe>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2202      	movs	r2, #2
 800334a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	2b0c      	cmp	r3, #12
 8003352:	d841      	bhi.n	80033d8 <HAL_TIM_IC_Start_IT+0x188>
 8003354:	a201      	add	r2, pc, #4	; (adr r2, 800335c <HAL_TIM_IC_Start_IT+0x10c>)
 8003356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800335a:	bf00      	nop
 800335c:	08003391 	.word	0x08003391
 8003360:	080033d9 	.word	0x080033d9
 8003364:	080033d9 	.word	0x080033d9
 8003368:	080033d9 	.word	0x080033d9
 800336c:	080033a3 	.word	0x080033a3
 8003370:	080033d9 	.word	0x080033d9
 8003374:	080033d9 	.word	0x080033d9
 8003378:	080033d9 	.word	0x080033d9
 800337c:	080033b5 	.word	0x080033b5
 8003380:	080033d9 	.word	0x080033d9
 8003384:	080033d9 	.word	0x080033d9
 8003388:	080033d9 	.word	0x080033d9
 800338c:	080033c7 	.word	0x080033c7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68da      	ldr	r2, [r3, #12]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0202 	orr.w	r2, r2, #2
 800339e:	60da      	str	r2, [r3, #12]
      break;
 80033a0:	e01b      	b.n	80033da <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f042 0204 	orr.w	r2, r2, #4
 80033b0:	60da      	str	r2, [r3, #12]
      break;
 80033b2:	e012      	b.n	80033da <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68da      	ldr	r2, [r3, #12]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0208 	orr.w	r2, r2, #8
 80033c2:	60da      	str	r2, [r3, #12]
      break;
 80033c4:	e009      	b.n	80033da <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68da      	ldr	r2, [r3, #12]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f042 0210 	orr.w	r2, r2, #16
 80033d4:	60da      	str	r2, [r3, #12]
      break;
 80033d6:	e000      	b.n	80033da <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80033d8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2201      	movs	r2, #1
 80033e0:	6839      	ldr	r1, [r7, #0]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f001 f8b9 	bl	800455a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a18      	ldr	r2, [pc, #96]	; (8003450 <HAL_TIM_IC_Start_IT+0x200>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d00e      	beq.n	8003410 <HAL_TIM_IC_Start_IT+0x1c0>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033fa:	d009      	beq.n	8003410 <HAL_TIM_IC_Start_IT+0x1c0>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a14      	ldr	r2, [pc, #80]	; (8003454 <HAL_TIM_IC_Start_IT+0x204>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d004      	beq.n	8003410 <HAL_TIM_IC_Start_IT+0x1c0>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a13      	ldr	r2, [pc, #76]	; (8003458 <HAL_TIM_IC_Start_IT+0x208>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d111      	bne.n	8003434 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	2b06      	cmp	r3, #6
 8003420:	d010      	beq.n	8003444 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f042 0201 	orr.w	r2, r2, #1
 8003430:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003432:	e007      	b.n	8003444 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 0201 	orr.w	r2, r2, #1
 8003442:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	40012c00 	.word	0x40012c00
 8003454:	40000400 	.word	0x40000400
 8003458:	40000800 	.word	0x40000800

0800345c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b0c      	cmp	r3, #12
 800346a:	d841      	bhi.n	80034f0 <HAL_TIM_IC_Stop_IT+0x94>
 800346c:	a201      	add	r2, pc, #4	; (adr r2, 8003474 <HAL_TIM_IC_Stop_IT+0x18>)
 800346e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003472:	bf00      	nop
 8003474:	080034a9 	.word	0x080034a9
 8003478:	080034f1 	.word	0x080034f1
 800347c:	080034f1 	.word	0x080034f1
 8003480:	080034f1 	.word	0x080034f1
 8003484:	080034bb 	.word	0x080034bb
 8003488:	080034f1 	.word	0x080034f1
 800348c:	080034f1 	.word	0x080034f1
 8003490:	080034f1 	.word	0x080034f1
 8003494:	080034cd 	.word	0x080034cd
 8003498:	080034f1 	.word	0x080034f1
 800349c:	080034f1 	.word	0x080034f1
 80034a0:	080034f1 	.word	0x080034f1
 80034a4:	080034df 	.word	0x080034df
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68da      	ldr	r2, [r3, #12]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0202 	bic.w	r2, r2, #2
 80034b6:	60da      	str	r2, [r3, #12]
      break;
 80034b8:	e01b      	b.n	80034f2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 0204 	bic.w	r2, r2, #4
 80034c8:	60da      	str	r2, [r3, #12]
      break;
 80034ca:	e012      	b.n	80034f2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68da      	ldr	r2, [r3, #12]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0208 	bic.w	r2, r2, #8
 80034da:	60da      	str	r2, [r3, #12]
      break;
 80034dc:	e009      	b.n	80034f2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68da      	ldr	r2, [r3, #12]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 0210 	bic.w	r2, r2, #16
 80034ec:	60da      	str	r2, [r3, #12]
      break;
 80034ee:	e000      	b.n	80034f2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 80034f0:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2200      	movs	r2, #0
 80034f8:	6839      	ldr	r1, [r7, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f001 f82d 	bl	800455a <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6a1a      	ldr	r2, [r3, #32]
 8003506:	f241 1311 	movw	r3, #4369	; 0x1111
 800350a:	4013      	ands	r3, r2
 800350c:	2b00      	cmp	r3, #0
 800350e:	d10f      	bne.n	8003530 <HAL_TIM_IC_Stop_IT+0xd4>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6a1a      	ldr	r2, [r3, #32]
 8003516:	f240 4344 	movw	r3, #1092	; 0x444
 800351a:	4013      	ands	r3, r2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d107      	bne.n	8003530 <HAL_TIM_IC_Stop_IT+0xd4>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d104      	bne.n	8003540 <HAL_TIM_IC_Stop_IT+0xe4>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800353e:	e013      	b.n	8003568 <HAL_TIM_IC_Stop_IT+0x10c>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	2b04      	cmp	r3, #4
 8003544:	d104      	bne.n	8003550 <HAL_TIM_IC_Stop_IT+0xf4>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2201      	movs	r2, #1
 800354a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800354e:	e00b      	b.n	8003568 <HAL_TIM_IC_Stop_IT+0x10c>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	2b08      	cmp	r3, #8
 8003554:	d104      	bne.n	8003560 <HAL_TIM_IC_Stop_IT+0x104>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800355e:	e003      	b.n	8003568 <HAL_TIM_IC_Stop_IT+0x10c>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d104      	bne.n	8003578 <HAL_TIM_IC_Stop_IT+0x11c>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003576:	e013      	b.n	80035a0 <HAL_TIM_IC_Stop_IT+0x144>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	2b04      	cmp	r3, #4
 800357c:	d104      	bne.n	8003588 <HAL_TIM_IC_Stop_IT+0x12c>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003586:	e00b      	b.n	80035a0 <HAL_TIM_IC_Stop_IT+0x144>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	2b08      	cmp	r3, #8
 800358c:	d104      	bne.n	8003598 <HAL_TIM_IC_Stop_IT+0x13c>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003596:	e003      	b.n	80035a0 <HAL_TIM_IC_Stop_IT+0x144>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop

080035ac <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d101      	bne.n	80035c0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e041      	b.n	8003644 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d106      	bne.n	80035da <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f839 	bl	800364c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2202      	movs	r2, #2
 80035de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	3304      	adds	r3, #4
 80035ea:	4619      	mov	r1, r3
 80035ec:	4610      	mov	r0, r2
 80035ee:	f000 fb99 	bl	8003d24 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 0208 	bic.w	r2, r2, #8
 8003600:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6819      	ldr	r1, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	3708      	adds	r7, #8
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	bc80      	pop	{r7}
 800365c:	4770      	bx	lr

0800365e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b02      	cmp	r3, #2
 8003672:	d122      	bne.n	80036ba <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b02      	cmp	r3, #2
 8003680:	d11b      	bne.n	80036ba <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f06f 0202 	mvn.w	r2, #2
 800368a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	f003 0303 	and.w	r3, r3, #3
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f7fd fcd5 	bl	8001050 <HAL_TIM_IC_CaptureCallback>
 80036a6:	e005      	b.n	80036b4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 fb20 	bl	8003cee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 fb26 	bl	8003d00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	f003 0304 	and.w	r3, r3, #4
 80036c4:	2b04      	cmp	r3, #4
 80036c6:	d122      	bne.n	800370e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	f003 0304 	and.w	r3, r3, #4
 80036d2:	2b04      	cmp	r3, #4
 80036d4:	d11b      	bne.n	800370e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f06f 0204 	mvn.w	r2, #4
 80036de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2202      	movs	r2, #2
 80036e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	699b      	ldr	r3, [r3, #24]
 80036ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d003      	beq.n	80036fc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f7fd fcab 	bl	8001050 <HAL_TIM_IC_CaptureCallback>
 80036fa:	e005      	b.n	8003708 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 faf6 	bl	8003cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 fafc 	bl	8003d00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b08      	cmp	r3, #8
 800371a:	d122      	bne.n	8003762 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	f003 0308 	and.w	r3, r3, #8
 8003726:	2b08      	cmp	r3, #8
 8003728:	d11b      	bne.n	8003762 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f06f 0208 	mvn.w	r2, #8
 8003732:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2204      	movs	r2, #4
 8003738:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	f003 0303 	and.w	r3, r3, #3
 8003744:	2b00      	cmp	r3, #0
 8003746:	d003      	beq.n	8003750 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7fd fc81 	bl	8001050 <HAL_TIM_IC_CaptureCallback>
 800374e:	e005      	b.n	800375c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 facc 	bl	8003cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 fad2 	bl	8003d00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	f003 0310 	and.w	r3, r3, #16
 800376c:	2b10      	cmp	r3, #16
 800376e:	d122      	bne.n	80037b6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f003 0310 	and.w	r3, r3, #16
 800377a:	2b10      	cmp	r3, #16
 800377c:	d11b      	bne.n	80037b6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f06f 0210 	mvn.w	r2, #16
 8003786:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2208      	movs	r2, #8
 800378c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	69db      	ldr	r3, [r3, #28]
 8003794:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7fd fc57 	bl	8001050 <HAL_TIM_IC_CaptureCallback>
 80037a2:	e005      	b.n	80037b0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 faa2 	bl	8003cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 faa8 	bl	8003d00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	f003 0301 	and.w	r3, r3, #1
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d10e      	bne.n	80037e2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d107      	bne.n	80037e2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f06f 0201 	mvn.w	r2, #1
 80037da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 fa7d 	bl	8003cdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ec:	2b80      	cmp	r3, #128	; 0x80
 80037ee:	d10e      	bne.n	800380e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fa:	2b80      	cmp	r3, #128	; 0x80
 80037fc:	d107      	bne.n	800380e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f000 ff83 	bl	8004714 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003818:	2b40      	cmp	r3, #64	; 0x40
 800381a:	d10e      	bne.n	800383a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003826:	2b40      	cmp	r3, #64	; 0x40
 8003828:	d107      	bne.n	800383a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 fa6c 	bl	8003d12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	f003 0320 	and.w	r3, r3, #32
 8003844:	2b20      	cmp	r3, #32
 8003846:	d10e      	bne.n	8003866 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f003 0320 	and.w	r3, r3, #32
 8003852:	2b20      	cmp	r3, #32
 8003854:	d107      	bne.n	8003866 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f06f 0220 	mvn.w	r2, #32
 800385e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 ff4e 	bl	8004702 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003866:	bf00      	nop
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
	...

08003870 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003882:	2b01      	cmp	r3, #1
 8003884:	d101      	bne.n	800388a <HAL_TIM_OC_ConfigChannel+0x1a>
 8003886:	2302      	movs	r3, #2
 8003888:	e046      	b.n	8003918 <HAL_TIM_OC_ConfigChannel+0xa8>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d839      	bhi.n	800390c <HAL_TIM_OC_ConfigChannel+0x9c>
 8003898:	a201      	add	r2, pc, #4	; (adr r2, 80038a0 <HAL_TIM_OC_ConfigChannel+0x30>)
 800389a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389e:	bf00      	nop
 80038a0:	080038d5 	.word	0x080038d5
 80038a4:	0800390d 	.word	0x0800390d
 80038a8:	0800390d 	.word	0x0800390d
 80038ac:	0800390d 	.word	0x0800390d
 80038b0:	080038e3 	.word	0x080038e3
 80038b4:	0800390d 	.word	0x0800390d
 80038b8:	0800390d 	.word	0x0800390d
 80038bc:	0800390d 	.word	0x0800390d
 80038c0:	080038f1 	.word	0x080038f1
 80038c4:	0800390d 	.word	0x0800390d
 80038c8:	0800390d 	.word	0x0800390d
 80038cc:	0800390d 	.word	0x0800390d
 80038d0:	080038ff 	.word	0x080038ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68b9      	ldr	r1, [r7, #8]
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 fa84 	bl	8003de8 <TIM_OC1_SetConfig>
      break;
 80038e0:	e015      	b.n	800390e <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68b9      	ldr	r1, [r7, #8]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f000 fae3 	bl	8003eb4 <TIM_OC2_SetConfig>
      break;
 80038ee:	e00e      	b.n	800390e <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68b9      	ldr	r1, [r7, #8]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 fb46 	bl	8003f88 <TIM_OC3_SetConfig>
      break;
 80038fc:	e007      	b.n	800390e <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68b9      	ldr	r1, [r7, #8]
 8003904:	4618      	mov	r0, r3
 8003906:	f000 fba9 	bl	800405c <TIM_OC4_SetConfig>
      break;
 800390a:	e000      	b.n	800390e <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 800390c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003932:	2b01      	cmp	r3, #1
 8003934:	d101      	bne.n	800393a <HAL_TIM_IC_ConfigChannel+0x1a>
 8003936:	2302      	movs	r3, #2
 8003938:	e082      	b.n	8003a40 <HAL_TIM_IC_ConfigChannel+0x120>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d11b      	bne.n	8003980 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6818      	ldr	r0, [r3, #0]
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	6819      	ldr	r1, [r3, #0]
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	f000 fc5c 	bl	8004214 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699a      	ldr	r2, [r3, #24]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 020c 	bic.w	r2, r2, #12
 800396a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	6999      	ldr	r1, [r3, #24]
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	619a      	str	r2, [r3, #24]
 800397e:	e05a      	b.n	8003a36 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b04      	cmp	r3, #4
 8003984:	d11c      	bne.n	80039c0 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6818      	ldr	r0, [r3, #0]
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	6819      	ldr	r1, [r3, #0]
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f000 fcc5 	bl	8004324 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699a      	ldr	r2, [r3, #24]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80039a8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6999      	ldr	r1, [r3, #24]
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	021a      	lsls	r2, r3, #8
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	430a      	orrs	r2, r1
 80039bc:	619a      	str	r2, [r3, #24]
 80039be:	e03a      	b.n	8003a36 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d11b      	bne.n	80039fe <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6818      	ldr	r0, [r3, #0]
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	6819      	ldr	r1, [r3, #0]
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f000 fd10 	bl	80043fa <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	69da      	ldr	r2, [r3, #28]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 020c 	bic.w	r2, r2, #12
 80039e8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	69d9      	ldr	r1, [r3, #28]
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	61da      	str	r2, [r3, #28]
 80039fc:	e01b      	b.n	8003a36 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6818      	ldr	r0, [r3, #0]
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	6819      	ldr	r1, [r3, #0]
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	f000 fd2f 	bl	8004470 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	69da      	ldr	r2, [r3, #28]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003a20:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	69d9      	ldr	r1, [r3, #28]
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	021a      	lsls	r2, r3, #8
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d101      	bne.n	8003a60 <HAL_TIM_ConfigClockSource+0x18>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e0b3      	b.n	8003bc8 <HAL_TIM_ConfigClockSource+0x180>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a86:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a98:	d03e      	beq.n	8003b18 <HAL_TIM_ConfigClockSource+0xd0>
 8003a9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a9e:	f200 8087 	bhi.w	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
 8003aa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aa6:	f000 8085 	beq.w	8003bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003aaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aae:	d87f      	bhi.n	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
 8003ab0:	2b70      	cmp	r3, #112	; 0x70
 8003ab2:	d01a      	beq.n	8003aea <HAL_TIM_ConfigClockSource+0xa2>
 8003ab4:	2b70      	cmp	r3, #112	; 0x70
 8003ab6:	d87b      	bhi.n	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
 8003ab8:	2b60      	cmp	r3, #96	; 0x60
 8003aba:	d050      	beq.n	8003b5e <HAL_TIM_ConfigClockSource+0x116>
 8003abc:	2b60      	cmp	r3, #96	; 0x60
 8003abe:	d877      	bhi.n	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
 8003ac0:	2b50      	cmp	r3, #80	; 0x50
 8003ac2:	d03c      	beq.n	8003b3e <HAL_TIM_ConfigClockSource+0xf6>
 8003ac4:	2b50      	cmp	r3, #80	; 0x50
 8003ac6:	d873      	bhi.n	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
 8003ac8:	2b40      	cmp	r3, #64	; 0x40
 8003aca:	d058      	beq.n	8003b7e <HAL_TIM_ConfigClockSource+0x136>
 8003acc:	2b40      	cmp	r3, #64	; 0x40
 8003ace:	d86f      	bhi.n	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
 8003ad0:	2b30      	cmp	r3, #48	; 0x30
 8003ad2:	d064      	beq.n	8003b9e <HAL_TIM_ConfigClockSource+0x156>
 8003ad4:	2b30      	cmp	r3, #48	; 0x30
 8003ad6:	d86b      	bhi.n	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
 8003ad8:	2b20      	cmp	r3, #32
 8003ada:	d060      	beq.n	8003b9e <HAL_TIM_ConfigClockSource+0x156>
 8003adc:	2b20      	cmp	r3, #32
 8003ade:	d867      	bhi.n	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d05c      	beq.n	8003b9e <HAL_TIM_ConfigClockSource+0x156>
 8003ae4:	2b10      	cmp	r3, #16
 8003ae6:	d05a      	beq.n	8003b9e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003ae8:	e062      	b.n	8003bb0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6818      	ldr	r0, [r3, #0]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	6899      	ldr	r1, [r3, #8]
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	f000 fd0f 	bl	800451c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b0c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	609a      	str	r2, [r3, #8]
      break;
 8003b16:	e04e      	b.n	8003bb6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6818      	ldr	r0, [r3, #0]
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	6899      	ldr	r1, [r3, #8]
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685a      	ldr	r2, [r3, #4]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	f000 fcf8 	bl	800451c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b3a:	609a      	str	r2, [r3, #8]
      break;
 8003b3c:	e03b      	b.n	8003bb6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6818      	ldr	r0, [r3, #0]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	6859      	ldr	r1, [r3, #4]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	f000 fbbc 	bl	80042c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2150      	movs	r1, #80	; 0x50
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 fcc6 	bl	80044e8 <TIM_ITRx_SetConfig>
      break;
 8003b5c:	e02b      	b.n	8003bb6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6818      	ldr	r0, [r3, #0]
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	6859      	ldr	r1, [r3, #4]
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	f000 fc16 	bl	800439c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2160      	movs	r1, #96	; 0x60
 8003b76:	4618      	mov	r0, r3
 8003b78:	f000 fcb6 	bl	80044e8 <TIM_ITRx_SetConfig>
      break;
 8003b7c:	e01b      	b.n	8003bb6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6818      	ldr	r0, [r3, #0]
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	6859      	ldr	r1, [r3, #4]
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	f000 fb9c 	bl	80042c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2140      	movs	r1, #64	; 0x40
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 fca6 	bl	80044e8 <TIM_ITRx_SetConfig>
      break;
 8003b9c:	e00b      	b.n	8003bb6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	4610      	mov	r0, r2
 8003baa:	f000 fc9d 	bl	80044e8 <TIM_ITRx_SetConfig>
        break;
 8003bae:	e002      	b.n	8003bb6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003bb0:	bf00      	nop
 8003bb2:	e000      	b.n	8003bb6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003bb4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d101      	bne.n	8003be8 <HAL_TIM_SlaveConfigSynchro+0x18>
 8003be4:	2302      	movs	r3, #2
 8003be6:	e031      	b.n	8003c4c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003bf8:	6839      	ldr	r1, [r7, #0]
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 fa7c 	bl	80040f8 <TIM_SlaveTimer_SetConfig>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d009      	beq.n	8003c1a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e018      	b.n	8003c4c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c28:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68da      	ldr	r2, [r3, #12]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003c38:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3708      	adds	r7, #8
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b085      	sub	sp, #20
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b0c      	cmp	r3, #12
 8003c66:	d831      	bhi.n	8003ccc <HAL_TIM_ReadCapturedValue+0x78>
 8003c68:	a201      	add	r2, pc, #4	; (adr r2, 8003c70 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6e:	bf00      	nop
 8003c70:	08003ca5 	.word	0x08003ca5
 8003c74:	08003ccd 	.word	0x08003ccd
 8003c78:	08003ccd 	.word	0x08003ccd
 8003c7c:	08003ccd 	.word	0x08003ccd
 8003c80:	08003caf 	.word	0x08003caf
 8003c84:	08003ccd 	.word	0x08003ccd
 8003c88:	08003ccd 	.word	0x08003ccd
 8003c8c:	08003ccd 	.word	0x08003ccd
 8003c90:	08003cb9 	.word	0x08003cb9
 8003c94:	08003ccd 	.word	0x08003ccd
 8003c98:	08003ccd 	.word	0x08003ccd
 8003c9c:	08003ccd 	.word	0x08003ccd
 8003ca0:	08003cc3 	.word	0x08003cc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003caa:	60fb      	str	r3, [r7, #12]

      break;
 8003cac:	e00f      	b.n	8003cce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb4:	60fb      	str	r3, [r7, #12]

      break;
 8003cb6:	e00a      	b.n	8003cce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cbe:	60fb      	str	r3, [r7, #12]

      break;
 8003cc0:	e005      	b.n	8003cce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc8:	60fb      	str	r3, [r7, #12]

      break;
 8003cca:	e000      	b.n	8003cce <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003ccc:	bf00      	nop
  }

  return tmpreg;
 8003cce:	68fb      	ldr	r3, [r7, #12]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3714      	adds	r7, #20
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bc80      	pop	{r7}
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop

08003cdc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bc80      	pop	{r7}
 8003cec:	4770      	bx	lr

08003cee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b083      	sub	sp, #12
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr

08003d00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bc80      	pop	{r7}
 8003d22:	4770      	bx	lr

08003d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a29      	ldr	r2, [pc, #164]	; (8003ddc <TIM_Base_SetConfig+0xb8>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d00b      	beq.n	8003d54 <TIM_Base_SetConfig+0x30>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d42:	d007      	beq.n	8003d54 <TIM_Base_SetConfig+0x30>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a26      	ldr	r2, [pc, #152]	; (8003de0 <TIM_Base_SetConfig+0xbc>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d003      	beq.n	8003d54 <TIM_Base_SetConfig+0x30>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a25      	ldr	r2, [pc, #148]	; (8003de4 <TIM_Base_SetConfig+0xc0>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d108      	bne.n	8003d66 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a1c      	ldr	r2, [pc, #112]	; (8003ddc <TIM_Base_SetConfig+0xb8>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d00b      	beq.n	8003d86 <TIM_Base_SetConfig+0x62>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d74:	d007      	beq.n	8003d86 <TIM_Base_SetConfig+0x62>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a19      	ldr	r2, [pc, #100]	; (8003de0 <TIM_Base_SetConfig+0xbc>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d003      	beq.n	8003d86 <TIM_Base_SetConfig+0x62>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a18      	ldr	r2, [pc, #96]	; (8003de4 <TIM_Base_SetConfig+0xc0>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d108      	bne.n	8003d98 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	689a      	ldr	r2, [r3, #8]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a07      	ldr	r2, [pc, #28]	; (8003ddc <TIM_Base_SetConfig+0xb8>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d103      	bne.n	8003dcc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	691a      	ldr	r2, [r3, #16]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	615a      	str	r2, [r3, #20]
}
 8003dd2:	bf00      	nop
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bc80      	pop	{r7}
 8003dda:	4770      	bx	lr
 8003ddc:	40012c00 	.word	0x40012c00
 8003de0:	40000400 	.word	0x40000400
 8003de4:	40000800 	.word	0x40000800

08003de8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b087      	sub	sp, #28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	f023 0201 	bic.w	r2, r3, #1
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f023 0303 	bic.w	r3, r3, #3
 8003e1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68fa      	ldr	r2, [r7, #12]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f023 0302 	bic.w	r3, r3, #2
 8003e30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a1c      	ldr	r2, [pc, #112]	; (8003eb0 <TIM_OC1_SetConfig+0xc8>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d10c      	bne.n	8003e5e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	f023 0308 	bic.w	r3, r3, #8
 8003e4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	f023 0304 	bic.w	r3, r3, #4
 8003e5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a13      	ldr	r2, [pc, #76]	; (8003eb0 <TIM_OC1_SetConfig+0xc8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d111      	bne.n	8003e8a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	693a      	ldr	r2, [r7, #16]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	693a      	ldr	r2, [r7, #16]
 8003e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	621a      	str	r2, [r3, #32]
}
 8003ea4:	bf00      	nop
 8003ea6:	371c      	adds	r7, #28
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bc80      	pop	{r7}
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	40012c00 	.word	0x40012c00

08003eb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b087      	sub	sp, #28
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	f023 0210 	bic.w	r2, r3, #16
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	021b      	lsls	r3, r3, #8
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f023 0320 	bic.w	r3, r3, #32
 8003efe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a1d      	ldr	r2, [pc, #116]	; (8003f84 <TIM_OC2_SetConfig+0xd0>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d10d      	bne.n	8003f30 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a14      	ldr	r2, [pc, #80]	; (8003f84 <TIM_OC2_SetConfig+0xd0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d113      	bne.n	8003f60 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	621a      	str	r2, [r3, #32]
}
 8003f7a:	bf00      	nop
 8003f7c:	371c      	adds	r7, #28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bc80      	pop	{r7}
 8003f82:	4770      	bx	lr
 8003f84:	40012c00 	.word	0x40012c00

08003f88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b087      	sub	sp, #28
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f023 0303 	bic.w	r3, r3, #3
 8003fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	021b      	lsls	r3, r3, #8
 8003fd8:	697a      	ldr	r2, [r7, #20]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a1d      	ldr	r2, [pc, #116]	; (8004058 <TIM_OC3_SetConfig+0xd0>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d10d      	bne.n	8004002 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	021b      	lsls	r3, r3, #8
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004000:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a14      	ldr	r2, [pc, #80]	; (8004058 <TIM_OC3_SetConfig+0xd0>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d113      	bne.n	8004032 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004010:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004018:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	011b      	lsls	r3, r3, #4
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	4313      	orrs	r3, r2
 8004030:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	621a      	str	r2, [r3, #32]
}
 800404c:	bf00      	nop
 800404e:	371c      	adds	r7, #28
 8004050:	46bd      	mov	sp, r7
 8004052:	bc80      	pop	{r7}
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	40012c00 	.word	0x40012c00

0800405c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69db      	ldr	r3, [r3, #28]
 8004082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800408a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004092:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	021b      	lsls	r3, r3, #8
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4313      	orrs	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	031b      	lsls	r3, r3, #12
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a0f      	ldr	r2, [pc, #60]	; (80040f4 <TIM_OC4_SetConfig+0x98>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d109      	bne.n	80040d0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	019b      	lsls	r3, r3, #6
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	621a      	str	r2, [r3, #32]
}
 80040ea:	bf00      	nop
 80040ec:	371c      	adds	r7, #28
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr
 80040f4:	40012c00 	.word	0x40012c00

080040f8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004110:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f023 0307 	bic.w	r3, r3, #7
 8004122:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	4313      	orrs	r3, r2
 800412c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	2b70      	cmp	r3, #112	; 0x70
 800413c:	d01a      	beq.n	8004174 <TIM_SlaveTimer_SetConfig+0x7c>
 800413e:	2b70      	cmp	r3, #112	; 0x70
 8004140:	d860      	bhi.n	8004204 <TIM_SlaveTimer_SetConfig+0x10c>
 8004142:	2b60      	cmp	r3, #96	; 0x60
 8004144:	d054      	beq.n	80041f0 <TIM_SlaveTimer_SetConfig+0xf8>
 8004146:	2b60      	cmp	r3, #96	; 0x60
 8004148:	d85c      	bhi.n	8004204 <TIM_SlaveTimer_SetConfig+0x10c>
 800414a:	2b50      	cmp	r3, #80	; 0x50
 800414c:	d046      	beq.n	80041dc <TIM_SlaveTimer_SetConfig+0xe4>
 800414e:	2b50      	cmp	r3, #80	; 0x50
 8004150:	d858      	bhi.n	8004204 <TIM_SlaveTimer_SetConfig+0x10c>
 8004152:	2b40      	cmp	r3, #64	; 0x40
 8004154:	d019      	beq.n	800418a <TIM_SlaveTimer_SetConfig+0x92>
 8004156:	2b40      	cmp	r3, #64	; 0x40
 8004158:	d854      	bhi.n	8004204 <TIM_SlaveTimer_SetConfig+0x10c>
 800415a:	2b30      	cmp	r3, #48	; 0x30
 800415c:	d054      	beq.n	8004208 <TIM_SlaveTimer_SetConfig+0x110>
 800415e:	2b30      	cmp	r3, #48	; 0x30
 8004160:	d850      	bhi.n	8004204 <TIM_SlaveTimer_SetConfig+0x10c>
 8004162:	2b20      	cmp	r3, #32
 8004164:	d050      	beq.n	8004208 <TIM_SlaveTimer_SetConfig+0x110>
 8004166:	2b20      	cmp	r3, #32
 8004168:	d84c      	bhi.n	8004204 <TIM_SlaveTimer_SetConfig+0x10c>
 800416a:	2b00      	cmp	r3, #0
 800416c:	d04c      	beq.n	8004208 <TIM_SlaveTimer_SetConfig+0x110>
 800416e:	2b10      	cmp	r3, #16
 8004170:	d04a      	beq.n	8004208 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8004172:	e047      	b.n	8004204 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6818      	ldr	r0, [r3, #0]
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	68d9      	ldr	r1, [r3, #12]
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	f000 f9ca 	bl	800451c <TIM_ETR_SetConfig>
      break;
 8004188:	e03f      	b.n	800420a <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b05      	cmp	r3, #5
 8004190:	d101      	bne.n	8004196 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e03a      	b.n	800420c <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6a1a      	ldr	r2, [r3, #32]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0201 	bic.w	r2, r2, #1
 80041ac:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041bc:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	68fa      	ldr	r2, [r7, #12]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	621a      	str	r2, [r3, #32]
      break;
 80041da:	e016      	b.n	800420a <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6818      	ldr	r0, [r3, #0]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	6899      	ldr	r1, [r3, #8]
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	461a      	mov	r2, r3
 80041ea:	f000 f86d 	bl	80042c8 <TIM_TI1_ConfigInputStage>
      break;
 80041ee:	e00c      	b.n	800420a <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6818      	ldr	r0, [r3, #0]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	6899      	ldr	r1, [r3, #8]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	461a      	mov	r2, r3
 80041fe:	f000 f8cd 	bl	800439c <TIM_TI2_ConfigInputStage>
      break;
 8004202:	e002      	b.n	800420a <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8004204:	bf00      	nop
 8004206:	e000      	b.n	800420a <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8004208:	bf00      	nop
  }
  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3718      	adds	r7, #24
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	f023 0201 	bic.w	r2, r3, #1
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	4a1f      	ldr	r2, [pc, #124]	; (80042bc <TIM_TI1_SetConfig+0xa8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d00b      	beq.n	800425a <TIM_TI1_SetConfig+0x46>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004248:	d007      	beq.n	800425a <TIM_TI1_SetConfig+0x46>
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	4a1c      	ldr	r2, [pc, #112]	; (80042c0 <TIM_TI1_SetConfig+0xac>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d003      	beq.n	800425a <TIM_TI1_SetConfig+0x46>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	4a1b      	ldr	r2, [pc, #108]	; (80042c4 <TIM_TI1_SetConfig+0xb0>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d101      	bne.n	800425e <TIM_TI1_SetConfig+0x4a>
 800425a:	2301      	movs	r3, #1
 800425c:	e000      	b.n	8004260 <TIM_TI1_SetConfig+0x4c>
 800425e:	2300      	movs	r3, #0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d008      	beq.n	8004276 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	f023 0303 	bic.w	r3, r3, #3
 800426a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4313      	orrs	r3, r2
 8004272:	617b      	str	r3, [r7, #20]
 8004274:	e003      	b.n	800427e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f043 0301 	orr.w	r3, r3, #1
 800427c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004284:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	011b      	lsls	r3, r3, #4
 800428a:	b2db      	uxtb	r3, r3
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	4313      	orrs	r3, r2
 8004290:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	f023 030a 	bic.w	r3, r3, #10
 8004298:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	f003 030a 	and.w	r3, r3, #10
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	621a      	str	r2, [r3, #32]
}
 80042b2:	bf00      	nop
 80042b4:	371c      	adds	r7, #28
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bc80      	pop	{r7}
 80042ba:	4770      	bx	lr
 80042bc:	40012c00 	.word	0x40012c00
 80042c0:	40000400 	.word	0x40000400
 80042c4:	40000800 	.word	0x40000800

080042c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b087      	sub	sp, #28
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	f023 0201 	bic.w	r2, r3, #1
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	011b      	lsls	r3, r3, #4
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	f023 030a 	bic.w	r3, r3, #10
 8004304:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	4313      	orrs	r3, r2
 800430c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	621a      	str	r2, [r3, #32]
}
 800431a:	bf00      	nop
 800431c:	371c      	adds	r7, #28
 800431e:	46bd      	mov	sp, r7
 8004320:	bc80      	pop	{r7}
 8004322:	4770      	bx	lr

08004324 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
 8004330:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6a1b      	ldr	r3, [r3, #32]
 8004336:	f023 0210 	bic.w	r2, r3, #16
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004350:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	021b      	lsls	r3, r3, #8
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	4313      	orrs	r3, r2
 800435a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004362:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	031b      	lsls	r3, r3, #12
 8004368:	b29b      	uxth	r3, r3
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	4313      	orrs	r3, r2
 800436e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004376:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	697a      	ldr	r2, [r7, #20]
 800438a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	621a      	str	r2, [r3, #32]
}
 8004392:	bf00      	nop
 8004394:	371c      	adds	r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr

0800439c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	f023 0210 	bic.w	r2, r3, #16
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
 80043be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	031b      	lsls	r3, r3, #12
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	011b      	lsls	r3, r3, #4
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	621a      	str	r2, [r3, #32]
}
 80043f0:	bf00      	nop
 80043f2:	371c      	adds	r7, #28
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr

080043fa <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b087      	sub	sp, #28
 80043fe:	af00      	add	r7, sp, #0
 8004400:	60f8      	str	r0, [r7, #12]
 8004402:	60b9      	str	r1, [r7, #8]
 8004404:	607a      	str	r2, [r7, #4]
 8004406:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	69db      	ldr	r3, [r3, #28]
 8004418:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6a1b      	ldr	r3, [r3, #32]
 800441e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f023 0303 	bic.w	r3, r3, #3
 8004426:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4313      	orrs	r3, r2
 800442e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004436:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	b2db      	uxtb	r3, r3
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	4313      	orrs	r3, r2
 8004442:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800444a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	021b      	lsls	r3, r3, #8
 8004450:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004454:	693a      	ldr	r2, [r7, #16]
 8004456:	4313      	orrs	r3, r2
 8004458:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	621a      	str	r2, [r3, #32]
}
 8004466:	bf00      	nop
 8004468:	371c      	adds	r7, #28
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr

08004470 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004470:	b480      	push	{r7}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
 800447c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a1b      	ldr	r3, [r3, #32]
 8004494:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800449c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	021b      	lsls	r3, r3, #8
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	031b      	lsls	r3, r3, #12
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	031b      	lsls	r3, r3, #12
 80044c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	621a      	str	r2, [r3, #32]
}
 80044de:	bf00      	nop
 80044e0:	371c      	adds	r7, #28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bc80      	pop	{r7}
 80044e6:	4770      	bx	lr

080044e8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4313      	orrs	r3, r2
 8004506:	f043 0307 	orr.w	r3, r3, #7
 800450a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68fa      	ldr	r2, [r7, #12]
 8004510:	609a      	str	r2, [r3, #8]
}
 8004512:	bf00      	nop
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	bc80      	pop	{r7}
 800451a:	4770      	bx	lr

0800451c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800451c:	b480      	push	{r7}
 800451e:	b087      	sub	sp, #28
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
 8004528:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004536:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	021a      	lsls	r2, r3, #8
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	431a      	orrs	r2, r3
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	4313      	orrs	r3, r2
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	4313      	orrs	r3, r2
 8004548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	609a      	str	r2, [r3, #8]
}
 8004550:	bf00      	nop
 8004552:	371c      	adds	r7, #28
 8004554:	46bd      	mov	sp, r7
 8004556:	bc80      	pop	{r7}
 8004558:	4770      	bx	lr

0800455a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800455a:	b480      	push	{r7}
 800455c:	b087      	sub	sp, #28
 800455e:	af00      	add	r7, sp, #0
 8004560:	60f8      	str	r0, [r7, #12]
 8004562:	60b9      	str	r1, [r7, #8]
 8004564:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f003 031f 	and.w	r3, r3, #31
 800456c:	2201      	movs	r2, #1
 800456e:	fa02 f303 	lsl.w	r3, r2, r3
 8004572:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6a1a      	ldr	r2, [r3, #32]
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	43db      	mvns	r3, r3
 800457c:	401a      	ands	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a1a      	ldr	r2, [r3, #32]
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	f003 031f 	and.w	r3, r3, #31
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	fa01 f303 	lsl.w	r3, r1, r3
 8004592:	431a      	orrs	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	621a      	str	r2, [r3, #32]
}
 8004598:	bf00      	nop
 800459a:	371c      	adds	r7, #28
 800459c:	46bd      	mov	sp, r7
 800459e:	bc80      	pop	{r7}
 80045a0:	4770      	bx	lr
	...

080045a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d101      	bne.n	80045bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045b8:	2302      	movs	r3, #2
 80045ba:	e046      	b.n	800464a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a16      	ldr	r2, [pc, #88]	; (8004654 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d00e      	beq.n	800461e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004608:	d009      	beq.n	800461e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a12      	ldr	r2, [pc, #72]	; (8004658 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d004      	beq.n	800461e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a10      	ldr	r2, [pc, #64]	; (800465c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d10c      	bne.n	8004638 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004624:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	4313      	orrs	r3, r2
 800462e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3714      	adds	r7, #20
 800464e:	46bd      	mov	sp, r7
 8004650:	bc80      	pop	{r7}
 8004652:	4770      	bx	lr
 8004654:	40012c00 	.word	0x40012c00
 8004658:	40000400 	.word	0x40000400
 800465c:	40000800 	.word	0x40000800

08004660 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800466a:	2300      	movs	r3, #0
 800466c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004674:	2b01      	cmp	r3, #1
 8004676:	d101      	bne.n	800467c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004678:	2302      	movs	r3, #2
 800467a:	e03d      	b.n	80046f8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	4313      	orrs	r3, r2
 8004690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	4313      	orrs	r3, r2
 800469e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bc80      	pop	{r7}
 8004700:	4770      	bx	lr

08004702 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004702:	b480      	push	{r7}
 8004704:	b083      	sub	sp, #12
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800470a:	bf00      	nop
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr

08004714 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	bc80      	pop	{r7}
 8004724:	4770      	bx	lr

08004726 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	b082      	sub	sp, #8
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e03f      	b.n	80047b8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	d106      	bne.n	8004752 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f7fc fea7 	bl	80014a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2224      	movs	r2, #36	; 0x24
 8004756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004768:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f904 	bl	8004978 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	691a      	ldr	r2, [r3, #16]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800477e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	695a      	ldr	r2, [r3, #20]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800478e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800479e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2220      	movs	r2, #32
 80047aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3708      	adds	r7, #8
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b08a      	sub	sp, #40	; 0x28
 80047c4:	af02      	add	r7, sp, #8
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	603b      	str	r3, [r7, #0]
 80047cc:	4613      	mov	r3, r2
 80047ce:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b20      	cmp	r3, #32
 80047de:	d17c      	bne.n	80048da <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d002      	beq.n	80047ec <HAL_UART_Transmit+0x2c>
 80047e6:	88fb      	ldrh	r3, [r7, #6]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d101      	bne.n	80047f0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e075      	b.n	80048dc <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <HAL_UART_Transmit+0x3e>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e06e      	b.n	80048dc <HAL_UART_Transmit+0x11c>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2221      	movs	r2, #33	; 0x21
 8004810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004814:	f7fd f82c 	bl	8001870 <HAL_GetTick>
 8004818:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	88fa      	ldrh	r2, [r7, #6]
 800481e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	88fa      	ldrh	r2, [r7, #6]
 8004824:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800482e:	d108      	bne.n	8004842 <HAL_UART_Transmit+0x82>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d104      	bne.n	8004842 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004838:	2300      	movs	r3, #0
 800483a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	61bb      	str	r3, [r7, #24]
 8004840:	e003      	b.n	800484a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004846:	2300      	movs	r3, #0
 8004848:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004852:	e02a      	b.n	80048aa <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	2200      	movs	r2, #0
 800485c:	2180      	movs	r1, #128	; 0x80
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 f840 	bl	80048e4 <UART_WaitOnFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e036      	b.n	80048dc <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10b      	bne.n	800488c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	881b      	ldrh	r3, [r3, #0]
 8004878:	461a      	mov	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004882:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	3302      	adds	r3, #2
 8004888:	61bb      	str	r3, [r7, #24]
 800488a:	e007      	b.n	800489c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	781a      	ldrb	r2, [r3, #0]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	3301      	adds	r3, #1
 800489a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	3b01      	subs	r3, #1
 80048a4:	b29a      	uxth	r2, r3
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1cf      	bne.n	8004854 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	9300      	str	r3, [sp, #0]
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	2200      	movs	r2, #0
 80048bc:	2140      	movs	r1, #64	; 0x40
 80048be:	68f8      	ldr	r0, [r7, #12]
 80048c0:	f000 f810 	bl	80048e4 <UART_WaitOnFlagUntilTimeout>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d001      	beq.n	80048ce <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e006      	b.n	80048dc <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2220      	movs	r2, #32
 80048d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80048d6:	2300      	movs	r3, #0
 80048d8:	e000      	b.n	80048dc <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80048da:	2302      	movs	r3, #2
  }
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3720      	adds	r7, #32
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	603b      	str	r3, [r7, #0]
 80048f0:	4613      	mov	r3, r2
 80048f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048f4:	e02c      	b.n	8004950 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048fc:	d028      	beq.n	8004950 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d007      	beq.n	8004914 <UART_WaitOnFlagUntilTimeout+0x30>
 8004904:	f7fc ffb4 	bl	8001870 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	429a      	cmp	r2, r3
 8004912:	d21d      	bcs.n	8004950 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004922:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695a      	ldr	r2, [r3, #20]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f022 0201 	bic.w	r2, r2, #1
 8004932:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2220      	movs	r2, #32
 8004938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2220      	movs	r2, #32
 8004940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e00f      	b.n	8004970 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	4013      	ands	r3, r2
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	429a      	cmp	r2, r3
 800495e:	bf0c      	ite	eq
 8004960:	2301      	moveq	r3, #1
 8004962:	2300      	movne	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	461a      	mov	r2, r3
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	429a      	cmp	r2, r3
 800496c:	d0c3      	beq.n	80048f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	68da      	ldr	r2, [r3, #12]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	430a      	orrs	r2, r1
 8004994:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	431a      	orrs	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80049b2:	f023 030c 	bic.w	r3, r3, #12
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	6812      	ldr	r2, [r2, #0]
 80049ba:	68b9      	ldr	r1, [r7, #8]
 80049bc:	430b      	orrs	r3, r1
 80049be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	699a      	ldr	r2, [r3, #24]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a2c      	ldr	r2, [pc, #176]	; (8004a8c <UART_SetConfig+0x114>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d103      	bne.n	80049e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80049e0:	f7fe f928 	bl	8002c34 <HAL_RCC_GetPCLK2Freq>
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	e002      	b.n	80049ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80049e8:	f7fe f910 	bl	8002c0c <HAL_RCC_GetPCLK1Freq>
 80049ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4613      	mov	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4413      	add	r3, r2
 80049f6:	009a      	lsls	r2, r3, #2
 80049f8:	441a      	add	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a04:	4a22      	ldr	r2, [pc, #136]	; (8004a90 <UART_SetConfig+0x118>)
 8004a06:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0a:	095b      	lsrs	r3, r3, #5
 8004a0c:	0119      	lsls	r1, r3, #4
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	4613      	mov	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	009a      	lsls	r2, r3, #2
 8004a18:	441a      	add	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a24:	4b1a      	ldr	r3, [pc, #104]	; (8004a90 <UART_SetConfig+0x118>)
 8004a26:	fba3 0302 	umull	r0, r3, r3, r2
 8004a2a:	095b      	lsrs	r3, r3, #5
 8004a2c:	2064      	movs	r0, #100	; 0x64
 8004a2e:	fb00 f303 	mul.w	r3, r0, r3
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	3332      	adds	r3, #50	; 0x32
 8004a38:	4a15      	ldr	r2, [pc, #84]	; (8004a90 <UART_SetConfig+0x118>)
 8004a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3e:	095b      	lsrs	r3, r3, #5
 8004a40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a44:	4419      	add	r1, r3
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4413      	add	r3, r2
 8004a4e:	009a      	lsls	r2, r3, #2
 8004a50:	441a      	add	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a5c:	4b0c      	ldr	r3, [pc, #48]	; (8004a90 <UART_SetConfig+0x118>)
 8004a5e:	fba3 0302 	umull	r0, r3, r3, r2
 8004a62:	095b      	lsrs	r3, r3, #5
 8004a64:	2064      	movs	r0, #100	; 0x64
 8004a66:	fb00 f303 	mul.w	r3, r0, r3
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	3332      	adds	r3, #50	; 0x32
 8004a70:	4a07      	ldr	r2, [pc, #28]	; (8004a90 <UART_SetConfig+0x118>)
 8004a72:	fba2 2303 	umull	r2, r3, r2, r3
 8004a76:	095b      	lsrs	r3, r3, #5
 8004a78:	f003 020f 	and.w	r2, r3, #15
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	440a      	add	r2, r1
 8004a82:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004a84:	bf00      	nop
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40013800 	.word	0x40013800
 8004a90:	51eb851f 	.word	0x51eb851f

08004a94 <__errno>:
 8004a94:	4b01      	ldr	r3, [pc, #4]	; (8004a9c <__errno+0x8>)
 8004a96:	6818      	ldr	r0, [r3, #0]
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	2000000c 	.word	0x2000000c

08004aa0 <__libc_init_array>:
 8004aa0:	b570      	push	{r4, r5, r6, lr}
 8004aa2:	2600      	movs	r6, #0
 8004aa4:	4d0c      	ldr	r5, [pc, #48]	; (8004ad8 <__libc_init_array+0x38>)
 8004aa6:	4c0d      	ldr	r4, [pc, #52]	; (8004adc <__libc_init_array+0x3c>)
 8004aa8:	1b64      	subs	r4, r4, r5
 8004aaa:	10a4      	asrs	r4, r4, #2
 8004aac:	42a6      	cmp	r6, r4
 8004aae:	d109      	bne.n	8004ac4 <__libc_init_array+0x24>
 8004ab0:	f000 fc5c 	bl	800536c <_init>
 8004ab4:	2600      	movs	r6, #0
 8004ab6:	4d0a      	ldr	r5, [pc, #40]	; (8004ae0 <__libc_init_array+0x40>)
 8004ab8:	4c0a      	ldr	r4, [pc, #40]	; (8004ae4 <__libc_init_array+0x44>)
 8004aba:	1b64      	subs	r4, r4, r5
 8004abc:	10a4      	asrs	r4, r4, #2
 8004abe:	42a6      	cmp	r6, r4
 8004ac0:	d105      	bne.n	8004ace <__libc_init_array+0x2e>
 8004ac2:	bd70      	pop	{r4, r5, r6, pc}
 8004ac4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ac8:	4798      	blx	r3
 8004aca:	3601      	adds	r6, #1
 8004acc:	e7ee      	b.n	8004aac <__libc_init_array+0xc>
 8004ace:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ad2:	4798      	blx	r3
 8004ad4:	3601      	adds	r6, #1
 8004ad6:	e7f2      	b.n	8004abe <__libc_init_array+0x1e>
 8004ad8:	08005470 	.word	0x08005470
 8004adc:	08005470 	.word	0x08005470
 8004ae0:	08005470 	.word	0x08005470
 8004ae4:	08005474 	.word	0x08005474

08004ae8 <memset>:
 8004ae8:	4603      	mov	r3, r0
 8004aea:	4402      	add	r2, r0
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d100      	bne.n	8004af2 <memset+0xa>
 8004af0:	4770      	bx	lr
 8004af2:	f803 1b01 	strb.w	r1, [r3], #1
 8004af6:	e7f9      	b.n	8004aec <memset+0x4>

08004af8 <siprintf>:
 8004af8:	b40e      	push	{r1, r2, r3}
 8004afa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004afe:	b500      	push	{lr}
 8004b00:	b09c      	sub	sp, #112	; 0x70
 8004b02:	ab1d      	add	r3, sp, #116	; 0x74
 8004b04:	9002      	str	r0, [sp, #8]
 8004b06:	9006      	str	r0, [sp, #24]
 8004b08:	9107      	str	r1, [sp, #28]
 8004b0a:	9104      	str	r1, [sp, #16]
 8004b0c:	4808      	ldr	r0, [pc, #32]	; (8004b30 <siprintf+0x38>)
 8004b0e:	4909      	ldr	r1, [pc, #36]	; (8004b34 <siprintf+0x3c>)
 8004b10:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b14:	9105      	str	r1, [sp, #20]
 8004b16:	6800      	ldr	r0, [r0, #0]
 8004b18:	a902      	add	r1, sp, #8
 8004b1a:	9301      	str	r3, [sp, #4]
 8004b1c:	f000 f868 	bl	8004bf0 <_svfiprintf_r>
 8004b20:	2200      	movs	r2, #0
 8004b22:	9b02      	ldr	r3, [sp, #8]
 8004b24:	701a      	strb	r2, [r3, #0]
 8004b26:	b01c      	add	sp, #112	; 0x70
 8004b28:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b2c:	b003      	add	sp, #12
 8004b2e:	4770      	bx	lr
 8004b30:	2000000c 	.word	0x2000000c
 8004b34:	ffff0208 	.word	0xffff0208

08004b38 <__ssputs_r>:
 8004b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b3c:	688e      	ldr	r6, [r1, #8]
 8004b3e:	4682      	mov	sl, r0
 8004b40:	429e      	cmp	r6, r3
 8004b42:	460c      	mov	r4, r1
 8004b44:	4690      	mov	r8, r2
 8004b46:	461f      	mov	r7, r3
 8004b48:	d838      	bhi.n	8004bbc <__ssputs_r+0x84>
 8004b4a:	898a      	ldrh	r2, [r1, #12]
 8004b4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b50:	d032      	beq.n	8004bb8 <__ssputs_r+0x80>
 8004b52:	6825      	ldr	r5, [r4, #0]
 8004b54:	6909      	ldr	r1, [r1, #16]
 8004b56:	3301      	adds	r3, #1
 8004b58:	eba5 0901 	sub.w	r9, r5, r1
 8004b5c:	6965      	ldr	r5, [r4, #20]
 8004b5e:	444b      	add	r3, r9
 8004b60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b68:	106d      	asrs	r5, r5, #1
 8004b6a:	429d      	cmp	r5, r3
 8004b6c:	bf38      	it	cc
 8004b6e:	461d      	movcc	r5, r3
 8004b70:	0553      	lsls	r3, r2, #21
 8004b72:	d531      	bpl.n	8004bd8 <__ssputs_r+0xa0>
 8004b74:	4629      	mov	r1, r5
 8004b76:	f000 fb53 	bl	8005220 <_malloc_r>
 8004b7a:	4606      	mov	r6, r0
 8004b7c:	b950      	cbnz	r0, 8004b94 <__ssputs_r+0x5c>
 8004b7e:	230c      	movs	r3, #12
 8004b80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b84:	f8ca 3000 	str.w	r3, [sl]
 8004b88:	89a3      	ldrh	r3, [r4, #12]
 8004b8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b8e:	81a3      	strh	r3, [r4, #12]
 8004b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b94:	464a      	mov	r2, r9
 8004b96:	6921      	ldr	r1, [r4, #16]
 8004b98:	f000 face 	bl	8005138 <memcpy>
 8004b9c:	89a3      	ldrh	r3, [r4, #12]
 8004b9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004ba2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ba6:	81a3      	strh	r3, [r4, #12]
 8004ba8:	6126      	str	r6, [r4, #16]
 8004baa:	444e      	add	r6, r9
 8004bac:	6026      	str	r6, [r4, #0]
 8004bae:	463e      	mov	r6, r7
 8004bb0:	6165      	str	r5, [r4, #20]
 8004bb2:	eba5 0509 	sub.w	r5, r5, r9
 8004bb6:	60a5      	str	r5, [r4, #8]
 8004bb8:	42be      	cmp	r6, r7
 8004bba:	d900      	bls.n	8004bbe <__ssputs_r+0x86>
 8004bbc:	463e      	mov	r6, r7
 8004bbe:	4632      	mov	r2, r6
 8004bc0:	4641      	mov	r1, r8
 8004bc2:	6820      	ldr	r0, [r4, #0]
 8004bc4:	f000 fac6 	bl	8005154 <memmove>
 8004bc8:	68a3      	ldr	r3, [r4, #8]
 8004bca:	6822      	ldr	r2, [r4, #0]
 8004bcc:	1b9b      	subs	r3, r3, r6
 8004bce:	4432      	add	r2, r6
 8004bd0:	2000      	movs	r0, #0
 8004bd2:	60a3      	str	r3, [r4, #8]
 8004bd4:	6022      	str	r2, [r4, #0]
 8004bd6:	e7db      	b.n	8004b90 <__ssputs_r+0x58>
 8004bd8:	462a      	mov	r2, r5
 8004bda:	f000 fb7b 	bl	80052d4 <_realloc_r>
 8004bde:	4606      	mov	r6, r0
 8004be0:	2800      	cmp	r0, #0
 8004be2:	d1e1      	bne.n	8004ba8 <__ssputs_r+0x70>
 8004be4:	4650      	mov	r0, sl
 8004be6:	6921      	ldr	r1, [r4, #16]
 8004be8:	f000 face 	bl	8005188 <_free_r>
 8004bec:	e7c7      	b.n	8004b7e <__ssputs_r+0x46>
	...

08004bf0 <_svfiprintf_r>:
 8004bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf4:	4698      	mov	r8, r3
 8004bf6:	898b      	ldrh	r3, [r1, #12]
 8004bf8:	4607      	mov	r7, r0
 8004bfa:	061b      	lsls	r3, r3, #24
 8004bfc:	460d      	mov	r5, r1
 8004bfe:	4614      	mov	r4, r2
 8004c00:	b09d      	sub	sp, #116	; 0x74
 8004c02:	d50e      	bpl.n	8004c22 <_svfiprintf_r+0x32>
 8004c04:	690b      	ldr	r3, [r1, #16]
 8004c06:	b963      	cbnz	r3, 8004c22 <_svfiprintf_r+0x32>
 8004c08:	2140      	movs	r1, #64	; 0x40
 8004c0a:	f000 fb09 	bl	8005220 <_malloc_r>
 8004c0e:	6028      	str	r0, [r5, #0]
 8004c10:	6128      	str	r0, [r5, #16]
 8004c12:	b920      	cbnz	r0, 8004c1e <_svfiprintf_r+0x2e>
 8004c14:	230c      	movs	r3, #12
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c1c:	e0d1      	b.n	8004dc2 <_svfiprintf_r+0x1d2>
 8004c1e:	2340      	movs	r3, #64	; 0x40
 8004c20:	616b      	str	r3, [r5, #20]
 8004c22:	2300      	movs	r3, #0
 8004c24:	9309      	str	r3, [sp, #36]	; 0x24
 8004c26:	2320      	movs	r3, #32
 8004c28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004c2c:	2330      	movs	r3, #48	; 0x30
 8004c2e:	f04f 0901 	mov.w	r9, #1
 8004c32:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c36:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004ddc <_svfiprintf_r+0x1ec>
 8004c3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c3e:	4623      	mov	r3, r4
 8004c40:	469a      	mov	sl, r3
 8004c42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c46:	b10a      	cbz	r2, 8004c4c <_svfiprintf_r+0x5c>
 8004c48:	2a25      	cmp	r2, #37	; 0x25
 8004c4a:	d1f9      	bne.n	8004c40 <_svfiprintf_r+0x50>
 8004c4c:	ebba 0b04 	subs.w	fp, sl, r4
 8004c50:	d00b      	beq.n	8004c6a <_svfiprintf_r+0x7a>
 8004c52:	465b      	mov	r3, fp
 8004c54:	4622      	mov	r2, r4
 8004c56:	4629      	mov	r1, r5
 8004c58:	4638      	mov	r0, r7
 8004c5a:	f7ff ff6d 	bl	8004b38 <__ssputs_r>
 8004c5e:	3001      	adds	r0, #1
 8004c60:	f000 80aa 	beq.w	8004db8 <_svfiprintf_r+0x1c8>
 8004c64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c66:	445a      	add	r2, fp
 8004c68:	9209      	str	r2, [sp, #36]	; 0x24
 8004c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 80a2 	beq.w	8004db8 <_svfiprintf_r+0x1c8>
 8004c74:	2300      	movs	r3, #0
 8004c76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004c7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c7e:	f10a 0a01 	add.w	sl, sl, #1
 8004c82:	9304      	str	r3, [sp, #16]
 8004c84:	9307      	str	r3, [sp, #28]
 8004c86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c8a:	931a      	str	r3, [sp, #104]	; 0x68
 8004c8c:	4654      	mov	r4, sl
 8004c8e:	2205      	movs	r2, #5
 8004c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c94:	4851      	ldr	r0, [pc, #324]	; (8004ddc <_svfiprintf_r+0x1ec>)
 8004c96:	f000 fa41 	bl	800511c <memchr>
 8004c9a:	9a04      	ldr	r2, [sp, #16]
 8004c9c:	b9d8      	cbnz	r0, 8004cd6 <_svfiprintf_r+0xe6>
 8004c9e:	06d0      	lsls	r0, r2, #27
 8004ca0:	bf44      	itt	mi
 8004ca2:	2320      	movmi	r3, #32
 8004ca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ca8:	0711      	lsls	r1, r2, #28
 8004caa:	bf44      	itt	mi
 8004cac:	232b      	movmi	r3, #43	; 0x2b
 8004cae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004cb2:	f89a 3000 	ldrb.w	r3, [sl]
 8004cb6:	2b2a      	cmp	r3, #42	; 0x2a
 8004cb8:	d015      	beq.n	8004ce6 <_svfiprintf_r+0xf6>
 8004cba:	4654      	mov	r4, sl
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	f04f 0c0a 	mov.w	ip, #10
 8004cc2:	9a07      	ldr	r2, [sp, #28]
 8004cc4:	4621      	mov	r1, r4
 8004cc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cca:	3b30      	subs	r3, #48	; 0x30
 8004ccc:	2b09      	cmp	r3, #9
 8004cce:	d94e      	bls.n	8004d6e <_svfiprintf_r+0x17e>
 8004cd0:	b1b0      	cbz	r0, 8004d00 <_svfiprintf_r+0x110>
 8004cd2:	9207      	str	r2, [sp, #28]
 8004cd4:	e014      	b.n	8004d00 <_svfiprintf_r+0x110>
 8004cd6:	eba0 0308 	sub.w	r3, r0, r8
 8004cda:	fa09 f303 	lsl.w	r3, r9, r3
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	46a2      	mov	sl, r4
 8004ce2:	9304      	str	r3, [sp, #16]
 8004ce4:	e7d2      	b.n	8004c8c <_svfiprintf_r+0x9c>
 8004ce6:	9b03      	ldr	r3, [sp, #12]
 8004ce8:	1d19      	adds	r1, r3, #4
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	9103      	str	r1, [sp, #12]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	bfbb      	ittet	lt
 8004cf2:	425b      	neglt	r3, r3
 8004cf4:	f042 0202 	orrlt.w	r2, r2, #2
 8004cf8:	9307      	strge	r3, [sp, #28]
 8004cfa:	9307      	strlt	r3, [sp, #28]
 8004cfc:	bfb8      	it	lt
 8004cfe:	9204      	strlt	r2, [sp, #16]
 8004d00:	7823      	ldrb	r3, [r4, #0]
 8004d02:	2b2e      	cmp	r3, #46	; 0x2e
 8004d04:	d10c      	bne.n	8004d20 <_svfiprintf_r+0x130>
 8004d06:	7863      	ldrb	r3, [r4, #1]
 8004d08:	2b2a      	cmp	r3, #42	; 0x2a
 8004d0a:	d135      	bne.n	8004d78 <_svfiprintf_r+0x188>
 8004d0c:	9b03      	ldr	r3, [sp, #12]
 8004d0e:	3402      	adds	r4, #2
 8004d10:	1d1a      	adds	r2, r3, #4
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	9203      	str	r2, [sp, #12]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	bfb8      	it	lt
 8004d1a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004d1e:	9305      	str	r3, [sp, #20]
 8004d20:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004dec <_svfiprintf_r+0x1fc>
 8004d24:	2203      	movs	r2, #3
 8004d26:	4650      	mov	r0, sl
 8004d28:	7821      	ldrb	r1, [r4, #0]
 8004d2a:	f000 f9f7 	bl	800511c <memchr>
 8004d2e:	b140      	cbz	r0, 8004d42 <_svfiprintf_r+0x152>
 8004d30:	2340      	movs	r3, #64	; 0x40
 8004d32:	eba0 000a 	sub.w	r0, r0, sl
 8004d36:	fa03 f000 	lsl.w	r0, r3, r0
 8004d3a:	9b04      	ldr	r3, [sp, #16]
 8004d3c:	3401      	adds	r4, #1
 8004d3e:	4303      	orrs	r3, r0
 8004d40:	9304      	str	r3, [sp, #16]
 8004d42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d46:	2206      	movs	r2, #6
 8004d48:	4825      	ldr	r0, [pc, #148]	; (8004de0 <_svfiprintf_r+0x1f0>)
 8004d4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d4e:	f000 f9e5 	bl	800511c <memchr>
 8004d52:	2800      	cmp	r0, #0
 8004d54:	d038      	beq.n	8004dc8 <_svfiprintf_r+0x1d8>
 8004d56:	4b23      	ldr	r3, [pc, #140]	; (8004de4 <_svfiprintf_r+0x1f4>)
 8004d58:	bb1b      	cbnz	r3, 8004da2 <_svfiprintf_r+0x1b2>
 8004d5a:	9b03      	ldr	r3, [sp, #12]
 8004d5c:	3307      	adds	r3, #7
 8004d5e:	f023 0307 	bic.w	r3, r3, #7
 8004d62:	3308      	adds	r3, #8
 8004d64:	9303      	str	r3, [sp, #12]
 8004d66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d68:	4433      	add	r3, r6
 8004d6a:	9309      	str	r3, [sp, #36]	; 0x24
 8004d6c:	e767      	b.n	8004c3e <_svfiprintf_r+0x4e>
 8004d6e:	460c      	mov	r4, r1
 8004d70:	2001      	movs	r0, #1
 8004d72:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d76:	e7a5      	b.n	8004cc4 <_svfiprintf_r+0xd4>
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f04f 0c0a 	mov.w	ip, #10
 8004d7e:	4619      	mov	r1, r3
 8004d80:	3401      	adds	r4, #1
 8004d82:	9305      	str	r3, [sp, #20]
 8004d84:	4620      	mov	r0, r4
 8004d86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d8a:	3a30      	subs	r2, #48	; 0x30
 8004d8c:	2a09      	cmp	r2, #9
 8004d8e:	d903      	bls.n	8004d98 <_svfiprintf_r+0x1a8>
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0c5      	beq.n	8004d20 <_svfiprintf_r+0x130>
 8004d94:	9105      	str	r1, [sp, #20]
 8004d96:	e7c3      	b.n	8004d20 <_svfiprintf_r+0x130>
 8004d98:	4604      	mov	r4, r0
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004da0:	e7f0      	b.n	8004d84 <_svfiprintf_r+0x194>
 8004da2:	ab03      	add	r3, sp, #12
 8004da4:	9300      	str	r3, [sp, #0]
 8004da6:	462a      	mov	r2, r5
 8004da8:	4638      	mov	r0, r7
 8004daa:	4b0f      	ldr	r3, [pc, #60]	; (8004de8 <_svfiprintf_r+0x1f8>)
 8004dac:	a904      	add	r1, sp, #16
 8004dae:	f3af 8000 	nop.w
 8004db2:	1c42      	adds	r2, r0, #1
 8004db4:	4606      	mov	r6, r0
 8004db6:	d1d6      	bne.n	8004d66 <_svfiprintf_r+0x176>
 8004db8:	89ab      	ldrh	r3, [r5, #12]
 8004dba:	065b      	lsls	r3, r3, #25
 8004dbc:	f53f af2c 	bmi.w	8004c18 <_svfiprintf_r+0x28>
 8004dc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004dc2:	b01d      	add	sp, #116	; 0x74
 8004dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dc8:	ab03      	add	r3, sp, #12
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	462a      	mov	r2, r5
 8004dce:	4638      	mov	r0, r7
 8004dd0:	4b05      	ldr	r3, [pc, #20]	; (8004de8 <_svfiprintf_r+0x1f8>)
 8004dd2:	a904      	add	r1, sp, #16
 8004dd4:	f000 f87c 	bl	8004ed0 <_printf_i>
 8004dd8:	e7eb      	b.n	8004db2 <_svfiprintf_r+0x1c2>
 8004dda:	bf00      	nop
 8004ddc:	0800543c 	.word	0x0800543c
 8004de0:	08005446 	.word	0x08005446
 8004de4:	00000000 	.word	0x00000000
 8004de8:	08004b39 	.word	0x08004b39
 8004dec:	08005442 	.word	0x08005442

08004df0 <_printf_common>:
 8004df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004df4:	4616      	mov	r6, r2
 8004df6:	4699      	mov	r9, r3
 8004df8:	688a      	ldr	r2, [r1, #8]
 8004dfa:	690b      	ldr	r3, [r1, #16]
 8004dfc:	4607      	mov	r7, r0
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	bfb8      	it	lt
 8004e02:	4613      	movlt	r3, r2
 8004e04:	6033      	str	r3, [r6, #0]
 8004e06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e0a:	460c      	mov	r4, r1
 8004e0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e10:	b10a      	cbz	r2, 8004e16 <_printf_common+0x26>
 8004e12:	3301      	adds	r3, #1
 8004e14:	6033      	str	r3, [r6, #0]
 8004e16:	6823      	ldr	r3, [r4, #0]
 8004e18:	0699      	lsls	r1, r3, #26
 8004e1a:	bf42      	ittt	mi
 8004e1c:	6833      	ldrmi	r3, [r6, #0]
 8004e1e:	3302      	addmi	r3, #2
 8004e20:	6033      	strmi	r3, [r6, #0]
 8004e22:	6825      	ldr	r5, [r4, #0]
 8004e24:	f015 0506 	ands.w	r5, r5, #6
 8004e28:	d106      	bne.n	8004e38 <_printf_common+0x48>
 8004e2a:	f104 0a19 	add.w	sl, r4, #25
 8004e2e:	68e3      	ldr	r3, [r4, #12]
 8004e30:	6832      	ldr	r2, [r6, #0]
 8004e32:	1a9b      	subs	r3, r3, r2
 8004e34:	42ab      	cmp	r3, r5
 8004e36:	dc28      	bgt.n	8004e8a <_printf_common+0x9a>
 8004e38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e3c:	1e13      	subs	r3, r2, #0
 8004e3e:	6822      	ldr	r2, [r4, #0]
 8004e40:	bf18      	it	ne
 8004e42:	2301      	movne	r3, #1
 8004e44:	0692      	lsls	r2, r2, #26
 8004e46:	d42d      	bmi.n	8004ea4 <_printf_common+0xb4>
 8004e48:	4649      	mov	r1, r9
 8004e4a:	4638      	mov	r0, r7
 8004e4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e50:	47c0      	blx	r8
 8004e52:	3001      	adds	r0, #1
 8004e54:	d020      	beq.n	8004e98 <_printf_common+0xa8>
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	68e5      	ldr	r5, [r4, #12]
 8004e5a:	f003 0306 	and.w	r3, r3, #6
 8004e5e:	2b04      	cmp	r3, #4
 8004e60:	bf18      	it	ne
 8004e62:	2500      	movne	r5, #0
 8004e64:	6832      	ldr	r2, [r6, #0]
 8004e66:	f04f 0600 	mov.w	r6, #0
 8004e6a:	68a3      	ldr	r3, [r4, #8]
 8004e6c:	bf08      	it	eq
 8004e6e:	1aad      	subeq	r5, r5, r2
 8004e70:	6922      	ldr	r2, [r4, #16]
 8004e72:	bf08      	it	eq
 8004e74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	bfc4      	itt	gt
 8004e7c:	1a9b      	subgt	r3, r3, r2
 8004e7e:	18ed      	addgt	r5, r5, r3
 8004e80:	341a      	adds	r4, #26
 8004e82:	42b5      	cmp	r5, r6
 8004e84:	d11a      	bne.n	8004ebc <_printf_common+0xcc>
 8004e86:	2000      	movs	r0, #0
 8004e88:	e008      	b.n	8004e9c <_printf_common+0xac>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	4652      	mov	r2, sl
 8004e8e:	4649      	mov	r1, r9
 8004e90:	4638      	mov	r0, r7
 8004e92:	47c0      	blx	r8
 8004e94:	3001      	adds	r0, #1
 8004e96:	d103      	bne.n	8004ea0 <_printf_common+0xb0>
 8004e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ea0:	3501      	adds	r5, #1
 8004ea2:	e7c4      	b.n	8004e2e <_printf_common+0x3e>
 8004ea4:	2030      	movs	r0, #48	; 0x30
 8004ea6:	18e1      	adds	r1, r4, r3
 8004ea8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004eac:	1c5a      	adds	r2, r3, #1
 8004eae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004eb2:	4422      	add	r2, r4
 8004eb4:	3302      	adds	r3, #2
 8004eb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004eba:	e7c5      	b.n	8004e48 <_printf_common+0x58>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	4622      	mov	r2, r4
 8004ec0:	4649      	mov	r1, r9
 8004ec2:	4638      	mov	r0, r7
 8004ec4:	47c0      	blx	r8
 8004ec6:	3001      	adds	r0, #1
 8004ec8:	d0e6      	beq.n	8004e98 <_printf_common+0xa8>
 8004eca:	3601      	adds	r6, #1
 8004ecc:	e7d9      	b.n	8004e82 <_printf_common+0x92>
	...

08004ed0 <_printf_i>:
 8004ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed4:	460c      	mov	r4, r1
 8004ed6:	7e27      	ldrb	r7, [r4, #24]
 8004ed8:	4691      	mov	r9, r2
 8004eda:	2f78      	cmp	r7, #120	; 0x78
 8004edc:	4680      	mov	r8, r0
 8004ede:	469a      	mov	sl, r3
 8004ee0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ee2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ee6:	d807      	bhi.n	8004ef8 <_printf_i+0x28>
 8004ee8:	2f62      	cmp	r7, #98	; 0x62
 8004eea:	d80a      	bhi.n	8004f02 <_printf_i+0x32>
 8004eec:	2f00      	cmp	r7, #0
 8004eee:	f000 80d9 	beq.w	80050a4 <_printf_i+0x1d4>
 8004ef2:	2f58      	cmp	r7, #88	; 0x58
 8004ef4:	f000 80a4 	beq.w	8005040 <_printf_i+0x170>
 8004ef8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004efc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f00:	e03a      	b.n	8004f78 <_printf_i+0xa8>
 8004f02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f06:	2b15      	cmp	r3, #21
 8004f08:	d8f6      	bhi.n	8004ef8 <_printf_i+0x28>
 8004f0a:	a001      	add	r0, pc, #4	; (adr r0, 8004f10 <_printf_i+0x40>)
 8004f0c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004f10:	08004f69 	.word	0x08004f69
 8004f14:	08004f7d 	.word	0x08004f7d
 8004f18:	08004ef9 	.word	0x08004ef9
 8004f1c:	08004ef9 	.word	0x08004ef9
 8004f20:	08004ef9 	.word	0x08004ef9
 8004f24:	08004ef9 	.word	0x08004ef9
 8004f28:	08004f7d 	.word	0x08004f7d
 8004f2c:	08004ef9 	.word	0x08004ef9
 8004f30:	08004ef9 	.word	0x08004ef9
 8004f34:	08004ef9 	.word	0x08004ef9
 8004f38:	08004ef9 	.word	0x08004ef9
 8004f3c:	0800508b 	.word	0x0800508b
 8004f40:	08004fad 	.word	0x08004fad
 8004f44:	0800506d 	.word	0x0800506d
 8004f48:	08004ef9 	.word	0x08004ef9
 8004f4c:	08004ef9 	.word	0x08004ef9
 8004f50:	080050ad 	.word	0x080050ad
 8004f54:	08004ef9 	.word	0x08004ef9
 8004f58:	08004fad 	.word	0x08004fad
 8004f5c:	08004ef9 	.word	0x08004ef9
 8004f60:	08004ef9 	.word	0x08004ef9
 8004f64:	08005075 	.word	0x08005075
 8004f68:	680b      	ldr	r3, [r1, #0]
 8004f6a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f6e:	1d1a      	adds	r2, r3, #4
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	600a      	str	r2, [r1, #0]
 8004f74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e0a4      	b.n	80050c6 <_printf_i+0x1f6>
 8004f7c:	6825      	ldr	r5, [r4, #0]
 8004f7e:	6808      	ldr	r0, [r1, #0]
 8004f80:	062e      	lsls	r6, r5, #24
 8004f82:	f100 0304 	add.w	r3, r0, #4
 8004f86:	d50a      	bpl.n	8004f9e <_printf_i+0xce>
 8004f88:	6805      	ldr	r5, [r0, #0]
 8004f8a:	600b      	str	r3, [r1, #0]
 8004f8c:	2d00      	cmp	r5, #0
 8004f8e:	da03      	bge.n	8004f98 <_printf_i+0xc8>
 8004f90:	232d      	movs	r3, #45	; 0x2d
 8004f92:	426d      	negs	r5, r5
 8004f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f98:	230a      	movs	r3, #10
 8004f9a:	485e      	ldr	r0, [pc, #376]	; (8005114 <_printf_i+0x244>)
 8004f9c:	e019      	b.n	8004fd2 <_printf_i+0x102>
 8004f9e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004fa2:	6805      	ldr	r5, [r0, #0]
 8004fa4:	600b      	str	r3, [r1, #0]
 8004fa6:	bf18      	it	ne
 8004fa8:	b22d      	sxthne	r5, r5
 8004faa:	e7ef      	b.n	8004f8c <_printf_i+0xbc>
 8004fac:	680b      	ldr	r3, [r1, #0]
 8004fae:	6825      	ldr	r5, [r4, #0]
 8004fb0:	1d18      	adds	r0, r3, #4
 8004fb2:	6008      	str	r0, [r1, #0]
 8004fb4:	0628      	lsls	r0, r5, #24
 8004fb6:	d501      	bpl.n	8004fbc <_printf_i+0xec>
 8004fb8:	681d      	ldr	r5, [r3, #0]
 8004fba:	e002      	b.n	8004fc2 <_printf_i+0xf2>
 8004fbc:	0669      	lsls	r1, r5, #25
 8004fbe:	d5fb      	bpl.n	8004fb8 <_printf_i+0xe8>
 8004fc0:	881d      	ldrh	r5, [r3, #0]
 8004fc2:	2f6f      	cmp	r7, #111	; 0x6f
 8004fc4:	bf0c      	ite	eq
 8004fc6:	2308      	moveq	r3, #8
 8004fc8:	230a      	movne	r3, #10
 8004fca:	4852      	ldr	r0, [pc, #328]	; (8005114 <_printf_i+0x244>)
 8004fcc:	2100      	movs	r1, #0
 8004fce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fd2:	6866      	ldr	r6, [r4, #4]
 8004fd4:	2e00      	cmp	r6, #0
 8004fd6:	bfa8      	it	ge
 8004fd8:	6821      	ldrge	r1, [r4, #0]
 8004fda:	60a6      	str	r6, [r4, #8]
 8004fdc:	bfa4      	itt	ge
 8004fde:	f021 0104 	bicge.w	r1, r1, #4
 8004fe2:	6021      	strge	r1, [r4, #0]
 8004fe4:	b90d      	cbnz	r5, 8004fea <_printf_i+0x11a>
 8004fe6:	2e00      	cmp	r6, #0
 8004fe8:	d04d      	beq.n	8005086 <_printf_i+0x1b6>
 8004fea:	4616      	mov	r6, r2
 8004fec:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ff0:	fb03 5711 	mls	r7, r3, r1, r5
 8004ff4:	5dc7      	ldrb	r7, [r0, r7]
 8004ff6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ffa:	462f      	mov	r7, r5
 8004ffc:	42bb      	cmp	r3, r7
 8004ffe:	460d      	mov	r5, r1
 8005000:	d9f4      	bls.n	8004fec <_printf_i+0x11c>
 8005002:	2b08      	cmp	r3, #8
 8005004:	d10b      	bne.n	800501e <_printf_i+0x14e>
 8005006:	6823      	ldr	r3, [r4, #0]
 8005008:	07df      	lsls	r7, r3, #31
 800500a:	d508      	bpl.n	800501e <_printf_i+0x14e>
 800500c:	6923      	ldr	r3, [r4, #16]
 800500e:	6861      	ldr	r1, [r4, #4]
 8005010:	4299      	cmp	r1, r3
 8005012:	bfde      	ittt	le
 8005014:	2330      	movle	r3, #48	; 0x30
 8005016:	f806 3c01 	strble.w	r3, [r6, #-1]
 800501a:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800501e:	1b92      	subs	r2, r2, r6
 8005020:	6122      	str	r2, [r4, #16]
 8005022:	464b      	mov	r3, r9
 8005024:	4621      	mov	r1, r4
 8005026:	4640      	mov	r0, r8
 8005028:	f8cd a000 	str.w	sl, [sp]
 800502c:	aa03      	add	r2, sp, #12
 800502e:	f7ff fedf 	bl	8004df0 <_printf_common>
 8005032:	3001      	adds	r0, #1
 8005034:	d14c      	bne.n	80050d0 <_printf_i+0x200>
 8005036:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800503a:	b004      	add	sp, #16
 800503c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005040:	4834      	ldr	r0, [pc, #208]	; (8005114 <_printf_i+0x244>)
 8005042:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005046:	680e      	ldr	r6, [r1, #0]
 8005048:	6823      	ldr	r3, [r4, #0]
 800504a:	f856 5b04 	ldr.w	r5, [r6], #4
 800504e:	061f      	lsls	r7, r3, #24
 8005050:	600e      	str	r6, [r1, #0]
 8005052:	d514      	bpl.n	800507e <_printf_i+0x1ae>
 8005054:	07d9      	lsls	r1, r3, #31
 8005056:	bf44      	itt	mi
 8005058:	f043 0320 	orrmi.w	r3, r3, #32
 800505c:	6023      	strmi	r3, [r4, #0]
 800505e:	b91d      	cbnz	r5, 8005068 <_printf_i+0x198>
 8005060:	6823      	ldr	r3, [r4, #0]
 8005062:	f023 0320 	bic.w	r3, r3, #32
 8005066:	6023      	str	r3, [r4, #0]
 8005068:	2310      	movs	r3, #16
 800506a:	e7af      	b.n	8004fcc <_printf_i+0xfc>
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	f043 0320 	orr.w	r3, r3, #32
 8005072:	6023      	str	r3, [r4, #0]
 8005074:	2378      	movs	r3, #120	; 0x78
 8005076:	4828      	ldr	r0, [pc, #160]	; (8005118 <_printf_i+0x248>)
 8005078:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800507c:	e7e3      	b.n	8005046 <_printf_i+0x176>
 800507e:	065e      	lsls	r6, r3, #25
 8005080:	bf48      	it	mi
 8005082:	b2ad      	uxthmi	r5, r5
 8005084:	e7e6      	b.n	8005054 <_printf_i+0x184>
 8005086:	4616      	mov	r6, r2
 8005088:	e7bb      	b.n	8005002 <_printf_i+0x132>
 800508a:	680b      	ldr	r3, [r1, #0]
 800508c:	6826      	ldr	r6, [r4, #0]
 800508e:	1d1d      	adds	r5, r3, #4
 8005090:	6960      	ldr	r0, [r4, #20]
 8005092:	600d      	str	r5, [r1, #0]
 8005094:	0635      	lsls	r5, r6, #24
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	d501      	bpl.n	800509e <_printf_i+0x1ce>
 800509a:	6018      	str	r0, [r3, #0]
 800509c:	e002      	b.n	80050a4 <_printf_i+0x1d4>
 800509e:	0671      	lsls	r1, r6, #25
 80050a0:	d5fb      	bpl.n	800509a <_printf_i+0x1ca>
 80050a2:	8018      	strh	r0, [r3, #0]
 80050a4:	2300      	movs	r3, #0
 80050a6:	4616      	mov	r6, r2
 80050a8:	6123      	str	r3, [r4, #16]
 80050aa:	e7ba      	b.n	8005022 <_printf_i+0x152>
 80050ac:	680b      	ldr	r3, [r1, #0]
 80050ae:	1d1a      	adds	r2, r3, #4
 80050b0:	600a      	str	r2, [r1, #0]
 80050b2:	681e      	ldr	r6, [r3, #0]
 80050b4:	2100      	movs	r1, #0
 80050b6:	4630      	mov	r0, r6
 80050b8:	6862      	ldr	r2, [r4, #4]
 80050ba:	f000 f82f 	bl	800511c <memchr>
 80050be:	b108      	cbz	r0, 80050c4 <_printf_i+0x1f4>
 80050c0:	1b80      	subs	r0, r0, r6
 80050c2:	6060      	str	r0, [r4, #4]
 80050c4:	6863      	ldr	r3, [r4, #4]
 80050c6:	6123      	str	r3, [r4, #16]
 80050c8:	2300      	movs	r3, #0
 80050ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050ce:	e7a8      	b.n	8005022 <_printf_i+0x152>
 80050d0:	4632      	mov	r2, r6
 80050d2:	4649      	mov	r1, r9
 80050d4:	4640      	mov	r0, r8
 80050d6:	6923      	ldr	r3, [r4, #16]
 80050d8:	47d0      	blx	sl
 80050da:	3001      	adds	r0, #1
 80050dc:	d0ab      	beq.n	8005036 <_printf_i+0x166>
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	079b      	lsls	r3, r3, #30
 80050e2:	d413      	bmi.n	800510c <_printf_i+0x23c>
 80050e4:	68e0      	ldr	r0, [r4, #12]
 80050e6:	9b03      	ldr	r3, [sp, #12]
 80050e8:	4298      	cmp	r0, r3
 80050ea:	bfb8      	it	lt
 80050ec:	4618      	movlt	r0, r3
 80050ee:	e7a4      	b.n	800503a <_printf_i+0x16a>
 80050f0:	2301      	movs	r3, #1
 80050f2:	4632      	mov	r2, r6
 80050f4:	4649      	mov	r1, r9
 80050f6:	4640      	mov	r0, r8
 80050f8:	47d0      	blx	sl
 80050fa:	3001      	adds	r0, #1
 80050fc:	d09b      	beq.n	8005036 <_printf_i+0x166>
 80050fe:	3501      	adds	r5, #1
 8005100:	68e3      	ldr	r3, [r4, #12]
 8005102:	9903      	ldr	r1, [sp, #12]
 8005104:	1a5b      	subs	r3, r3, r1
 8005106:	42ab      	cmp	r3, r5
 8005108:	dcf2      	bgt.n	80050f0 <_printf_i+0x220>
 800510a:	e7eb      	b.n	80050e4 <_printf_i+0x214>
 800510c:	2500      	movs	r5, #0
 800510e:	f104 0619 	add.w	r6, r4, #25
 8005112:	e7f5      	b.n	8005100 <_printf_i+0x230>
 8005114:	0800544d 	.word	0x0800544d
 8005118:	0800545e 	.word	0x0800545e

0800511c <memchr>:
 800511c:	4603      	mov	r3, r0
 800511e:	b510      	push	{r4, lr}
 8005120:	b2c9      	uxtb	r1, r1
 8005122:	4402      	add	r2, r0
 8005124:	4293      	cmp	r3, r2
 8005126:	4618      	mov	r0, r3
 8005128:	d101      	bne.n	800512e <memchr+0x12>
 800512a:	2000      	movs	r0, #0
 800512c:	e003      	b.n	8005136 <memchr+0x1a>
 800512e:	7804      	ldrb	r4, [r0, #0]
 8005130:	3301      	adds	r3, #1
 8005132:	428c      	cmp	r4, r1
 8005134:	d1f6      	bne.n	8005124 <memchr+0x8>
 8005136:	bd10      	pop	{r4, pc}

08005138 <memcpy>:
 8005138:	440a      	add	r2, r1
 800513a:	4291      	cmp	r1, r2
 800513c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005140:	d100      	bne.n	8005144 <memcpy+0xc>
 8005142:	4770      	bx	lr
 8005144:	b510      	push	{r4, lr}
 8005146:	f811 4b01 	ldrb.w	r4, [r1], #1
 800514a:	4291      	cmp	r1, r2
 800514c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005150:	d1f9      	bne.n	8005146 <memcpy+0xe>
 8005152:	bd10      	pop	{r4, pc}

08005154 <memmove>:
 8005154:	4288      	cmp	r0, r1
 8005156:	b510      	push	{r4, lr}
 8005158:	eb01 0402 	add.w	r4, r1, r2
 800515c:	d902      	bls.n	8005164 <memmove+0x10>
 800515e:	4284      	cmp	r4, r0
 8005160:	4623      	mov	r3, r4
 8005162:	d807      	bhi.n	8005174 <memmove+0x20>
 8005164:	1e43      	subs	r3, r0, #1
 8005166:	42a1      	cmp	r1, r4
 8005168:	d008      	beq.n	800517c <memmove+0x28>
 800516a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800516e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005172:	e7f8      	b.n	8005166 <memmove+0x12>
 8005174:	4601      	mov	r1, r0
 8005176:	4402      	add	r2, r0
 8005178:	428a      	cmp	r2, r1
 800517a:	d100      	bne.n	800517e <memmove+0x2a>
 800517c:	bd10      	pop	{r4, pc}
 800517e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005182:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005186:	e7f7      	b.n	8005178 <memmove+0x24>

08005188 <_free_r>:
 8005188:	b538      	push	{r3, r4, r5, lr}
 800518a:	4605      	mov	r5, r0
 800518c:	2900      	cmp	r1, #0
 800518e:	d043      	beq.n	8005218 <_free_r+0x90>
 8005190:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005194:	1f0c      	subs	r4, r1, #4
 8005196:	2b00      	cmp	r3, #0
 8005198:	bfb8      	it	lt
 800519a:	18e4      	addlt	r4, r4, r3
 800519c:	f000 f8d0 	bl	8005340 <__malloc_lock>
 80051a0:	4a1e      	ldr	r2, [pc, #120]	; (800521c <_free_r+0x94>)
 80051a2:	6813      	ldr	r3, [r2, #0]
 80051a4:	4610      	mov	r0, r2
 80051a6:	b933      	cbnz	r3, 80051b6 <_free_r+0x2e>
 80051a8:	6063      	str	r3, [r4, #4]
 80051aa:	6014      	str	r4, [r2, #0]
 80051ac:	4628      	mov	r0, r5
 80051ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051b2:	f000 b8cb 	b.w	800534c <__malloc_unlock>
 80051b6:	42a3      	cmp	r3, r4
 80051b8:	d90a      	bls.n	80051d0 <_free_r+0x48>
 80051ba:	6821      	ldr	r1, [r4, #0]
 80051bc:	1862      	adds	r2, r4, r1
 80051be:	4293      	cmp	r3, r2
 80051c0:	bf01      	itttt	eq
 80051c2:	681a      	ldreq	r2, [r3, #0]
 80051c4:	685b      	ldreq	r3, [r3, #4]
 80051c6:	1852      	addeq	r2, r2, r1
 80051c8:	6022      	streq	r2, [r4, #0]
 80051ca:	6063      	str	r3, [r4, #4]
 80051cc:	6004      	str	r4, [r0, #0]
 80051ce:	e7ed      	b.n	80051ac <_free_r+0x24>
 80051d0:	461a      	mov	r2, r3
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	b10b      	cbz	r3, 80051da <_free_r+0x52>
 80051d6:	42a3      	cmp	r3, r4
 80051d8:	d9fa      	bls.n	80051d0 <_free_r+0x48>
 80051da:	6811      	ldr	r1, [r2, #0]
 80051dc:	1850      	adds	r0, r2, r1
 80051de:	42a0      	cmp	r0, r4
 80051e0:	d10b      	bne.n	80051fa <_free_r+0x72>
 80051e2:	6820      	ldr	r0, [r4, #0]
 80051e4:	4401      	add	r1, r0
 80051e6:	1850      	adds	r0, r2, r1
 80051e8:	4283      	cmp	r3, r0
 80051ea:	6011      	str	r1, [r2, #0]
 80051ec:	d1de      	bne.n	80051ac <_free_r+0x24>
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	4401      	add	r1, r0
 80051f4:	6011      	str	r1, [r2, #0]
 80051f6:	6053      	str	r3, [r2, #4]
 80051f8:	e7d8      	b.n	80051ac <_free_r+0x24>
 80051fa:	d902      	bls.n	8005202 <_free_r+0x7a>
 80051fc:	230c      	movs	r3, #12
 80051fe:	602b      	str	r3, [r5, #0]
 8005200:	e7d4      	b.n	80051ac <_free_r+0x24>
 8005202:	6820      	ldr	r0, [r4, #0]
 8005204:	1821      	adds	r1, r4, r0
 8005206:	428b      	cmp	r3, r1
 8005208:	bf01      	itttt	eq
 800520a:	6819      	ldreq	r1, [r3, #0]
 800520c:	685b      	ldreq	r3, [r3, #4]
 800520e:	1809      	addeq	r1, r1, r0
 8005210:	6021      	streq	r1, [r4, #0]
 8005212:	6063      	str	r3, [r4, #4]
 8005214:	6054      	str	r4, [r2, #4]
 8005216:	e7c9      	b.n	80051ac <_free_r+0x24>
 8005218:	bd38      	pop	{r3, r4, r5, pc}
 800521a:	bf00      	nop
 800521c:	20000160 	.word	0x20000160

08005220 <_malloc_r>:
 8005220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005222:	1ccd      	adds	r5, r1, #3
 8005224:	f025 0503 	bic.w	r5, r5, #3
 8005228:	3508      	adds	r5, #8
 800522a:	2d0c      	cmp	r5, #12
 800522c:	bf38      	it	cc
 800522e:	250c      	movcc	r5, #12
 8005230:	2d00      	cmp	r5, #0
 8005232:	4606      	mov	r6, r0
 8005234:	db01      	blt.n	800523a <_malloc_r+0x1a>
 8005236:	42a9      	cmp	r1, r5
 8005238:	d903      	bls.n	8005242 <_malloc_r+0x22>
 800523a:	230c      	movs	r3, #12
 800523c:	6033      	str	r3, [r6, #0]
 800523e:	2000      	movs	r0, #0
 8005240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005242:	f000 f87d 	bl	8005340 <__malloc_lock>
 8005246:	4921      	ldr	r1, [pc, #132]	; (80052cc <_malloc_r+0xac>)
 8005248:	680a      	ldr	r2, [r1, #0]
 800524a:	4614      	mov	r4, r2
 800524c:	b99c      	cbnz	r4, 8005276 <_malloc_r+0x56>
 800524e:	4f20      	ldr	r7, [pc, #128]	; (80052d0 <_malloc_r+0xb0>)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	b923      	cbnz	r3, 800525e <_malloc_r+0x3e>
 8005254:	4621      	mov	r1, r4
 8005256:	4630      	mov	r0, r6
 8005258:	f000 f862 	bl	8005320 <_sbrk_r>
 800525c:	6038      	str	r0, [r7, #0]
 800525e:	4629      	mov	r1, r5
 8005260:	4630      	mov	r0, r6
 8005262:	f000 f85d 	bl	8005320 <_sbrk_r>
 8005266:	1c43      	adds	r3, r0, #1
 8005268:	d123      	bne.n	80052b2 <_malloc_r+0x92>
 800526a:	230c      	movs	r3, #12
 800526c:	4630      	mov	r0, r6
 800526e:	6033      	str	r3, [r6, #0]
 8005270:	f000 f86c 	bl	800534c <__malloc_unlock>
 8005274:	e7e3      	b.n	800523e <_malloc_r+0x1e>
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	1b5b      	subs	r3, r3, r5
 800527a:	d417      	bmi.n	80052ac <_malloc_r+0x8c>
 800527c:	2b0b      	cmp	r3, #11
 800527e:	d903      	bls.n	8005288 <_malloc_r+0x68>
 8005280:	6023      	str	r3, [r4, #0]
 8005282:	441c      	add	r4, r3
 8005284:	6025      	str	r5, [r4, #0]
 8005286:	e004      	b.n	8005292 <_malloc_r+0x72>
 8005288:	6863      	ldr	r3, [r4, #4]
 800528a:	42a2      	cmp	r2, r4
 800528c:	bf0c      	ite	eq
 800528e:	600b      	streq	r3, [r1, #0]
 8005290:	6053      	strne	r3, [r2, #4]
 8005292:	4630      	mov	r0, r6
 8005294:	f000 f85a 	bl	800534c <__malloc_unlock>
 8005298:	f104 000b 	add.w	r0, r4, #11
 800529c:	1d23      	adds	r3, r4, #4
 800529e:	f020 0007 	bic.w	r0, r0, #7
 80052a2:	1ac2      	subs	r2, r0, r3
 80052a4:	d0cc      	beq.n	8005240 <_malloc_r+0x20>
 80052a6:	1a1b      	subs	r3, r3, r0
 80052a8:	50a3      	str	r3, [r4, r2]
 80052aa:	e7c9      	b.n	8005240 <_malloc_r+0x20>
 80052ac:	4622      	mov	r2, r4
 80052ae:	6864      	ldr	r4, [r4, #4]
 80052b0:	e7cc      	b.n	800524c <_malloc_r+0x2c>
 80052b2:	1cc4      	adds	r4, r0, #3
 80052b4:	f024 0403 	bic.w	r4, r4, #3
 80052b8:	42a0      	cmp	r0, r4
 80052ba:	d0e3      	beq.n	8005284 <_malloc_r+0x64>
 80052bc:	1a21      	subs	r1, r4, r0
 80052be:	4630      	mov	r0, r6
 80052c0:	f000 f82e 	bl	8005320 <_sbrk_r>
 80052c4:	3001      	adds	r0, #1
 80052c6:	d1dd      	bne.n	8005284 <_malloc_r+0x64>
 80052c8:	e7cf      	b.n	800526a <_malloc_r+0x4a>
 80052ca:	bf00      	nop
 80052cc:	20000160 	.word	0x20000160
 80052d0:	20000164 	.word	0x20000164

080052d4 <_realloc_r>:
 80052d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052d6:	4607      	mov	r7, r0
 80052d8:	4614      	mov	r4, r2
 80052da:	460e      	mov	r6, r1
 80052dc:	b921      	cbnz	r1, 80052e8 <_realloc_r+0x14>
 80052de:	4611      	mov	r1, r2
 80052e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80052e4:	f7ff bf9c 	b.w	8005220 <_malloc_r>
 80052e8:	b922      	cbnz	r2, 80052f4 <_realloc_r+0x20>
 80052ea:	f7ff ff4d 	bl	8005188 <_free_r>
 80052ee:	4625      	mov	r5, r4
 80052f0:	4628      	mov	r0, r5
 80052f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052f4:	f000 f830 	bl	8005358 <_malloc_usable_size_r>
 80052f8:	42a0      	cmp	r0, r4
 80052fa:	d20f      	bcs.n	800531c <_realloc_r+0x48>
 80052fc:	4621      	mov	r1, r4
 80052fe:	4638      	mov	r0, r7
 8005300:	f7ff ff8e 	bl	8005220 <_malloc_r>
 8005304:	4605      	mov	r5, r0
 8005306:	2800      	cmp	r0, #0
 8005308:	d0f2      	beq.n	80052f0 <_realloc_r+0x1c>
 800530a:	4631      	mov	r1, r6
 800530c:	4622      	mov	r2, r4
 800530e:	f7ff ff13 	bl	8005138 <memcpy>
 8005312:	4631      	mov	r1, r6
 8005314:	4638      	mov	r0, r7
 8005316:	f7ff ff37 	bl	8005188 <_free_r>
 800531a:	e7e9      	b.n	80052f0 <_realloc_r+0x1c>
 800531c:	4635      	mov	r5, r6
 800531e:	e7e7      	b.n	80052f0 <_realloc_r+0x1c>

08005320 <_sbrk_r>:
 8005320:	b538      	push	{r3, r4, r5, lr}
 8005322:	2300      	movs	r3, #0
 8005324:	4d05      	ldr	r5, [pc, #20]	; (800533c <_sbrk_r+0x1c>)
 8005326:	4604      	mov	r4, r0
 8005328:	4608      	mov	r0, r1
 800532a:	602b      	str	r3, [r5, #0]
 800532c:	f7fc f9e6 	bl	80016fc <_sbrk>
 8005330:	1c43      	adds	r3, r0, #1
 8005332:	d102      	bne.n	800533a <_sbrk_r+0x1a>
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	b103      	cbz	r3, 800533a <_sbrk_r+0x1a>
 8005338:	6023      	str	r3, [r4, #0]
 800533a:	bd38      	pop	{r3, r4, r5, pc}
 800533c:	20000500 	.word	0x20000500

08005340 <__malloc_lock>:
 8005340:	4801      	ldr	r0, [pc, #4]	; (8005348 <__malloc_lock+0x8>)
 8005342:	f000 b811 	b.w	8005368 <__retarget_lock_acquire_recursive>
 8005346:	bf00      	nop
 8005348:	20000508 	.word	0x20000508

0800534c <__malloc_unlock>:
 800534c:	4801      	ldr	r0, [pc, #4]	; (8005354 <__malloc_unlock+0x8>)
 800534e:	f000 b80c 	b.w	800536a <__retarget_lock_release_recursive>
 8005352:	bf00      	nop
 8005354:	20000508 	.word	0x20000508

08005358 <_malloc_usable_size_r>:
 8005358:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800535c:	1f18      	subs	r0, r3, #4
 800535e:	2b00      	cmp	r3, #0
 8005360:	bfbc      	itt	lt
 8005362:	580b      	ldrlt	r3, [r1, r0]
 8005364:	18c0      	addlt	r0, r0, r3
 8005366:	4770      	bx	lr

08005368 <__retarget_lock_acquire_recursive>:
 8005368:	4770      	bx	lr

0800536a <__retarget_lock_release_recursive>:
 800536a:	4770      	bx	lr

0800536c <_init>:
 800536c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536e:	bf00      	nop
 8005370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005372:	bc08      	pop	{r3}
 8005374:	469e      	mov	lr, r3
 8005376:	4770      	bx	lr

08005378 <_fini>:
 8005378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800537a:	bf00      	nop
 800537c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800537e:	bc08      	pop	{r3}
 8005380:	469e      	mov	lr, r3
 8005382:	4770      	bx	lr
