-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
--
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity find_max_bin_tb_128 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    slcvec_angle_polar_offset_mrad_V : IN STD_LOGIC_VECTOR (13 downto 0);
    roi_seed_r_V : IN STD_LOGIC_VECTOR (21 downto 0);
    max_bin_count_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_15_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_16_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_17_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_18_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_19_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_20_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_21_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_22_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_23_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_24_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_25_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_26_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_27_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_28_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_29_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_30_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_31_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_32_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_33_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_34_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_35_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_36_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_37_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_38_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_39_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_40_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_41_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_42_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_43_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_44_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_45_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_46_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_47_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_48_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_49_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_50_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_51_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_52_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_53_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_54_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_55_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_56_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_57_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_58_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_59_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_60_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_61_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_62_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_63_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_64_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_65_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_66_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_67_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_68_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_69_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_70_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_71_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_72_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_73_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_74_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_75_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_76_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_77_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_78_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_79_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_80_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_81_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_82_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_83_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_84_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_85_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_86_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_87_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_88_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_89_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_90_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_91_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_92_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_93_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_94_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_95_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_96_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_97_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_98_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_99_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_100_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_101_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_102_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_103_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_104_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_105_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_106_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_107_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_108_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_109_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_110_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_111_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_112_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_113_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_114_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_115_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_116_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_117_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_118_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_119_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_120_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_121_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_122_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_123_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_124_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_125_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_126_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_127_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_r_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_2_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_3_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_4_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_5_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_6_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_7_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_8_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_9_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_10_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_11_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_12_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_13_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_14_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_15_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_16_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_17_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_18_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_19_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_20_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_21_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_22_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_23_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_24_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_25_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_26_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_27_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_28_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_29_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_30_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_31_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_32_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_33_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_34_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_35_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_36_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_37_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_38_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_39_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_40_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_41_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_42_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_43_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_44_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_45_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_46_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_47_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_48_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_49_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_50_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_51_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_52_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_53_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_54_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_55_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_56_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_57_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_58_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_59_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_60_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_61_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_62_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_63_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_64_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_65_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_66_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_67_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_68_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_69_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_70_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_71_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_72_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_73_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_74_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_75_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_76_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_77_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_78_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_79_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_80_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_81_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_82_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_83_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_84_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_85_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_86_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_87_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_88_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_89_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_90_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_91_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_92_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_93_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_94_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_95_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_96_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_97_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_98_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_99_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_100_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_101_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_102_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_103_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_104_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_105_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_106_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_107_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_108_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_109_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_110_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_111_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_112_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_113_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_114_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_115_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_116_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_117_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_118_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_119_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_120_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_121_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_122_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_123_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_124_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_125_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_126_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_127_V : IN STD_LOGIC_VECTOR (6 downto 0);
    hls_LT_theta_global_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    hls_LT_theta_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_global_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_theta_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    hls_LT_theta_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_count_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_max_bin_count_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_theta_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_theta_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_r_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_r_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of find_max_bin_tb_128 is
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "find_max_bin_tb_128,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu13p-flga2577-1-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.733000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=738,HLS_SYN_LUT=3573,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv12_88C : STD_LOGIC_VECTOR (11 downto 0) := "100010001100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal hls_LT_theta_global_V_1_ack_in : STD_LOGIC;
    signal hls_LT_r_global_V_1_ack_in : STD_LOGIC;
    signal hls_LT_theta_V_1_ack_in : STD_LOGIC;
    signal hls_LT_r_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_count_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_theta_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_r_V_1_ack_in : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hls_LT_theta_global_V_1_data_reg : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal hls_LT_theta_global_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_theta_global_V_1_vld_in : STD_LOGIC;
    signal hls_LT_r_global_V_1_data_reg : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal hls_LT_r_global_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_r_global_V_1_vld_in : STD_LOGIC;
    signal hls_LT_theta_V_1_data_reg : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal hls_LT_theta_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_theta_V_1_vld_in : STD_LOGIC;
    signal hls_LT_r_V_1_data_reg : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal hls_LT_r_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_r_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_count_V_1_data_reg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal res_max_bin_count_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_count_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_theta_V_1_data_reg : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal res_max_bin_theta_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_theta_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_r_V_1_data_reg : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal res_max_bin_r_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_r_V_1_vld_in : STD_LOGIC;
    signal roi_seed_r_V_read_reg_6244 : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_6244_pp0_iter1_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_6244_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal slcvec_angle_polar_o_reg_6249 : STD_LOGIC_VECTOR (13 downto 0);
    signal slcvec_angle_polar_o_reg_6249_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal slcvec_angle_polar_o_reg_6249_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln895_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_6254 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_6259 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_6264 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_2592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_6269 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_6274 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_6279 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_reg_6284 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_6289 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_6294 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_6299 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_6304 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_6309 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_6314 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_reg_6319 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_fu_2658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_reg_6324 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_reg_6329 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_fu_2670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_6334 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_fu_2676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_6339 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_fu_2682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_6344 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_fu_2688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_6349 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_fu_2694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_6354 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_fu_2700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_reg_6359 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_reg_6364 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_reg_6369 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_6374 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_6379 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_6384 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_6389 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_6394 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_reg_6399 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_reg_6404 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_reg_6409 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_6414 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_6419 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_fu_2778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_6424 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_6429 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_fu_2790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_reg_6434 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_reg_6439 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_reg_6444 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_6449 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_fu_2814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_6454 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_6459 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_6464 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_6469 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_reg_6474 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_fu_2844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_reg_6479 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_reg_6484 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_reg_6489 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_fu_2862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_6494 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_6499 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_fu_2874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_6504 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_6509 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_reg_6514 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_reg_6519 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_reg_6524 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_reg_6529 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_fu_2910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_6534 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_fu_2916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_6539 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_fu_2922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_6544 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_6549 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_reg_6554 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_fu_2940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_reg_6559 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_reg_6564 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_reg_6569 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_6574 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_1_fu_4298_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_1_reg_6579 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_66_fu_2962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_6584 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_4_fu_4315_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_4_reg_6589 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_67_fu_2966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_6594 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_7_fu_4332_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_7_reg_6599 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_68_fu_2970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_6604 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_10_fu_4349_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_10_reg_6609 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_69_fu_2974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_69_reg_6614 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_13_fu_4366_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_13_reg_6619 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_70_fu_2978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_70_reg_6624 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_16_fu_4383_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_16_reg_6629 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_71_fu_2982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_71_reg_6634 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_19_fu_4400_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_19_reg_6639 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_72_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_72_reg_6644 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_22_fu_4417_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_22_reg_6649 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_73_fu_2990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_6654 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_25_fu_4434_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_25_reg_6659 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_74_fu_2994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_6664 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_28_fu_4451_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_28_reg_6669 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_75_fu_2998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_6674 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_31_fu_4468_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_31_reg_6679 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_76_fu_3002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_6684 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_34_fu_4485_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_34_reg_6689 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_77_fu_3006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_reg_6694 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_37_fu_4502_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_37_reg_6699 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_78_fu_3010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_reg_6704 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_40_fu_4519_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_40_reg_6709 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_79_fu_3014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_reg_6714 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_43_fu_4536_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_43_reg_6719 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_80_fu_3018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_reg_6724 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_46_fu_4553_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_46_reg_6729 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_81_fu_3022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_6734 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_49_fu_4570_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_49_reg_6739 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_82_fu_3026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_6744 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_52_fu_4587_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_52_reg_6749 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_83_fu_3030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_6754 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_55_fu_4604_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_55_reg_6759 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_84_fu_3034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_6764 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_58_fu_4621_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_58_reg_6769 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_85_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_85_reg_6774 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_61_fu_4638_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_61_reg_6779 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_86_fu_3042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_86_reg_6784 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_64_fu_4655_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_64_reg_6789 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_87_fu_3046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_87_reg_6794 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_67_fu_4672_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_67_reg_6799 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_88_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_88_reg_6804 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_70_fu_4689_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_70_reg_6809 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_89_fu_3054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_6814 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_73_fu_4706_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_73_reg_6819 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_90_fu_3058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_6824 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_76_fu_4723_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_76_reg_6829 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_91_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_6834 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_79_fu_4740_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_79_reg_6839 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_92_fu_3066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_6844 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_82_fu_4757_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_82_reg_6849 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_93_fu_3070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_reg_6854 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_85_fu_4774_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_85_reg_6859 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_94_fu_3074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_reg_6864 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_88_fu_4791_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_88_reg_6869 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_95_fu_3078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_reg_6874 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_91_fu_4808_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_91_reg_6879 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_96_fu_3082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_reg_6884 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln431_94_fu_4825_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_94_reg_6889 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_97_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_reg_6894 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_2_fu_4842_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_2_reg_6900 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_98_fu_3090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_reg_6906 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_5_fu_4850_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_5_reg_6912 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_99_fu_3094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_reg_6918 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_8_fu_4858_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_8_reg_6924 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_100_fu_3098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_reg_6930 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_11_fu_4866_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_11_reg_6936 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_101_fu_3102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_reg_6942 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_14_fu_4874_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_14_reg_6948 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_102_fu_3106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_reg_6954 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_17_fu_4882_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_17_reg_6960 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_103_fu_3110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_reg_6966 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_20_fu_4890_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_20_reg_6972 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_104_fu_3114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_reg_6978 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_23_fu_4898_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_23_reg_6984 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_105_fu_3118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_reg_6990 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_26_fu_4906_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_26_reg_6996 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_106_fu_3122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_reg_7002 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_29_fu_4914_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_29_reg_7008 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_107_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_reg_7014 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_32_fu_4922_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_32_reg_7020 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_108_fu_3130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_reg_7026 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_35_fu_4930_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_35_reg_7032 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_109_fu_3134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_109_reg_7038 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_38_fu_4938_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_38_reg_7044 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_110_fu_3138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_110_reg_7050 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_41_fu_4946_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_41_reg_7056 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_111_fu_3142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_111_reg_7062 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_44_fu_4954_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_44_reg_7068 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_112_fu_3146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_112_reg_7074 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_47_fu_4962_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln449_47_reg_7080 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_1_fu_5842_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_1_reg_7086 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_4_fu_5865_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_4_reg_7091 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_13_fu_5934_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_13_reg_7096 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_16_fu_5957_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_16_reg_7101 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_121_fu_3182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_121_reg_7106 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln485_fu_6018_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_reg_7111 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_122_fu_3186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_122_reg_7116 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln485_3_fu_6035_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_3_reg_7121 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_6_fu_6052_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_6_reg_7126 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_7_fu_6060_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_7_reg_7131 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_9_fu_6077_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_9_reg_7136 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_10_fu_6085_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_10_reg_7141 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_125_fu_3198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_125_reg_7146 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_count_t_s_fu_6102_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_s_reg_7152 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_126_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_126_reg_7158 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_count_t_1_fu_6110_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_1_reg_7164 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_2_fu_6150_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_2_reg_7170 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_2_fu_6156_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_2_reg_7175 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_V_fu_6172_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_V_reg_7181 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln703_1_fu_6195_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_1_fu_6214_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln708_fu_6233_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_fu_6238_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln413_182_fu_3218_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_86_fu_3762_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_185_fu_3235_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_89_fu_3779_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_188_fu_3252_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_92_fu_3796_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_191_fu_3269_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_95_fu_3813_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_2_fu_3286_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_98_fu_3830_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_5_fu_3303_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_101_fu_3847_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_8_fu_3320_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_104_fu_3864_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_11_fu_3337_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_107_fu_3881_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_14_fu_3354_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_110_fu_3898_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_17_fu_3371_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_113_fu_3915_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_20_fu_3388_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_116_fu_3932_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_23_fu_3405_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_119_fu_3949_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_26_fu_3422_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_122_fu_3966_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_29_fu_3439_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_125_fu_3983_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_32_fu_3456_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_128_fu_4000_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_35_fu_3473_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_131_fu_4017_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_38_fu_3490_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_134_fu_4034_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_41_fu_3507_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_137_fu_4051_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_44_fu_3524_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_140_fu_4068_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_47_fu_3541_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_143_fu_4085_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_50_fu_3558_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_146_fu_4102_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_53_fu_3575_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_149_fu_4119_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_56_fu_3592_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_152_fu_4136_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_59_fu_3609_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_155_fu_4153_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_62_fu_3626_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_158_fu_4170_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_65_fu_3643_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_161_fu_4187_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_68_fu_3660_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_164_fu_4204_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_71_fu_3677_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_167_fu_4221_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_74_fu_3694_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_170_fu_4238_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_77_fu_3711_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_173_fu_4255_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_80_fu_3728_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_176_fu_4272_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_83_fu_3745_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_179_fu_4289_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_2_fu_4306_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_50_fu_4578_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_5_fu_4323_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_53_fu_4595_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_8_fu_4340_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_56_fu_4612_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_11_fu_4357_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_59_fu_4629_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_14_fu_4374_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_62_fu_4646_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_17_fu_4391_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_65_fu_4663_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_20_fu_4408_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_68_fu_4680_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_23_fu_4425_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_71_fu_4697_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_26_fu_4442_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_74_fu_4714_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_29_fu_4459_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_77_fu_4731_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_32_fu_4476_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_80_fu_4748_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_35_fu_4493_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_83_fu_4765_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_38_fu_4510_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_86_fu_4782_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_41_fu_4527_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_89_fu_4799_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_44_fu_4544_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_92_fu_4816_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_47_fu_4561_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln431_95_fu_4833_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_2_fu_5850_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_14_fu_5942_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_5_fu_5873_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_17_fu_5965_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_8_fu_5896_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_20_fu_5988_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_11_fu_5919_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln467_23_fu_6011_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln485_2_fu_6026_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln485_8_fu_6068_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln485_5_fu_6043_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln485_11_fu_6093_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln413_181_fu_3210_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_85_fu_3754_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_184_fu_3227_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_88_fu_3771_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_187_fu_3244_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_91_fu_3788_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_190_fu_3261_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_94_fu_3805_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_1_fu_3278_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_97_fu_3822_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_4_fu_3295_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_100_fu_3839_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_7_fu_3312_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_103_fu_3856_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_10_fu_3329_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_106_fu_3873_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_13_fu_3346_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_109_fu_3890_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_16_fu_3363_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_112_fu_3907_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_19_fu_3380_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_115_fu_3924_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_22_fu_3397_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_118_fu_3941_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_25_fu_3414_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_121_fu_3958_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_28_fu_3431_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_124_fu_3975_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_31_fu_3448_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_127_fu_3992_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_34_fu_3465_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_130_fu_4009_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_37_fu_3482_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_133_fu_4026_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_40_fu_3499_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_136_fu_4043_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_43_fu_3516_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_139_fu_4060_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_46_fu_3533_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_142_fu_4077_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_49_fu_3550_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_145_fu_4094_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_52_fu_3567_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_148_fu_4111_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_55_fu_3584_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_151_fu_4128_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_58_fu_3601_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_154_fu_4145_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_61_fu_3618_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_157_fu_4162_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_64_fu_3635_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_160_fu_4179_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_67_fu_3652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_163_fu_4196_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_70_fu_3669_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_166_fu_4213_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_73_fu_3686_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_169_fu_4230_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_76_fu_3703_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_172_fu_4247_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_79_fu_3720_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_175_fu_4264_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_82_fu_3737_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_178_fu_4281_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_180_fu_4970_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_84_fu_5194_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_183_fu_4977_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_87_fu_5201_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_186_fu_4984_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_90_fu_5208_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_189_fu_4991_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_93_fu_5215_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_fu_4998_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_96_fu_5222_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_3_fu_5005_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_99_fu_5229_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_6_fu_5012_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_102_fu_5236_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_9_fu_5019_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_105_fu_5243_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_12_fu_5026_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_108_fu_5250_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_15_fu_5033_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_111_fu_5257_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_18_fu_5040_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_114_fu_5264_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_21_fu_5047_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_117_fu_5271_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_24_fu_5054_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_120_fu_5278_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_27_fu_5061_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_123_fu_5285_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_30_fu_5068_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_126_fu_5292_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_33_fu_5075_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_129_fu_5299_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_36_fu_5082_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_132_fu_5306_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_39_fu_5089_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_135_fu_5313_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_42_fu_5096_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_138_fu_5320_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_45_fu_5103_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_141_fu_5327_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_48_fu_5110_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_144_fu_5334_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_51_fu_5117_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_147_fu_5341_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_54_fu_5124_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_150_fu_5348_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_57_fu_5131_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_153_fu_5355_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_60_fu_5138_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_156_fu_5362_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_63_fu_5145_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_159_fu_5369_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_66_fu_5152_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_162_fu_5376_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_69_fu_5159_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_165_fu_5383_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_72_fu_5166_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_168_fu_5390_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_75_fu_5173_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_171_fu_5397_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_78_fu_5180_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_174_fu_5404_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_81_fu_5187_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln413_177_fu_5411_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_fu_5418_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_48_fu_5530_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_3_fu_5425_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_51_fu_5537_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_6_fu_5432_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_54_fu_5544_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_9_fu_5439_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_57_fu_5551_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_12_fu_5446_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_60_fu_5558_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_15_fu_5453_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_63_fu_5565_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_18_fu_5460_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_66_fu_5572_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_21_fu_5467_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_69_fu_5579_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_24_fu_5474_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_72_fu_5586_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_27_fu_5481_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_75_fu_5593_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_30_fu_5488_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_78_fu_5600_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_33_fu_5495_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_81_fu_5607_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_36_fu_5502_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_84_fu_5614_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_39_fu_5509_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_87_fu_5621_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_42_fu_5516_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_90_fu_5628_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_45_fu_5523_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln431_93_fu_5635_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_113_fu_3150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_fu_5642_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_24_fu_5738_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_1_fu_5649_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_25_fu_5745_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_114_fu_3154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_3_fu_5654_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_27_fu_5750_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_4_fu_5661_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_28_fu_5757_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_115_fu_3158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_6_fu_5666_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_30_fu_5762_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_7_fu_5673_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_31_fu_5769_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_116_fu_3162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_9_fu_5678_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_33_fu_5774_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_10_fu_5685_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_34_fu_5781_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_117_fu_3166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_12_fu_5690_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_36_fu_5786_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_13_fu_5697_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_37_fu_5793_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_118_fu_3170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_15_fu_5702_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_39_fu_5798_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_16_fu_5709_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_40_fu_5805_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_119_fu_3174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_18_fu_5714_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_42_fu_5810_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_19_fu_5721_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_43_fu_5817_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_120_fu_3178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln449_21_fu_5726_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_45_fu_5822_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_22_fu_5733_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln449_46_fu_5829_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_fu_5834_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_12_fu_5926_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_3_fu_5857_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_15_fu_5949_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_123_fu_3190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln467_6_fu_5880_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_18_fu_5972_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_7_fu_5888_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_19_fu_5980_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_124_fu_3194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln467_9_fu_5903_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_21_fu_5995_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_10_fu_5911_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln467_22_fu_6003_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_1_fu_6118_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln485_4_fu_6123_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_5_fu_3206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_theta_t_s_fu_6128_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_1_fu_6139_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_fu_6133_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_fu_6144_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_2_fu_6164_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal t0_V_fu_6178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_fu_6185_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_fu_6191_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_fu_6200_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_fu_6206_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln703_2_fu_6210_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_6220_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_fu_6227_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if;
            end if;
        end if;
    end process;


    hls_LT_r_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_r_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_r_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_r_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_r_global_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_r_global_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_r_global_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_r_global_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_theta_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_theta_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_theta_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_theta_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_theta_global_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_theta_global_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_theta_global_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_theta_global_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_count_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_count_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_count_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_count_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_r_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_r_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_r_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_r_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_theta_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_theta_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_theta_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_theta_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_in = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1)))) then
                    hls_LT_r_V_1_data_reg(11 downto 4) <= zext_ln708_fu_6233_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1)))) then
                hls_LT_r_global_V_1_data_reg <= add_ln703_2_fu_6238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1)))) then
                    hls_LT_theta_V_1_data_reg(7 downto 0) <= zext_ln703_1_fu_6195_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1)))) then
                hls_LT_theta_global_V_1_data_reg <= add_ln703_1_fu_6214_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln895_100_reg_6930 <= icmp_ln895_100_fu_3098_p2;
                icmp_ln895_101_reg_6942 <= icmp_ln895_101_fu_3102_p2;
                icmp_ln895_102_reg_6954 <= icmp_ln895_102_fu_3106_p2;
                icmp_ln895_103_reg_6966 <= icmp_ln895_103_fu_3110_p2;
                icmp_ln895_104_reg_6978 <= icmp_ln895_104_fu_3114_p2;
                icmp_ln895_105_reg_6990 <= icmp_ln895_105_fu_3118_p2;
                icmp_ln895_106_reg_7002 <= icmp_ln895_106_fu_3122_p2;
                icmp_ln895_107_reg_7014 <= icmp_ln895_107_fu_3126_p2;
                icmp_ln895_108_reg_7026 <= icmp_ln895_108_fu_3130_p2;
                icmp_ln895_109_reg_7038 <= icmp_ln895_109_fu_3134_p2;
                icmp_ln895_10_reg_6304 <= icmp_ln895_10_fu_2634_p2;
                icmp_ln895_110_reg_7050 <= icmp_ln895_110_fu_3138_p2;
                icmp_ln895_111_reg_7062 <= icmp_ln895_111_fu_3142_p2;
                icmp_ln895_112_reg_7074 <= icmp_ln895_112_fu_3146_p2;
                icmp_ln895_11_reg_6309 <= icmp_ln895_11_fu_2640_p2;
                icmp_ln895_121_reg_7106 <= icmp_ln895_121_fu_3182_p2;
                icmp_ln895_122_reg_7116 <= icmp_ln895_122_fu_3186_p2;
                icmp_ln895_125_reg_7146 <= icmp_ln895_125_fu_3198_p2;
                icmp_ln895_126_reg_7158 <= icmp_ln895_126_fu_3202_p2;
                icmp_ln895_12_reg_6314 <= icmp_ln895_12_fu_2646_p2;
                icmp_ln895_13_reg_6319 <= icmp_ln895_13_fu_2652_p2;
                icmp_ln895_14_reg_6324 <= icmp_ln895_14_fu_2658_p2;
                icmp_ln895_15_reg_6329 <= icmp_ln895_15_fu_2664_p2;
                icmp_ln895_16_reg_6334 <= icmp_ln895_16_fu_2670_p2;
                icmp_ln895_17_reg_6339 <= icmp_ln895_17_fu_2676_p2;
                icmp_ln895_18_reg_6344 <= icmp_ln895_18_fu_2682_p2;
                icmp_ln895_19_reg_6349 <= icmp_ln895_19_fu_2688_p2;
                icmp_ln895_1_reg_6259 <= icmp_ln895_1_fu_2580_p2;
                icmp_ln895_20_reg_6354 <= icmp_ln895_20_fu_2694_p2;
                icmp_ln895_21_reg_6359 <= icmp_ln895_21_fu_2700_p2;
                icmp_ln895_22_reg_6364 <= icmp_ln895_22_fu_2706_p2;
                icmp_ln895_23_reg_6369 <= icmp_ln895_23_fu_2712_p2;
                icmp_ln895_24_reg_6374 <= icmp_ln895_24_fu_2718_p2;
                icmp_ln895_25_reg_6379 <= icmp_ln895_25_fu_2724_p2;
                icmp_ln895_26_reg_6384 <= icmp_ln895_26_fu_2730_p2;
                icmp_ln895_27_reg_6389 <= icmp_ln895_27_fu_2736_p2;
                icmp_ln895_28_reg_6394 <= icmp_ln895_28_fu_2742_p2;
                icmp_ln895_29_reg_6399 <= icmp_ln895_29_fu_2748_p2;
                icmp_ln895_2_reg_6264 <= icmp_ln895_2_fu_2586_p2;
                icmp_ln895_30_reg_6404 <= icmp_ln895_30_fu_2754_p2;
                icmp_ln895_31_reg_6409 <= icmp_ln895_31_fu_2760_p2;
                icmp_ln895_32_reg_6414 <= icmp_ln895_32_fu_2766_p2;
                icmp_ln895_33_reg_6419 <= icmp_ln895_33_fu_2772_p2;
                icmp_ln895_34_reg_6424 <= icmp_ln895_34_fu_2778_p2;
                icmp_ln895_35_reg_6429 <= icmp_ln895_35_fu_2784_p2;
                icmp_ln895_36_reg_6434 <= icmp_ln895_36_fu_2790_p2;
                icmp_ln895_37_reg_6439 <= icmp_ln895_37_fu_2796_p2;
                icmp_ln895_38_reg_6444 <= icmp_ln895_38_fu_2802_p2;
                icmp_ln895_39_reg_6449 <= icmp_ln895_39_fu_2808_p2;
                icmp_ln895_3_reg_6269 <= icmp_ln895_3_fu_2592_p2;
                icmp_ln895_40_reg_6454 <= icmp_ln895_40_fu_2814_p2;
                icmp_ln895_41_reg_6459 <= icmp_ln895_41_fu_2820_p2;
                icmp_ln895_42_reg_6464 <= icmp_ln895_42_fu_2826_p2;
                icmp_ln895_43_reg_6469 <= icmp_ln895_43_fu_2832_p2;
                icmp_ln895_44_reg_6474 <= icmp_ln895_44_fu_2838_p2;
                icmp_ln895_45_reg_6479 <= icmp_ln895_45_fu_2844_p2;
                icmp_ln895_46_reg_6484 <= icmp_ln895_46_fu_2850_p2;
                icmp_ln895_47_reg_6489 <= icmp_ln895_47_fu_2856_p2;
                icmp_ln895_48_reg_6494 <= icmp_ln895_48_fu_2862_p2;
                icmp_ln895_49_reg_6499 <= icmp_ln895_49_fu_2868_p2;
                icmp_ln895_4_reg_6274 <= icmp_ln895_4_fu_2598_p2;
                icmp_ln895_50_reg_6504 <= icmp_ln895_50_fu_2874_p2;
                icmp_ln895_51_reg_6509 <= icmp_ln895_51_fu_2880_p2;
                icmp_ln895_52_reg_6514 <= icmp_ln895_52_fu_2886_p2;
                icmp_ln895_53_reg_6519 <= icmp_ln895_53_fu_2892_p2;
                icmp_ln895_54_reg_6524 <= icmp_ln895_54_fu_2898_p2;
                icmp_ln895_55_reg_6529 <= icmp_ln895_55_fu_2904_p2;
                icmp_ln895_56_reg_6534 <= icmp_ln895_56_fu_2910_p2;
                icmp_ln895_57_reg_6539 <= icmp_ln895_57_fu_2916_p2;
                icmp_ln895_58_reg_6544 <= icmp_ln895_58_fu_2922_p2;
                icmp_ln895_59_reg_6549 <= icmp_ln895_59_fu_2928_p2;
                icmp_ln895_60_reg_6554 <= icmp_ln895_60_fu_2934_p2;
                icmp_ln895_61_reg_6559 <= icmp_ln895_61_fu_2940_p2;
                icmp_ln895_62_reg_6564 <= icmp_ln895_62_fu_2946_p2;
                icmp_ln895_63_reg_6569 <= icmp_ln895_63_fu_2952_p2;
                icmp_ln895_64_reg_6284 <= icmp_ln895_64_fu_2610_p2;
                icmp_ln895_65_reg_6574 <= icmp_ln895_65_fu_2958_p2;
                icmp_ln895_66_reg_6584 <= icmp_ln895_66_fu_2962_p2;
                icmp_ln895_67_reg_6594 <= icmp_ln895_67_fu_2966_p2;
                icmp_ln895_68_reg_6604 <= icmp_ln895_68_fu_2970_p2;
                icmp_ln895_69_reg_6614 <= icmp_ln895_69_fu_2974_p2;
                icmp_ln895_6_reg_6279 <= icmp_ln895_6_fu_2604_p2;
                icmp_ln895_70_reg_6624 <= icmp_ln895_70_fu_2978_p2;
                icmp_ln895_71_reg_6634 <= icmp_ln895_71_fu_2982_p2;
                icmp_ln895_72_reg_6644 <= icmp_ln895_72_fu_2986_p2;
                icmp_ln895_73_reg_6654 <= icmp_ln895_73_fu_2990_p2;
                icmp_ln895_74_reg_6664 <= icmp_ln895_74_fu_2994_p2;
                icmp_ln895_75_reg_6674 <= icmp_ln895_75_fu_2998_p2;
                icmp_ln895_76_reg_6684 <= icmp_ln895_76_fu_3002_p2;
                icmp_ln895_77_reg_6694 <= icmp_ln895_77_fu_3006_p2;
                icmp_ln895_78_reg_6704 <= icmp_ln895_78_fu_3010_p2;
                icmp_ln895_79_reg_6714 <= icmp_ln895_79_fu_3014_p2;
                icmp_ln895_7_reg_6289 <= icmp_ln895_7_fu_2616_p2;
                icmp_ln895_80_reg_6724 <= icmp_ln895_80_fu_3018_p2;
                icmp_ln895_81_reg_6734 <= icmp_ln895_81_fu_3022_p2;
                icmp_ln895_82_reg_6744 <= icmp_ln895_82_fu_3026_p2;
                icmp_ln895_83_reg_6754 <= icmp_ln895_83_fu_3030_p2;
                icmp_ln895_84_reg_6764 <= icmp_ln895_84_fu_3034_p2;
                icmp_ln895_85_reg_6774 <= icmp_ln895_85_fu_3038_p2;
                icmp_ln895_86_reg_6784 <= icmp_ln895_86_fu_3042_p2;
                icmp_ln895_87_reg_6794 <= icmp_ln895_87_fu_3046_p2;
                icmp_ln895_88_reg_6804 <= icmp_ln895_88_fu_3050_p2;
                icmp_ln895_89_reg_6814 <= icmp_ln895_89_fu_3054_p2;
                icmp_ln895_8_reg_6294 <= icmp_ln895_8_fu_2622_p2;
                icmp_ln895_90_reg_6824 <= icmp_ln895_90_fu_3058_p2;
                icmp_ln895_91_reg_6834 <= icmp_ln895_91_fu_3062_p2;
                icmp_ln895_92_reg_6844 <= icmp_ln895_92_fu_3066_p2;
                icmp_ln895_93_reg_6854 <= icmp_ln895_93_fu_3070_p2;
                icmp_ln895_94_reg_6864 <= icmp_ln895_94_fu_3074_p2;
                icmp_ln895_95_reg_6874 <= icmp_ln895_95_fu_3078_p2;
                icmp_ln895_96_reg_6884 <= icmp_ln895_96_fu_3082_p2;
                icmp_ln895_97_reg_6894 <= icmp_ln895_97_fu_3086_p2;
                icmp_ln895_98_reg_6906 <= icmp_ln895_98_fu_3090_p2;
                icmp_ln895_99_reg_6918 <= icmp_ln895_99_fu_3094_p2;
                icmp_ln895_9_reg_6299 <= icmp_ln895_9_fu_2628_p2;
                icmp_ln895_reg_6254 <= icmp_ln895_fu_2574_p2;
                res_max_bin_count_t_1_reg_7164 <= res_max_bin_count_t_1_fu_6110_p3;
                res_max_bin_count_t_s_reg_7152 <= res_max_bin_count_t_s_fu_6102_p3;
                roi_seed_r_V_read_reg_6244 <= roi_seed_r_V;
                roi_seed_r_V_read_reg_6244_pp0_iter1_reg <= roi_seed_r_V_read_reg_6244;
                select_ln431_10_reg_6609 <= select_ln431_10_fu_4349_p3;
                select_ln431_13_reg_6619 <= select_ln431_13_fu_4366_p3;
                select_ln431_16_reg_6629 <= select_ln431_16_fu_4383_p3;
                select_ln431_19_reg_6639 <= select_ln431_19_fu_4400_p3;
                select_ln431_1_reg_6579 <= select_ln431_1_fu_4298_p3;
                select_ln431_22_reg_6649 <= select_ln431_22_fu_4417_p3;
                select_ln431_25_reg_6659 <= select_ln431_25_fu_4434_p3;
                select_ln431_28_reg_6669 <= select_ln431_28_fu_4451_p3;
                select_ln431_31_reg_6679 <= select_ln431_31_fu_4468_p3;
                select_ln431_34_reg_6689 <= select_ln431_34_fu_4485_p3;
                select_ln431_37_reg_6699 <= select_ln431_37_fu_4502_p3;
                select_ln431_40_reg_6709 <= select_ln431_40_fu_4519_p3;
                select_ln431_43_reg_6719 <= select_ln431_43_fu_4536_p3;
                select_ln431_46_reg_6729 <= select_ln431_46_fu_4553_p3;
                select_ln431_49_reg_6739 <= select_ln431_49_fu_4570_p3;
                select_ln431_4_reg_6589 <= select_ln431_4_fu_4315_p3;
                select_ln431_52_reg_6749 <= select_ln431_52_fu_4587_p3;
                select_ln431_55_reg_6759 <= select_ln431_55_fu_4604_p3;
                select_ln431_58_reg_6769 <= select_ln431_58_fu_4621_p3;
                select_ln431_61_reg_6779 <= select_ln431_61_fu_4638_p3;
                select_ln431_64_reg_6789 <= select_ln431_64_fu_4655_p3;
                select_ln431_67_reg_6799 <= select_ln431_67_fu_4672_p3;
                select_ln431_70_reg_6809 <= select_ln431_70_fu_4689_p3;
                select_ln431_73_reg_6819 <= select_ln431_73_fu_4706_p3;
                select_ln431_76_reg_6829 <= select_ln431_76_fu_4723_p3;
                select_ln431_79_reg_6839 <= select_ln431_79_fu_4740_p3;
                select_ln431_7_reg_6599 <= select_ln431_7_fu_4332_p3;
                select_ln431_82_reg_6849 <= select_ln431_82_fu_4757_p3;
                select_ln431_85_reg_6859 <= select_ln431_85_fu_4774_p3;
                select_ln431_88_reg_6869 <= select_ln431_88_fu_4791_p3;
                select_ln431_91_reg_6879 <= select_ln431_91_fu_4808_p3;
                select_ln431_94_reg_6889 <= select_ln431_94_fu_4825_p3;
                select_ln449_11_reg_6936 <= select_ln449_11_fu_4866_p3;
                select_ln449_14_reg_6948 <= select_ln449_14_fu_4874_p3;
                select_ln449_17_reg_6960 <= select_ln449_17_fu_4882_p3;
                select_ln449_20_reg_6972 <= select_ln449_20_fu_4890_p3;
                select_ln449_23_reg_6984 <= select_ln449_23_fu_4898_p3;
                select_ln449_26_reg_6996 <= select_ln449_26_fu_4906_p3;
                select_ln449_29_reg_7008 <= select_ln449_29_fu_4914_p3;
                select_ln449_2_reg_6900 <= select_ln449_2_fu_4842_p3;
                select_ln449_32_reg_7020 <= select_ln449_32_fu_4922_p3;
                select_ln449_35_reg_7032 <= select_ln449_35_fu_4930_p3;
                select_ln449_38_reg_7044 <= select_ln449_38_fu_4938_p3;
                select_ln449_41_reg_7056 <= select_ln449_41_fu_4946_p3;
                select_ln449_44_reg_7068 <= select_ln449_44_fu_4954_p3;
                select_ln449_47_reg_7080 <= select_ln449_47_fu_4962_p3;
                select_ln449_5_reg_6912 <= select_ln449_5_fu_4850_p3;
                select_ln449_8_reg_6924 <= select_ln449_8_fu_4858_p3;
                select_ln467_13_reg_7096 <= select_ln467_13_fu_5934_p3;
                select_ln467_16_reg_7101 <= select_ln467_16_fu_5957_p3;
                select_ln467_1_reg_7086 <= select_ln467_1_fu_5842_p3;
                select_ln467_4_reg_7091 <= select_ln467_4_fu_5865_p3;
                select_ln485_10_reg_7141 <= select_ln485_10_fu_6085_p3;
                    select_ln485_3_reg_7121(6 downto 2) <= select_ln485_3_fu_6035_p3(6 downto 2);
                    select_ln485_6_reg_7126(6 downto 2) <= select_ln485_6_fu_6052_p3(6 downto 2);
                select_ln485_7_reg_7131 <= select_ln485_7_fu_6060_p3;
                    select_ln485_9_reg_7136(6 downto 2) <= select_ln485_9_fu_6077_p3(6 downto 2);
                    select_ln485_reg_7111(6 downto 2) <= select_ln485_fu_6018_p3(6 downto 2);
                slcvec_angle_polar_o_reg_6249 <= slcvec_angle_polar_offset_mrad_V;
                slcvec_angle_polar_o_reg_6249_pp0_iter1_reg <= slcvec_angle_polar_o_reg_6249;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_count_V_1_data_reg <= res_max_bin_count_t_2_reg_7170;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                res_max_bin_count_t_2_reg_7170 <= res_max_bin_count_t_2_fu_6150_p3;
                res_max_bin_theta_t_2_reg_7175 <= res_max_bin_theta_t_2_fu_6156_p3;
                roi_seed_r_V_read_reg_6244_pp0_iter2_reg <= roi_seed_r_V_read_reg_6244_pp0_iter1_reg;
                slcvec_angle_polar_o_reg_6249_pp0_iter2_reg <= slcvec_angle_polar_o_reg_6249_pp0_iter1_reg;
                tmp_V_reg_7181 <= tmp_V_fu_6172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_r_V_1_data_reg <= tmp_V_reg_7181;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_theta_V_1_data_reg <= res_max_bin_theta_t_2_reg_7175;
            end if;
        end if;
    end process;
    hls_LT_theta_V_1_data_reg(13 downto 8) <= "000000";
    hls_LT_r_V_1_data_reg(3 downto 0) <= "0000";
    hls_LT_r_V_1_data_reg(21 downto 12) <= "0000000000";
    select_ln485_reg_7111(1 downto 0) <= "00";
    select_ln485_3_reg_7121(1 downto 0) <= "01";
    select_ln485_6_reg_7126(1 downto 0) <= "10";
    select_ln485_9_reg_7136(1 downto 0) <= "11";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 =>
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln703_1_fu_6214_p2 <= std_logic_vector(unsigned(zext_ln703_2_fu_6210_p1) + unsigned(slcvec_angle_polar_o_reg_6249_pp0_iter2_reg));
    add_ln703_2_fu_6238_p2 <= std_logic_vector(unsigned(zext_ln708_fu_6233_p1) + unsigned(roi_seed_r_V_read_reg_6244_pp0_iter2_reg));
    add_ln703_fu_6200_p2 <= std_logic_vector(unsigned(zext_ln703_fu_6191_p1) + unsigned(ap_const_lv12_88C));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter4, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter4, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter4, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter4_assign_proc : process(hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            ap_done <= ap_const_logic_1;
        else
            ap_done <= ap_const_logic_0;
        end if;
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            ap_idle <= ap_const_logic_1;
        else
            ap_idle <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
            ap_idle_pp0 <= ap_const_logic_1;
        else
            ap_idle_pp0 <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if;
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            ap_ready <= ap_const_logic_1;
        else
            ap_ready <= ap_const_logic_0;
        end if;
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_V <= hls_LT_r_V_1_data_reg;

    hls_LT_r_V_1_ack_in_assign_proc : process(hls_LT_r_V_1_vld_reg)
    begin
        if (((hls_LT_r_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_r_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_r_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_r_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            hls_LT_r_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_r_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_V_ap_vld <= hls_LT_r_V_1_vld_reg;
    hls_LT_r_global_V <= hls_LT_r_global_V_1_data_reg;

    hls_LT_r_global_V_1_ack_in_assign_proc : process(hls_LT_r_global_V_1_vld_reg)
    begin
        if (((hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_r_global_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_r_global_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_r_global_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            hls_LT_r_global_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_r_global_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_global_V_ap_vld <= hls_LT_r_global_V_1_vld_reg;
    hls_LT_theta_V <= hls_LT_theta_V_1_data_reg;

    hls_LT_theta_V_1_ack_in_assign_proc : process(hls_LT_theta_V_1_vld_reg)
    begin
        if (((hls_LT_theta_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_theta_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_theta_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_theta_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            hls_LT_theta_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_theta_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_theta_V_ap_vld <= hls_LT_theta_V_1_vld_reg;
    hls_LT_theta_global_V <= hls_LT_theta_global_V_1_data_reg;

    hls_LT_theta_global_V_1_ack_in_assign_proc : process(hls_LT_theta_global_V_1_vld_reg)
    begin
        if (((hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_theta_global_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_theta_global_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_theta_global_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            hls_LT_theta_global_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_theta_global_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_theta_global_V_ap_vld <= hls_LT_theta_global_V_1_vld_reg;
    icmp_ln895_100_fu_3098_p2 <= "1" when (unsigned(select_ln431_11_fu_4357_p3) > unsigned(select_ln431_59_fu_4629_p3)) else "0";
    icmp_ln895_101_fu_3102_p2 <= "1" when (unsigned(select_ln431_14_fu_4374_p3) > unsigned(select_ln431_62_fu_4646_p3)) else "0";
    icmp_ln895_102_fu_3106_p2 <= "1" when (unsigned(select_ln431_17_fu_4391_p3) > unsigned(select_ln431_65_fu_4663_p3)) else "0";
    icmp_ln895_103_fu_3110_p2 <= "1" when (unsigned(select_ln431_20_fu_4408_p3) > unsigned(select_ln431_68_fu_4680_p3)) else "0";
    icmp_ln895_104_fu_3114_p2 <= "1" when (unsigned(select_ln431_23_fu_4425_p3) > unsigned(select_ln431_71_fu_4697_p3)) else "0";
    icmp_ln895_105_fu_3118_p2 <= "1" when (unsigned(select_ln431_26_fu_4442_p3) > unsigned(select_ln431_74_fu_4714_p3)) else "0";
    icmp_ln895_106_fu_3122_p2 <= "1" when (unsigned(select_ln431_29_fu_4459_p3) > unsigned(select_ln431_77_fu_4731_p3)) else "0";
    icmp_ln895_107_fu_3126_p2 <= "1" when (unsigned(select_ln431_32_fu_4476_p3) > unsigned(select_ln431_80_fu_4748_p3)) else "0";
    icmp_ln895_108_fu_3130_p2 <= "1" when (unsigned(select_ln431_35_fu_4493_p3) > unsigned(select_ln431_83_fu_4765_p3)) else "0";
    icmp_ln895_109_fu_3134_p2 <= "1" when (unsigned(select_ln431_38_fu_4510_p3) > unsigned(select_ln431_86_fu_4782_p3)) else "0";
    icmp_ln895_10_fu_2634_p2 <= "1" when (unsigned(max_bin_count_10_V) > unsigned(max_bin_count_74_V)) else "0";
    icmp_ln895_110_fu_3138_p2 <= "1" when (unsigned(select_ln431_41_fu_4527_p3) > unsigned(select_ln431_89_fu_4799_p3)) else "0";
    icmp_ln895_111_fu_3142_p2 <= "1" when (unsigned(select_ln431_44_fu_4544_p3) > unsigned(select_ln431_92_fu_4816_p3)) else "0";
    icmp_ln895_112_fu_3146_p2 <= "1" when (unsigned(select_ln431_47_fu_4561_p3) > unsigned(select_ln431_95_fu_4833_p3)) else "0";
    icmp_ln895_113_fu_3150_p2 <= "1" when (unsigned(select_ln449_2_reg_6900) > unsigned(select_ln449_26_reg_6996)) else "0";
    icmp_ln895_114_fu_3154_p2 <= "1" when (unsigned(select_ln449_5_reg_6912) > unsigned(select_ln449_29_reg_7008)) else "0";
    icmp_ln895_115_fu_3158_p2 <= "1" when (unsigned(select_ln449_8_reg_6924) > unsigned(select_ln449_32_reg_7020)) else "0";
    icmp_ln895_116_fu_3162_p2 <= "1" when (unsigned(select_ln449_11_reg_6936) > unsigned(select_ln449_35_reg_7032)) else "0";
    icmp_ln895_117_fu_3166_p2 <= "1" when (unsigned(select_ln449_14_reg_6948) > unsigned(select_ln449_38_reg_7044)) else "0";
    icmp_ln895_118_fu_3170_p2 <= "1" when (unsigned(select_ln449_17_reg_6960) > unsigned(select_ln449_41_reg_7056)) else "0";
    icmp_ln895_119_fu_3174_p2 <= "1" when (unsigned(select_ln449_20_reg_6972) > unsigned(select_ln449_44_reg_7068)) else "0";
    icmp_ln895_11_fu_2640_p2 <= "1" when (unsigned(max_bin_count_11_V) > unsigned(max_bin_count_75_V)) else "0";
    icmp_ln895_120_fu_3178_p2 <= "1" when (unsigned(select_ln449_23_reg_6984) > unsigned(select_ln449_47_reg_7080)) else "0";
    icmp_ln895_121_fu_3182_p2 <= "1" when (unsigned(select_ln467_2_fu_5850_p3) > unsigned(select_ln467_14_fu_5942_p3)) else "0";
    icmp_ln895_122_fu_3186_p2 <= "1" when (unsigned(select_ln467_5_fu_5873_p3) > unsigned(select_ln467_17_fu_5965_p3)) else "0";
    icmp_ln895_123_fu_3190_p2 <= "1" when (unsigned(select_ln467_8_fu_5896_p3) > unsigned(select_ln467_20_fu_5988_p3)) else "0";
    icmp_ln895_124_fu_3194_p2 <= "1" when (unsigned(select_ln467_11_fu_5919_p3) > unsigned(select_ln467_23_fu_6011_p3)) else "0";
    icmp_ln895_125_fu_3198_p2 <= "1" when (unsigned(select_ln485_2_fu_6026_p3) > unsigned(select_ln485_8_fu_6068_p3)) else "0";
    icmp_ln895_126_fu_3202_p2 <= "1" when (unsigned(select_ln485_5_fu_6043_p3) > unsigned(select_ln485_11_fu_6093_p3)) else "0";
    icmp_ln895_12_fu_2646_p2 <= "1" when (unsigned(max_bin_count_12_V) > unsigned(max_bin_count_76_V)) else "0";
    icmp_ln895_13_fu_2652_p2 <= "1" when (unsigned(max_bin_count_13_V) > unsigned(max_bin_count_77_V)) else "0";
    icmp_ln895_14_fu_2658_p2 <= "1" when (unsigned(max_bin_count_14_V) > unsigned(max_bin_count_78_V)) else "0";
    icmp_ln895_15_fu_2664_p2 <= "1" when (unsigned(max_bin_count_15_V) > unsigned(max_bin_count_79_V)) else "0";
    icmp_ln895_16_fu_2670_p2 <= "1" when (unsigned(max_bin_count_16_V) > unsigned(max_bin_count_80_V)) else "0";
    icmp_ln895_17_fu_2676_p2 <= "1" when (unsigned(max_bin_count_17_V) > unsigned(max_bin_count_81_V)) else "0";
    icmp_ln895_18_fu_2682_p2 <= "1" when (unsigned(max_bin_count_18_V) > unsigned(max_bin_count_82_V)) else "0";
    icmp_ln895_19_fu_2688_p2 <= "1" when (unsigned(max_bin_count_19_V) > unsigned(max_bin_count_83_V)) else "0";
    icmp_ln895_1_fu_2580_p2 <= "1" when (unsigned(max_bin_count_1_V) > unsigned(max_bin_count_65_V)) else "0";
    icmp_ln895_20_fu_2694_p2 <= "1" when (unsigned(max_bin_count_20_V) > unsigned(max_bin_count_84_V)) else "0";
    icmp_ln895_21_fu_2700_p2 <= "1" when (unsigned(max_bin_count_21_V) > unsigned(max_bin_count_85_V)) else "0";
    icmp_ln895_22_fu_2706_p2 <= "1" when (unsigned(max_bin_count_22_V) > unsigned(max_bin_count_86_V)) else "0";
    icmp_ln895_23_fu_2712_p2 <= "1" when (unsigned(max_bin_count_23_V) > unsigned(max_bin_count_87_V)) else "0";
    icmp_ln895_24_fu_2718_p2 <= "1" when (unsigned(max_bin_count_24_V) > unsigned(max_bin_count_88_V)) else "0";
    icmp_ln895_25_fu_2724_p2 <= "1" when (unsigned(max_bin_count_25_V) > unsigned(max_bin_count_89_V)) else "0";
    icmp_ln895_26_fu_2730_p2 <= "1" when (unsigned(max_bin_count_26_V) > unsigned(max_bin_count_90_V)) else "0";
    icmp_ln895_27_fu_2736_p2 <= "1" when (unsigned(max_bin_count_27_V) > unsigned(max_bin_count_91_V)) else "0";
    icmp_ln895_28_fu_2742_p2 <= "1" when (unsigned(max_bin_count_28_V) > unsigned(max_bin_count_92_V)) else "0";
    icmp_ln895_29_fu_2748_p2 <= "1" when (unsigned(max_bin_count_29_V) > unsigned(max_bin_count_93_V)) else "0";
    icmp_ln895_2_fu_2586_p2 <= "1" when (unsigned(max_bin_count_2_V) > unsigned(max_bin_count_66_V)) else "0";
    icmp_ln895_30_fu_2754_p2 <= "1" when (unsigned(max_bin_count_30_V) > unsigned(max_bin_count_94_V)) else "0";
    icmp_ln895_31_fu_2760_p2 <= "1" when (unsigned(max_bin_count_31_V) > unsigned(max_bin_count_95_V)) else "0";
    icmp_ln895_32_fu_2766_p2 <= "1" when (unsigned(max_bin_count_32_V) > unsigned(max_bin_count_96_V)) else "0";
    icmp_ln895_33_fu_2772_p2 <= "1" when (unsigned(max_bin_count_33_V) > unsigned(max_bin_count_97_V)) else "0";
    icmp_ln895_34_fu_2778_p2 <= "1" when (unsigned(max_bin_count_34_V) > unsigned(max_bin_count_98_V)) else "0";
    icmp_ln895_35_fu_2784_p2 <= "1" when (unsigned(max_bin_count_35_V) > unsigned(max_bin_count_99_V)) else "0";
    icmp_ln895_36_fu_2790_p2 <= "1" when (unsigned(max_bin_count_36_V) > unsigned(max_bin_count_100_V)) else "0";
    icmp_ln895_37_fu_2796_p2 <= "1" when (unsigned(max_bin_count_37_V) > unsigned(max_bin_count_101_V)) else "0";
    icmp_ln895_38_fu_2802_p2 <= "1" when (unsigned(max_bin_count_38_V) > unsigned(max_bin_count_102_V)) else "0";
    icmp_ln895_39_fu_2808_p2 <= "1" when (unsigned(max_bin_count_39_V) > unsigned(max_bin_count_103_V)) else "0";
    icmp_ln895_3_fu_2592_p2 <= "1" when (unsigned(max_bin_count_3_V) > unsigned(max_bin_count_67_V)) else "0";
    icmp_ln895_40_fu_2814_p2 <= "1" when (unsigned(max_bin_count_40_V) > unsigned(max_bin_count_104_V)) else "0";
    icmp_ln895_41_fu_2820_p2 <= "1" when (unsigned(max_bin_count_41_V) > unsigned(max_bin_count_105_V)) else "0";
    icmp_ln895_42_fu_2826_p2 <= "1" when (unsigned(max_bin_count_42_V) > unsigned(max_bin_count_106_V)) else "0";
    icmp_ln895_43_fu_2832_p2 <= "1" when (unsigned(max_bin_count_43_V) > unsigned(max_bin_count_107_V)) else "0";
    icmp_ln895_44_fu_2838_p2 <= "1" when (unsigned(max_bin_count_44_V) > unsigned(max_bin_count_108_V)) else "0";
    icmp_ln895_45_fu_2844_p2 <= "1" when (unsigned(max_bin_count_45_V) > unsigned(max_bin_count_109_V)) else "0";
    icmp_ln895_46_fu_2850_p2 <= "1" when (unsigned(max_bin_count_46_V) > unsigned(max_bin_count_110_V)) else "0";
    icmp_ln895_47_fu_2856_p2 <= "1" when (unsigned(max_bin_count_47_V) > unsigned(max_bin_count_111_V)) else "0";
    icmp_ln895_48_fu_2862_p2 <= "1" when (unsigned(max_bin_count_48_V) > unsigned(max_bin_count_112_V)) else "0";
    icmp_ln895_49_fu_2868_p2 <= "1" when (unsigned(max_bin_count_49_V) > unsigned(max_bin_count_113_V)) else "0";
    icmp_ln895_4_fu_2598_p2 <= "1" when (unsigned(max_bin_count_4_V) > unsigned(max_bin_count_68_V)) else "0";
    icmp_ln895_50_fu_2874_p2 <= "1" when (unsigned(max_bin_count_50_V) > unsigned(max_bin_count_114_V)) else "0";
    icmp_ln895_51_fu_2880_p2 <= "1" when (unsigned(max_bin_count_51_V) > unsigned(max_bin_count_115_V)) else "0";
    icmp_ln895_52_fu_2886_p2 <= "1" when (unsigned(max_bin_count_52_V) > unsigned(max_bin_count_116_V)) else "0";
    icmp_ln895_53_fu_2892_p2 <= "1" when (unsigned(max_bin_count_53_V) > unsigned(max_bin_count_117_V)) else "0";
    icmp_ln895_54_fu_2898_p2 <= "1" when (unsigned(max_bin_count_54_V) > unsigned(max_bin_count_118_V)) else "0";
    icmp_ln895_55_fu_2904_p2 <= "1" when (unsigned(max_bin_count_55_V) > unsigned(max_bin_count_119_V)) else "0";
    icmp_ln895_56_fu_2910_p2 <= "1" when (unsigned(max_bin_count_56_V) > unsigned(max_bin_count_120_V)) else "0";
    icmp_ln895_57_fu_2916_p2 <= "1" when (unsigned(max_bin_count_57_V) > unsigned(max_bin_count_121_V)) else "0";
    icmp_ln895_58_fu_2922_p2 <= "1" when (unsigned(max_bin_count_58_V) > unsigned(max_bin_count_122_V)) else "0";
    icmp_ln895_59_fu_2928_p2 <= "1" when (unsigned(max_bin_count_59_V) > unsigned(max_bin_count_123_V)) else "0";
    icmp_ln895_5_fu_3206_p2 <= "1" when (unsigned(res_max_bin_count_t_s_reg_7152) > unsigned(res_max_bin_count_t_1_reg_7164)) else "0";
    icmp_ln895_60_fu_2934_p2 <= "1" when (unsigned(max_bin_count_60_V) > unsigned(max_bin_count_124_V)) else "0";
    icmp_ln895_61_fu_2940_p2 <= "1" when (unsigned(max_bin_count_61_V) > unsigned(max_bin_count_125_V)) else "0";
    icmp_ln895_62_fu_2946_p2 <= "1" when (unsigned(max_bin_count_62_V) > unsigned(max_bin_count_126_V)) else "0";
    icmp_ln895_63_fu_2952_p2 <= "1" when (unsigned(max_bin_count_63_V) > unsigned(max_bin_count_127_V)) else "0";
    icmp_ln895_64_fu_2610_p2 <= "1" when (unsigned(max_bin_count_6_V) > unsigned(max_bin_count_70_V)) else "0";
    icmp_ln895_65_fu_2958_p2 <= "1" when (unsigned(select_ln413_182_fu_3218_p3) > unsigned(select_ln413_86_fu_3762_p3)) else "0";
    icmp_ln895_66_fu_2962_p2 <= "1" when (unsigned(select_ln413_185_fu_3235_p3) > unsigned(select_ln413_89_fu_3779_p3)) else "0";
    icmp_ln895_67_fu_2966_p2 <= "1" when (unsigned(select_ln413_188_fu_3252_p3) > unsigned(select_ln413_92_fu_3796_p3)) else "0";
    icmp_ln895_68_fu_2970_p2 <= "1" when (unsigned(select_ln413_191_fu_3269_p3) > unsigned(select_ln413_95_fu_3813_p3)) else "0";
    icmp_ln895_69_fu_2974_p2 <= "1" when (unsigned(select_ln413_2_fu_3286_p3) > unsigned(select_ln413_98_fu_3830_p3)) else "0";
    icmp_ln895_6_fu_2604_p2 <= "1" when (unsigned(max_bin_count_5_V) > unsigned(max_bin_count_69_V)) else "0";
    icmp_ln895_70_fu_2978_p2 <= "1" when (unsigned(select_ln413_5_fu_3303_p3) > unsigned(select_ln413_101_fu_3847_p3)) else "0";
    icmp_ln895_71_fu_2982_p2 <= "1" when (unsigned(select_ln413_8_fu_3320_p3) > unsigned(select_ln413_104_fu_3864_p3)) else "0";
    icmp_ln895_72_fu_2986_p2 <= "1" when (unsigned(select_ln413_11_fu_3337_p3) > unsigned(select_ln413_107_fu_3881_p3)) else "0";
    icmp_ln895_73_fu_2990_p2 <= "1" when (unsigned(select_ln413_14_fu_3354_p3) > unsigned(select_ln413_110_fu_3898_p3)) else "0";
    icmp_ln895_74_fu_2994_p2 <= "1" when (unsigned(select_ln413_17_fu_3371_p3) > unsigned(select_ln413_113_fu_3915_p3)) else "0";
    icmp_ln895_75_fu_2998_p2 <= "1" when (unsigned(select_ln413_20_fu_3388_p3) > unsigned(select_ln413_116_fu_3932_p3)) else "0";
    icmp_ln895_76_fu_3002_p2 <= "1" when (unsigned(select_ln413_23_fu_3405_p3) > unsigned(select_ln413_119_fu_3949_p3)) else "0";
    icmp_ln895_77_fu_3006_p2 <= "1" when (unsigned(select_ln413_26_fu_3422_p3) > unsigned(select_ln413_122_fu_3966_p3)) else "0";
    icmp_ln895_78_fu_3010_p2 <= "1" when (unsigned(select_ln413_29_fu_3439_p3) > unsigned(select_ln413_125_fu_3983_p3)) else "0";
    icmp_ln895_79_fu_3014_p2 <= "1" when (unsigned(select_ln413_32_fu_3456_p3) > unsigned(select_ln413_128_fu_4000_p3)) else "0";
    icmp_ln895_7_fu_2616_p2 <= "1" when (unsigned(max_bin_count_7_V) > unsigned(max_bin_count_71_V)) else "0";
    icmp_ln895_80_fu_3018_p2 <= "1" when (unsigned(select_ln413_35_fu_3473_p3) > unsigned(select_ln413_131_fu_4017_p3)) else "0";
    icmp_ln895_81_fu_3022_p2 <= "1" when (unsigned(select_ln413_38_fu_3490_p3) > unsigned(select_ln413_134_fu_4034_p3)) else "0";
    icmp_ln895_82_fu_3026_p2 <= "1" when (unsigned(select_ln413_41_fu_3507_p3) > unsigned(select_ln413_137_fu_4051_p3)) else "0";
    icmp_ln895_83_fu_3030_p2 <= "1" when (unsigned(select_ln413_44_fu_3524_p3) > unsigned(select_ln413_140_fu_4068_p3)) else "0";
    icmp_ln895_84_fu_3034_p2 <= "1" when (unsigned(select_ln413_47_fu_3541_p3) > unsigned(select_ln413_143_fu_4085_p3)) else "0";
    icmp_ln895_85_fu_3038_p2 <= "1" when (unsigned(select_ln413_50_fu_3558_p3) > unsigned(select_ln413_146_fu_4102_p3)) else "0";
    icmp_ln895_86_fu_3042_p2 <= "1" when (unsigned(select_ln413_53_fu_3575_p3) > unsigned(select_ln413_149_fu_4119_p3)) else "0";
    icmp_ln895_87_fu_3046_p2 <= "1" when (unsigned(select_ln413_56_fu_3592_p3) > unsigned(select_ln413_152_fu_4136_p3)) else "0";
    icmp_ln895_88_fu_3050_p2 <= "1" when (unsigned(select_ln413_59_fu_3609_p3) > unsigned(select_ln413_155_fu_4153_p3)) else "0";
    icmp_ln895_89_fu_3054_p2 <= "1" when (unsigned(select_ln413_62_fu_3626_p3) > unsigned(select_ln413_158_fu_4170_p3)) else "0";
    icmp_ln895_8_fu_2622_p2 <= "1" when (unsigned(max_bin_count_8_V) > unsigned(max_bin_count_72_V)) else "0";
    icmp_ln895_90_fu_3058_p2 <= "1" when (unsigned(select_ln413_65_fu_3643_p3) > unsigned(select_ln413_161_fu_4187_p3)) else "0";
    icmp_ln895_91_fu_3062_p2 <= "1" when (unsigned(select_ln413_68_fu_3660_p3) > unsigned(select_ln413_164_fu_4204_p3)) else "0";
    icmp_ln895_92_fu_3066_p2 <= "1" when (unsigned(select_ln413_71_fu_3677_p3) > unsigned(select_ln413_167_fu_4221_p3)) else "0";
    icmp_ln895_93_fu_3070_p2 <= "1" when (unsigned(select_ln413_74_fu_3694_p3) > unsigned(select_ln413_170_fu_4238_p3)) else "0";
    icmp_ln895_94_fu_3074_p2 <= "1" when (unsigned(select_ln413_77_fu_3711_p3) > unsigned(select_ln413_173_fu_4255_p3)) else "0";
    icmp_ln895_95_fu_3078_p2 <= "1" when (unsigned(select_ln413_80_fu_3728_p3) > unsigned(select_ln413_176_fu_4272_p3)) else "0";
    icmp_ln895_96_fu_3082_p2 <= "1" when (unsigned(select_ln413_83_fu_3745_p3) > unsigned(select_ln413_179_fu_4289_p3)) else "0";
    icmp_ln895_97_fu_3086_p2 <= "1" when (unsigned(select_ln431_2_fu_4306_p3) > unsigned(select_ln431_50_fu_4578_p3)) else "0";
    icmp_ln895_98_fu_3090_p2 <= "1" when (unsigned(select_ln431_5_fu_4323_p3) > unsigned(select_ln431_53_fu_4595_p3)) else "0";
    icmp_ln895_99_fu_3094_p2 <= "1" when (unsigned(select_ln431_8_fu_4340_p3) > unsigned(select_ln431_56_fu_4612_p3)) else "0";
    icmp_ln895_9_fu_2628_p2 <= "1" when (unsigned(max_bin_count_9_V) > unsigned(max_bin_count_73_V)) else "0";
    icmp_ln895_fu_2574_p2 <= "1" when (unsigned(max_bin_count_0_V) > unsigned(max_bin_count_64_V)) else "0";
    p_Val2_2_fu_6185_p2 <= (t0_V_fu_6178_p3 or ap_const_lv8_1);
    p_Val2_4_fu_6227_p2 <= (shl_ln_fu_6220_p3 or ap_const_lv12_10);
    res_max_bin_count_V <= res_max_bin_count_V_1_data_reg;

    res_max_bin_count_V_1_ack_in_assign_proc : process(res_max_bin_count_V_1_vld_reg)
    begin
        if (((res_max_bin_count_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_count_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_count_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_count_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            res_max_bin_count_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_count_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_count_V_ap_vld <= res_max_bin_count_V_1_vld_reg;
    res_max_bin_count_t_1_fu_6110_p3 <=
        select_ln485_5_fu_6043_p3 when (icmp_ln895_126_fu_3202_p2(0) = '1') else
        select_ln485_11_fu_6093_p3;
    res_max_bin_count_t_2_fu_6150_p3 <=
        res_max_bin_count_t_s_reg_7152 when (icmp_ln895_5_fu_3206_p2(0) = '1') else
        res_max_bin_count_t_1_reg_7164;
    res_max_bin_count_t_s_fu_6102_p3 <=
        select_ln485_2_fu_6026_p3 when (icmp_ln895_125_fu_3198_p2(0) = '1') else
        select_ln485_8_fu_6068_p3;
    res_max_bin_r_V <= res_max_bin_r_V_1_data_reg;

    res_max_bin_r_V_1_ack_in_assign_proc : process(res_max_bin_r_V_1_vld_reg)
    begin
        if (((res_max_bin_r_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_r_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_r_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_r_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            res_max_bin_r_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_r_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_r_V_ap_vld <= res_max_bin_r_V_1_vld_reg;
    res_max_bin_r_t_V_1_fu_6144_p3 <=
        select_ln485_4_fu_6123_p3 when (icmp_ln895_126_reg_7158(0) = '1') else
        select_ln485_10_reg_7141;
    res_max_bin_r_t_V_2_fu_6164_p3 <=
        res_max_bin_r_t_V_fu_6133_p3 when (icmp_ln895_5_fu_3206_p2(0) = '1') else
        res_max_bin_r_t_V_1_fu_6144_p3;
    res_max_bin_r_t_V_fu_6133_p3 <=
        select_ln485_1_fu_6118_p3 when (icmp_ln895_125_reg_7146(0) = '1') else
        select_ln485_7_reg_7131;
    res_max_bin_theta_V <= res_max_bin_theta_V_1_data_reg;

    res_max_bin_theta_V_1_ack_in_assign_proc : process(res_max_bin_theta_V_1_vld_reg)
    begin
        if (((res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_theta_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_theta_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_theta_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            res_max_bin_theta_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_theta_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_theta_V_ap_vld <= res_max_bin_theta_V_1_vld_reg;
    res_max_bin_theta_t_1_fu_6139_p3 <=
        select_ln485_3_reg_7121 when (icmp_ln895_126_reg_7158(0) = '1') else
        select_ln485_9_reg_7136;
    res_max_bin_theta_t_2_fu_6156_p3 <=
        res_max_bin_theta_t_s_fu_6128_p3 when (icmp_ln895_5_fu_3206_p2(0) = '1') else
        res_max_bin_theta_t_1_fu_6139_p3;
    res_max_bin_theta_t_s_fu_6128_p3 <=
        select_ln485_reg_7111 when (icmp_ln895_125_reg_7146(0) = '1') else
        select_ln485_6_reg_7126;
    select_ln413_100_fu_3839_p3 <=
        max_bin_r_37_V when (icmp_ln895_37_fu_2796_p2(0) = '1') else
        max_bin_r_101_V;
    select_ln413_101_fu_3847_p3 <=
        max_bin_count_37_V when (icmp_ln895_37_fu_2796_p2(0) = '1') else
        max_bin_count_101_V;
    select_ln413_102_fu_5236_p3 <=
        ap_const_lv7_26 when (icmp_ln895_38_reg_6444(0) = '1') else
        ap_const_lv7_66;
    select_ln413_103_fu_3856_p3 <=
        max_bin_r_38_V when (icmp_ln895_38_fu_2802_p2(0) = '1') else
        max_bin_r_102_V;
    select_ln413_104_fu_3864_p3 <=
        max_bin_count_38_V when (icmp_ln895_38_fu_2802_p2(0) = '1') else
        max_bin_count_102_V;
    select_ln413_105_fu_5243_p3 <=
        ap_const_lv7_27 when (icmp_ln895_39_reg_6449(0) = '1') else
        ap_const_lv7_67;
    select_ln413_106_fu_3873_p3 <=
        max_bin_r_39_V when (icmp_ln895_39_fu_2808_p2(0) = '1') else
        max_bin_r_103_V;
    select_ln413_107_fu_3881_p3 <=
        max_bin_count_39_V when (icmp_ln895_39_fu_2808_p2(0) = '1') else
        max_bin_count_103_V;
    select_ln413_108_fu_5250_p3 <=
        ap_const_lv7_28 when (icmp_ln895_40_reg_6454(0) = '1') else
        ap_const_lv7_68;
    select_ln413_109_fu_3890_p3 <=
        max_bin_r_40_V when (icmp_ln895_40_fu_2814_p2(0) = '1') else
        max_bin_r_104_V;
    select_ln413_10_fu_3329_p3 <=
        max_bin_r_7_V when (icmp_ln895_7_fu_2616_p2(0) = '1') else
        max_bin_r_71_V;
    select_ln413_110_fu_3898_p3 <=
        max_bin_count_40_V when (icmp_ln895_40_fu_2814_p2(0) = '1') else
        max_bin_count_104_V;
    select_ln413_111_fu_5257_p3 <=
        ap_const_lv7_29 when (icmp_ln895_41_reg_6459(0) = '1') else
        ap_const_lv7_69;
    select_ln413_112_fu_3907_p3 <=
        max_bin_r_41_V when (icmp_ln895_41_fu_2820_p2(0) = '1') else
        max_bin_r_105_V;
    select_ln413_113_fu_3915_p3 <=
        max_bin_count_41_V when (icmp_ln895_41_fu_2820_p2(0) = '1') else
        max_bin_count_105_V;
    select_ln413_114_fu_5264_p3 <=
        ap_const_lv7_2A when (icmp_ln895_42_reg_6464(0) = '1') else
        ap_const_lv7_6A;
    select_ln413_115_fu_3924_p3 <=
        max_bin_r_42_V when (icmp_ln895_42_fu_2826_p2(0) = '1') else
        max_bin_r_106_V;
    select_ln413_116_fu_3932_p3 <=
        max_bin_count_42_V when (icmp_ln895_42_fu_2826_p2(0) = '1') else
        max_bin_count_106_V;
    select_ln413_117_fu_5271_p3 <=
        ap_const_lv7_2B when (icmp_ln895_43_reg_6469(0) = '1') else
        ap_const_lv7_6B;
    select_ln413_118_fu_3941_p3 <=
        max_bin_r_43_V when (icmp_ln895_43_fu_2832_p2(0) = '1') else
        max_bin_r_107_V;
    select_ln413_119_fu_3949_p3 <=
        max_bin_count_43_V when (icmp_ln895_43_fu_2832_p2(0) = '1') else
        max_bin_count_107_V;
    select_ln413_11_fu_3337_p3 <=
        max_bin_count_7_V when (icmp_ln895_7_fu_2616_p2(0) = '1') else
        max_bin_count_71_V;
    select_ln413_120_fu_5278_p3 <=
        ap_const_lv7_2C when (icmp_ln895_44_reg_6474(0) = '1') else
        ap_const_lv7_6C;
    select_ln413_121_fu_3958_p3 <=
        max_bin_r_44_V when (icmp_ln895_44_fu_2838_p2(0) = '1') else
        max_bin_r_108_V;
    select_ln413_122_fu_3966_p3 <=
        max_bin_count_44_V when (icmp_ln895_44_fu_2838_p2(0) = '1') else
        max_bin_count_108_V;
    select_ln413_123_fu_5285_p3 <=
        ap_const_lv7_2D when (icmp_ln895_45_reg_6479(0) = '1') else
        ap_const_lv7_6D;
    select_ln413_124_fu_3975_p3 <=
        max_bin_r_45_V when (icmp_ln895_45_fu_2844_p2(0) = '1') else
        max_bin_r_109_V;
    select_ln413_125_fu_3983_p3 <=
        max_bin_count_45_V when (icmp_ln895_45_fu_2844_p2(0) = '1') else
        max_bin_count_109_V;
    select_ln413_126_fu_5292_p3 <=
        ap_const_lv7_2E when (icmp_ln895_46_reg_6484(0) = '1') else
        ap_const_lv7_6E;
    select_ln413_127_fu_3992_p3 <=
        max_bin_r_46_V when (icmp_ln895_46_fu_2850_p2(0) = '1') else
        max_bin_r_110_V;
    select_ln413_128_fu_4000_p3 <=
        max_bin_count_46_V when (icmp_ln895_46_fu_2850_p2(0) = '1') else
        max_bin_count_110_V;
    select_ln413_129_fu_5299_p3 <=
        ap_const_lv7_2F when (icmp_ln895_47_reg_6489(0) = '1') else
        ap_const_lv7_6F;
    select_ln413_12_fu_5026_p3 <=
        ap_const_lv7_8 when (icmp_ln895_8_reg_6294(0) = '1') else
        ap_const_lv7_48;
    select_ln413_130_fu_4009_p3 <=
        max_bin_r_47_V when (icmp_ln895_47_fu_2856_p2(0) = '1') else
        max_bin_r_111_V;
    select_ln413_131_fu_4017_p3 <=
        max_bin_count_47_V when (icmp_ln895_47_fu_2856_p2(0) = '1') else
        max_bin_count_111_V;
    select_ln413_132_fu_5306_p3 <=
        ap_const_lv7_30 when (icmp_ln895_48_reg_6494(0) = '1') else
        ap_const_lv7_70;
    select_ln413_133_fu_4026_p3 <=
        max_bin_r_48_V when (icmp_ln895_48_fu_2862_p2(0) = '1') else
        max_bin_r_112_V;
    select_ln413_134_fu_4034_p3 <=
        max_bin_count_48_V when (icmp_ln895_48_fu_2862_p2(0) = '1') else
        max_bin_count_112_V;
    select_ln413_135_fu_5313_p3 <=
        ap_const_lv7_31 when (icmp_ln895_49_reg_6499(0) = '1') else
        ap_const_lv7_71;
    select_ln413_136_fu_4043_p3 <=
        max_bin_r_49_V when (icmp_ln895_49_fu_2868_p2(0) = '1') else
        max_bin_r_113_V;
    select_ln413_137_fu_4051_p3 <=
        max_bin_count_49_V when (icmp_ln895_49_fu_2868_p2(0) = '1') else
        max_bin_count_113_V;
    select_ln413_138_fu_5320_p3 <=
        ap_const_lv7_32 when (icmp_ln895_50_reg_6504(0) = '1') else
        ap_const_lv7_72;
    select_ln413_139_fu_4060_p3 <=
        max_bin_r_50_V when (icmp_ln895_50_fu_2874_p2(0) = '1') else
        max_bin_r_114_V;
    select_ln413_13_fu_3346_p3 <=
        max_bin_r_8_V when (icmp_ln895_8_fu_2622_p2(0) = '1') else
        max_bin_r_72_V;
    select_ln413_140_fu_4068_p3 <=
        max_bin_count_50_V when (icmp_ln895_50_fu_2874_p2(0) = '1') else
        max_bin_count_114_V;
    select_ln413_141_fu_5327_p3 <=
        ap_const_lv7_33 when (icmp_ln895_51_reg_6509(0) = '1') else
        ap_const_lv7_73;
    select_ln413_142_fu_4077_p3 <=
        max_bin_r_51_V when (icmp_ln895_51_fu_2880_p2(0) = '1') else
        max_bin_r_115_V;
    select_ln413_143_fu_4085_p3 <=
        max_bin_count_51_V when (icmp_ln895_51_fu_2880_p2(0) = '1') else
        max_bin_count_115_V;
    select_ln413_144_fu_5334_p3 <=
        ap_const_lv7_34 when (icmp_ln895_52_reg_6514(0) = '1') else
        ap_const_lv7_74;
    select_ln413_145_fu_4094_p3 <=
        max_bin_r_52_V when (icmp_ln895_52_fu_2886_p2(0) = '1') else
        max_bin_r_116_V;
    select_ln413_146_fu_4102_p3 <=
        max_bin_count_52_V when (icmp_ln895_52_fu_2886_p2(0) = '1') else
        max_bin_count_116_V;
    select_ln413_147_fu_5341_p3 <=
        ap_const_lv7_35 when (icmp_ln895_53_reg_6519(0) = '1') else
        ap_const_lv7_75;
    select_ln413_148_fu_4111_p3 <=
        max_bin_r_53_V when (icmp_ln895_53_fu_2892_p2(0) = '1') else
        max_bin_r_117_V;
    select_ln413_149_fu_4119_p3 <=
        max_bin_count_53_V when (icmp_ln895_53_fu_2892_p2(0) = '1') else
        max_bin_count_117_V;
    select_ln413_14_fu_3354_p3 <=
        max_bin_count_8_V when (icmp_ln895_8_fu_2622_p2(0) = '1') else
        max_bin_count_72_V;
    select_ln413_150_fu_5348_p3 <=
        ap_const_lv7_36 when (icmp_ln895_54_reg_6524(0) = '1') else
        ap_const_lv7_76;
    select_ln413_151_fu_4128_p3 <=
        max_bin_r_54_V when (icmp_ln895_54_fu_2898_p2(0) = '1') else
        max_bin_r_118_V;
    select_ln413_152_fu_4136_p3 <=
        max_bin_count_54_V when (icmp_ln895_54_fu_2898_p2(0) = '1') else
        max_bin_count_118_V;
    select_ln413_153_fu_5355_p3 <=
        ap_const_lv7_37 when (icmp_ln895_55_reg_6529(0) = '1') else
        ap_const_lv7_77;
    select_ln413_154_fu_4145_p3 <=
        max_bin_r_55_V when (icmp_ln895_55_fu_2904_p2(0) = '1') else
        max_bin_r_119_V;
    select_ln413_155_fu_4153_p3 <=
        max_bin_count_55_V when (icmp_ln895_55_fu_2904_p2(0) = '1') else
        max_bin_count_119_V;
    select_ln413_156_fu_5362_p3 <=
        ap_const_lv7_38 when (icmp_ln895_56_reg_6534(0) = '1') else
        ap_const_lv7_78;
    select_ln413_157_fu_4162_p3 <=
        max_bin_r_56_V when (icmp_ln895_56_fu_2910_p2(0) = '1') else
        max_bin_r_120_V;
    select_ln413_158_fu_4170_p3 <=
        max_bin_count_56_V when (icmp_ln895_56_fu_2910_p2(0) = '1') else
        max_bin_count_120_V;
    select_ln413_159_fu_5369_p3 <=
        ap_const_lv7_39 when (icmp_ln895_57_reg_6539(0) = '1') else
        ap_const_lv7_79;
    select_ln413_15_fu_5033_p3 <=
        ap_const_lv7_9 when (icmp_ln895_9_reg_6299(0) = '1') else
        ap_const_lv7_49;
    select_ln413_160_fu_4179_p3 <=
        max_bin_r_57_V when (icmp_ln895_57_fu_2916_p2(0) = '1') else
        max_bin_r_121_V;
    select_ln413_161_fu_4187_p3 <=
        max_bin_count_57_V when (icmp_ln895_57_fu_2916_p2(0) = '1') else
        max_bin_count_121_V;
    select_ln413_162_fu_5376_p3 <=
        ap_const_lv7_3A when (icmp_ln895_58_reg_6544(0) = '1') else
        ap_const_lv7_7A;
    select_ln413_163_fu_4196_p3 <=
        max_bin_r_58_V when (icmp_ln895_58_fu_2922_p2(0) = '1') else
        max_bin_r_122_V;
    select_ln413_164_fu_4204_p3 <=
        max_bin_count_58_V when (icmp_ln895_58_fu_2922_p2(0) = '1') else
        max_bin_count_122_V;
    select_ln413_165_fu_5383_p3 <=
        ap_const_lv7_3B when (icmp_ln895_59_reg_6549(0) = '1') else
        ap_const_lv7_7B;
    select_ln413_166_fu_4213_p3 <=
        max_bin_r_59_V when (icmp_ln895_59_fu_2928_p2(0) = '1') else
        max_bin_r_123_V;
    select_ln413_167_fu_4221_p3 <=
        max_bin_count_59_V when (icmp_ln895_59_fu_2928_p2(0) = '1') else
        max_bin_count_123_V;
    select_ln413_168_fu_5390_p3 <=
        ap_const_lv7_3C when (icmp_ln895_60_reg_6554(0) = '1') else
        ap_const_lv7_7C;
    select_ln413_169_fu_4230_p3 <=
        max_bin_r_60_V when (icmp_ln895_60_fu_2934_p2(0) = '1') else
        max_bin_r_124_V;
    select_ln413_16_fu_3363_p3 <=
        max_bin_r_9_V when (icmp_ln895_9_fu_2628_p2(0) = '1') else
        max_bin_r_73_V;
    select_ln413_170_fu_4238_p3 <=
        max_bin_count_60_V when (icmp_ln895_60_fu_2934_p2(0) = '1') else
        max_bin_count_124_V;
    select_ln413_171_fu_5397_p3 <=
        ap_const_lv7_3D when (icmp_ln895_61_reg_6559(0) = '1') else
        ap_const_lv7_7D;
    select_ln413_172_fu_4247_p3 <=
        max_bin_r_61_V when (icmp_ln895_61_fu_2940_p2(0) = '1') else
        max_bin_r_125_V;
    select_ln413_173_fu_4255_p3 <=
        max_bin_count_61_V when (icmp_ln895_61_fu_2940_p2(0) = '1') else
        max_bin_count_125_V;
    select_ln413_174_fu_5404_p3 <=
        ap_const_lv7_3E when (icmp_ln895_62_reg_6564(0) = '1') else
        ap_const_lv7_7E;
    select_ln413_175_fu_4264_p3 <=
        max_bin_r_62_V when (icmp_ln895_62_fu_2946_p2(0) = '1') else
        max_bin_r_126_V;
    select_ln413_176_fu_4272_p3 <=
        max_bin_count_62_V when (icmp_ln895_62_fu_2946_p2(0) = '1') else
        max_bin_count_126_V;
    select_ln413_177_fu_5411_p3 <=
        ap_const_lv7_3F when (icmp_ln895_63_reg_6569(0) = '1') else
        ap_const_lv7_7F;
    select_ln413_178_fu_4281_p3 <=
        max_bin_r_63_V when (icmp_ln895_63_fu_2952_p2(0) = '1') else
        max_bin_r_127_V;
    select_ln413_179_fu_4289_p3 <=
        max_bin_count_63_V when (icmp_ln895_63_fu_2952_p2(0) = '1') else
        max_bin_count_127_V;
    select_ln413_17_fu_3371_p3 <=
        max_bin_count_9_V when (icmp_ln895_9_fu_2628_p2(0) = '1') else
        max_bin_count_73_V;
    select_ln413_180_fu_4970_p3 <=
        ap_const_lv7_0 when (icmp_ln895_reg_6254(0) = '1') else
        ap_const_lv7_40;
    select_ln413_181_fu_3210_p3 <=
        max_bin_r_0_V when (icmp_ln895_fu_2574_p2(0) = '1') else
        max_bin_r_64_V;
    select_ln413_182_fu_3218_p3 <=
        max_bin_count_0_V when (icmp_ln895_fu_2574_p2(0) = '1') else
        max_bin_count_64_V;
    select_ln413_183_fu_4977_p3 <=
        ap_const_lv7_1 when (icmp_ln895_1_reg_6259(0) = '1') else
        ap_const_lv7_41;
    select_ln413_184_fu_3227_p3 <=
        max_bin_r_1_V when (icmp_ln895_1_fu_2580_p2(0) = '1') else
        max_bin_r_65_V;
    select_ln413_185_fu_3235_p3 <=
        max_bin_count_1_V when (icmp_ln895_1_fu_2580_p2(0) = '1') else
        max_bin_count_65_V;
    select_ln413_186_fu_4984_p3 <=
        ap_const_lv7_2 when (icmp_ln895_2_reg_6264(0) = '1') else
        ap_const_lv7_42;
    select_ln413_187_fu_3244_p3 <=
        max_bin_r_2_V when (icmp_ln895_2_fu_2586_p2(0) = '1') else
        max_bin_r_66_V;
    select_ln413_188_fu_3252_p3 <=
        max_bin_count_2_V when (icmp_ln895_2_fu_2586_p2(0) = '1') else
        max_bin_count_66_V;
    select_ln413_189_fu_4991_p3 <=
        ap_const_lv7_3 when (icmp_ln895_3_reg_6269(0) = '1') else
        ap_const_lv7_43;
    select_ln413_18_fu_5040_p3 <=
        ap_const_lv7_A when (icmp_ln895_10_reg_6304(0) = '1') else
        ap_const_lv7_4A;
    select_ln413_190_fu_3261_p3 <=
        max_bin_r_3_V when (icmp_ln895_3_fu_2592_p2(0) = '1') else
        max_bin_r_67_V;
    select_ln413_191_fu_3269_p3 <=
        max_bin_count_3_V when (icmp_ln895_3_fu_2592_p2(0) = '1') else
        max_bin_count_67_V;
    select_ln413_19_fu_3380_p3 <=
        max_bin_r_10_V when (icmp_ln895_10_fu_2634_p2(0) = '1') else
        max_bin_r_74_V;
    select_ln413_1_fu_3278_p3 <=
        max_bin_r_4_V when (icmp_ln895_4_fu_2598_p2(0) = '1') else
        max_bin_r_68_V;
    select_ln413_20_fu_3388_p3 <=
        max_bin_count_10_V when (icmp_ln895_10_fu_2634_p2(0) = '1') else
        max_bin_count_74_V;
    select_ln413_21_fu_5047_p3 <=
        ap_const_lv7_B when (icmp_ln895_11_reg_6309(0) = '1') else
        ap_const_lv7_4B;
    select_ln413_22_fu_3397_p3 <=
        max_bin_r_11_V when (icmp_ln895_11_fu_2640_p2(0) = '1') else
        max_bin_r_75_V;
    select_ln413_23_fu_3405_p3 <=
        max_bin_count_11_V when (icmp_ln895_11_fu_2640_p2(0) = '1') else
        max_bin_count_75_V;
    select_ln413_24_fu_5054_p3 <=
        ap_const_lv7_C when (icmp_ln895_12_reg_6314(0) = '1') else
        ap_const_lv7_4C;
    select_ln413_25_fu_3414_p3 <=
        max_bin_r_12_V when (icmp_ln895_12_fu_2646_p2(0) = '1') else
        max_bin_r_76_V;
    select_ln413_26_fu_3422_p3 <=
        max_bin_count_12_V when (icmp_ln895_12_fu_2646_p2(0) = '1') else
        max_bin_count_76_V;
    select_ln413_27_fu_5061_p3 <=
        ap_const_lv7_D when (icmp_ln895_13_reg_6319(0) = '1') else
        ap_const_lv7_4D;
    select_ln413_28_fu_3431_p3 <=
        max_bin_r_13_V when (icmp_ln895_13_fu_2652_p2(0) = '1') else
        max_bin_r_77_V;
    select_ln413_29_fu_3439_p3 <=
        max_bin_count_13_V when (icmp_ln895_13_fu_2652_p2(0) = '1') else
        max_bin_count_77_V;
    select_ln413_2_fu_3286_p3 <=
        max_bin_count_4_V when (icmp_ln895_4_fu_2598_p2(0) = '1') else
        max_bin_count_68_V;
    select_ln413_30_fu_5068_p3 <=
        ap_const_lv7_E when (icmp_ln895_14_reg_6324(0) = '1') else
        ap_const_lv7_4E;
    select_ln413_31_fu_3448_p3 <=
        max_bin_r_14_V when (icmp_ln895_14_fu_2658_p2(0) = '1') else
        max_bin_r_78_V;
    select_ln413_32_fu_3456_p3 <=
        max_bin_count_14_V when (icmp_ln895_14_fu_2658_p2(0) = '1') else
        max_bin_count_78_V;
    select_ln413_33_fu_5075_p3 <=
        ap_const_lv7_F when (icmp_ln895_15_reg_6329(0) = '1') else
        ap_const_lv7_4F;
    select_ln413_34_fu_3465_p3 <=
        max_bin_r_15_V when (icmp_ln895_15_fu_2664_p2(0) = '1') else
        max_bin_r_79_V;
    select_ln413_35_fu_3473_p3 <=
        max_bin_count_15_V when (icmp_ln895_15_fu_2664_p2(0) = '1') else
        max_bin_count_79_V;
    select_ln413_36_fu_5082_p3 <=
        ap_const_lv7_10 when (icmp_ln895_16_reg_6334(0) = '1') else
        ap_const_lv7_50;
    select_ln413_37_fu_3482_p3 <=
        max_bin_r_16_V when (icmp_ln895_16_fu_2670_p2(0) = '1') else
        max_bin_r_80_V;
    select_ln413_38_fu_3490_p3 <=
        max_bin_count_16_V when (icmp_ln895_16_fu_2670_p2(0) = '1') else
        max_bin_count_80_V;
    select_ln413_39_fu_5089_p3 <=
        ap_const_lv7_11 when (icmp_ln895_17_reg_6339(0) = '1') else
        ap_const_lv7_51;
    select_ln413_3_fu_5005_p3 <=
        ap_const_lv7_5 when (icmp_ln895_6_reg_6279(0) = '1') else
        ap_const_lv7_45;
    select_ln413_40_fu_3499_p3 <=
        max_bin_r_17_V when (icmp_ln895_17_fu_2676_p2(0) = '1') else
        max_bin_r_81_V;
    select_ln413_41_fu_3507_p3 <=
        max_bin_count_17_V when (icmp_ln895_17_fu_2676_p2(0) = '1') else
        max_bin_count_81_V;
    select_ln413_42_fu_5096_p3 <=
        ap_const_lv7_12 when (icmp_ln895_18_reg_6344(0) = '1') else
        ap_const_lv7_52;
    select_ln413_43_fu_3516_p3 <=
        max_bin_r_18_V when (icmp_ln895_18_fu_2682_p2(0) = '1') else
        max_bin_r_82_V;
    select_ln413_44_fu_3524_p3 <=
        max_bin_count_18_V when (icmp_ln895_18_fu_2682_p2(0) = '1') else
        max_bin_count_82_V;
    select_ln413_45_fu_5103_p3 <=
        ap_const_lv7_13 when (icmp_ln895_19_reg_6349(0) = '1') else
        ap_const_lv7_53;
    select_ln413_46_fu_3533_p3 <=
        max_bin_r_19_V when (icmp_ln895_19_fu_2688_p2(0) = '1') else
        max_bin_r_83_V;
    select_ln413_47_fu_3541_p3 <=
        max_bin_count_19_V when (icmp_ln895_19_fu_2688_p2(0) = '1') else
        max_bin_count_83_V;
    select_ln413_48_fu_5110_p3 <=
        ap_const_lv7_14 when (icmp_ln895_20_reg_6354(0) = '1') else
        ap_const_lv7_54;
    select_ln413_49_fu_3550_p3 <=
        max_bin_r_20_V when (icmp_ln895_20_fu_2694_p2(0) = '1') else
        max_bin_r_84_V;
    select_ln413_4_fu_3295_p3 <=
        max_bin_r_5_V when (icmp_ln895_6_fu_2604_p2(0) = '1') else
        max_bin_r_69_V;
    select_ln413_50_fu_3558_p3 <=
        max_bin_count_20_V when (icmp_ln895_20_fu_2694_p2(0) = '1') else
        max_bin_count_84_V;
    select_ln413_51_fu_5117_p3 <=
        ap_const_lv7_15 when (icmp_ln895_21_reg_6359(0) = '1') else
        ap_const_lv7_55;
    select_ln413_52_fu_3567_p3 <=
        max_bin_r_21_V when (icmp_ln895_21_fu_2700_p2(0) = '1') else
        max_bin_r_85_V;
    select_ln413_53_fu_3575_p3 <=
        max_bin_count_21_V when (icmp_ln895_21_fu_2700_p2(0) = '1') else
        max_bin_count_85_V;
    select_ln413_54_fu_5124_p3 <=
        ap_const_lv7_16 when (icmp_ln895_22_reg_6364(0) = '1') else
        ap_const_lv7_56;
    select_ln413_55_fu_3584_p3 <=
        max_bin_r_22_V when (icmp_ln895_22_fu_2706_p2(0) = '1') else
        max_bin_r_86_V;
    select_ln413_56_fu_3592_p3 <=
        max_bin_count_22_V when (icmp_ln895_22_fu_2706_p2(0) = '1') else
        max_bin_count_86_V;
    select_ln413_57_fu_5131_p3 <=
        ap_const_lv7_17 when (icmp_ln895_23_reg_6369(0) = '1') else
        ap_const_lv7_57;
    select_ln413_58_fu_3601_p3 <=
        max_bin_r_23_V when (icmp_ln895_23_fu_2712_p2(0) = '1') else
        max_bin_r_87_V;
    select_ln413_59_fu_3609_p3 <=
        max_bin_count_23_V when (icmp_ln895_23_fu_2712_p2(0) = '1') else
        max_bin_count_87_V;
    select_ln413_5_fu_3303_p3 <=
        max_bin_count_5_V when (icmp_ln895_6_fu_2604_p2(0) = '1') else
        max_bin_count_69_V;
    select_ln413_60_fu_5138_p3 <=
        ap_const_lv7_18 when (icmp_ln895_24_reg_6374(0) = '1') else
        ap_const_lv7_58;
    select_ln413_61_fu_3618_p3 <=
        max_bin_r_24_V when (icmp_ln895_24_fu_2718_p2(0) = '1') else
        max_bin_r_88_V;
    select_ln413_62_fu_3626_p3 <=
        max_bin_count_24_V when (icmp_ln895_24_fu_2718_p2(0) = '1') else
        max_bin_count_88_V;
    select_ln413_63_fu_5145_p3 <=
        ap_const_lv7_19 when (icmp_ln895_25_reg_6379(0) = '1') else
        ap_const_lv7_59;
    select_ln413_64_fu_3635_p3 <=
        max_bin_r_25_V when (icmp_ln895_25_fu_2724_p2(0) = '1') else
        max_bin_r_89_V;
    select_ln413_65_fu_3643_p3 <=
        max_bin_count_25_V when (icmp_ln895_25_fu_2724_p2(0) = '1') else
        max_bin_count_89_V;
    select_ln413_66_fu_5152_p3 <=
        ap_const_lv7_1A when (icmp_ln895_26_reg_6384(0) = '1') else
        ap_const_lv7_5A;
    select_ln413_67_fu_3652_p3 <=
        max_bin_r_26_V when (icmp_ln895_26_fu_2730_p2(0) = '1') else
        max_bin_r_90_V;
    select_ln413_68_fu_3660_p3 <=
        max_bin_count_26_V when (icmp_ln895_26_fu_2730_p2(0) = '1') else
        max_bin_count_90_V;
    select_ln413_69_fu_5159_p3 <=
        ap_const_lv7_1B when (icmp_ln895_27_reg_6389(0) = '1') else
        ap_const_lv7_5B;
    select_ln413_6_fu_5012_p3 <=
        ap_const_lv7_6 when (icmp_ln895_64_reg_6284(0) = '1') else
        ap_const_lv7_46;
    select_ln413_70_fu_3669_p3 <=
        max_bin_r_27_V when (icmp_ln895_27_fu_2736_p2(0) = '1') else
        max_bin_r_91_V;
    select_ln413_71_fu_3677_p3 <=
        max_bin_count_27_V when (icmp_ln895_27_fu_2736_p2(0) = '1') else
        max_bin_count_91_V;
    select_ln413_72_fu_5166_p3 <=
        ap_const_lv7_1C when (icmp_ln895_28_reg_6394(0) = '1') else
        ap_const_lv7_5C;
    select_ln413_73_fu_3686_p3 <=
        max_bin_r_28_V when (icmp_ln895_28_fu_2742_p2(0) = '1') else
        max_bin_r_92_V;
    select_ln413_74_fu_3694_p3 <=
        max_bin_count_28_V when (icmp_ln895_28_fu_2742_p2(0) = '1') else
        max_bin_count_92_V;
    select_ln413_75_fu_5173_p3 <=
        ap_const_lv7_1D when (icmp_ln895_29_reg_6399(0) = '1') else
        ap_const_lv7_5D;
    select_ln413_76_fu_3703_p3 <=
        max_bin_r_29_V when (icmp_ln895_29_fu_2748_p2(0) = '1') else
        max_bin_r_93_V;
    select_ln413_77_fu_3711_p3 <=
        max_bin_count_29_V when (icmp_ln895_29_fu_2748_p2(0) = '1') else
        max_bin_count_93_V;
    select_ln413_78_fu_5180_p3 <=
        ap_const_lv7_1E when (icmp_ln895_30_reg_6404(0) = '1') else
        ap_const_lv7_5E;
    select_ln413_79_fu_3720_p3 <=
        max_bin_r_30_V when (icmp_ln895_30_fu_2754_p2(0) = '1') else
        max_bin_r_94_V;
    select_ln413_7_fu_3312_p3 <=
        max_bin_r_6_V when (icmp_ln895_64_fu_2610_p2(0) = '1') else
        max_bin_r_70_V;
    select_ln413_80_fu_3728_p3 <=
        max_bin_count_30_V when (icmp_ln895_30_fu_2754_p2(0) = '1') else
        max_bin_count_94_V;
    select_ln413_81_fu_5187_p3 <=
        ap_const_lv7_1F when (icmp_ln895_31_reg_6409(0) = '1') else
        ap_const_lv7_5F;
    select_ln413_82_fu_3737_p3 <=
        max_bin_r_31_V when (icmp_ln895_31_fu_2760_p2(0) = '1') else
        max_bin_r_95_V;
    select_ln413_83_fu_3745_p3 <=
        max_bin_count_31_V when (icmp_ln895_31_fu_2760_p2(0) = '1') else
        max_bin_count_95_V;
    select_ln413_84_fu_5194_p3 <=
        ap_const_lv7_20 when (icmp_ln895_32_reg_6414(0) = '1') else
        ap_const_lv7_60;
    select_ln413_85_fu_3754_p3 <=
        max_bin_r_32_V when (icmp_ln895_32_fu_2766_p2(0) = '1') else
        max_bin_r_96_V;
    select_ln413_86_fu_3762_p3 <=
        max_bin_count_32_V when (icmp_ln895_32_fu_2766_p2(0) = '1') else
        max_bin_count_96_V;
    select_ln413_87_fu_5201_p3 <=
        ap_const_lv7_21 when (icmp_ln895_33_reg_6419(0) = '1') else
        ap_const_lv7_61;
    select_ln413_88_fu_3771_p3 <=
        max_bin_r_33_V when (icmp_ln895_33_fu_2772_p2(0) = '1') else
        max_bin_r_97_V;
    select_ln413_89_fu_3779_p3 <=
        max_bin_count_33_V when (icmp_ln895_33_fu_2772_p2(0) = '1') else
        max_bin_count_97_V;
    select_ln413_8_fu_3320_p3 <=
        max_bin_count_6_V when (icmp_ln895_64_fu_2610_p2(0) = '1') else
        max_bin_count_70_V;
    select_ln413_90_fu_5208_p3 <=
        ap_const_lv7_22 when (icmp_ln895_34_reg_6424(0) = '1') else
        ap_const_lv7_62;
    select_ln413_91_fu_3788_p3 <=
        max_bin_r_34_V when (icmp_ln895_34_fu_2778_p2(0) = '1') else
        max_bin_r_98_V;
    select_ln413_92_fu_3796_p3 <=
        max_bin_count_34_V when (icmp_ln895_34_fu_2778_p2(0) = '1') else
        max_bin_count_98_V;
    select_ln413_93_fu_5215_p3 <=
        ap_const_lv7_23 when (icmp_ln895_35_reg_6429(0) = '1') else
        ap_const_lv7_63;
    select_ln413_94_fu_3805_p3 <=
        max_bin_r_35_V when (icmp_ln895_35_fu_2784_p2(0) = '1') else
        max_bin_r_99_V;
    select_ln413_95_fu_3813_p3 <=
        max_bin_count_35_V when (icmp_ln895_35_fu_2784_p2(0) = '1') else
        max_bin_count_99_V;
    select_ln413_96_fu_5222_p3 <=
        ap_const_lv7_24 when (icmp_ln895_36_reg_6434(0) = '1') else
        ap_const_lv7_64;
    select_ln413_97_fu_3822_p3 <=
        max_bin_r_36_V when (icmp_ln895_36_fu_2790_p2(0) = '1') else
        max_bin_r_100_V;
    select_ln413_98_fu_3830_p3 <=
        max_bin_count_36_V when (icmp_ln895_36_fu_2790_p2(0) = '1') else
        max_bin_count_100_V;
    select_ln413_99_fu_5229_p3 <=
        ap_const_lv7_25 when (icmp_ln895_37_reg_6439(0) = '1') else
        ap_const_lv7_65;
    select_ln413_9_fu_5019_p3 <=
        ap_const_lv7_7 when (icmp_ln895_7_reg_6289(0) = '1') else
        ap_const_lv7_47;
    select_ln413_fu_4998_p3 <=
        ap_const_lv7_4 when (icmp_ln895_4_reg_6274(0) = '1') else
        ap_const_lv7_44;
    select_ln431_10_fu_4349_p3 <=
        select_ln413_190_fu_3261_p3 when (icmp_ln895_68_fu_2970_p2(0) = '1') else
        select_ln413_94_fu_3805_p3;
    select_ln431_11_fu_4357_p3 <=
        select_ln413_191_fu_3269_p3 when (icmp_ln895_68_fu_2970_p2(0) = '1') else
        select_ln413_95_fu_3813_p3;
    select_ln431_12_fu_5446_p3 <=
        select_ln413_fu_4998_p3 when (icmp_ln895_69_reg_6614(0) = '1') else
        select_ln413_96_fu_5222_p3;
    select_ln431_13_fu_4366_p3 <=
        select_ln413_1_fu_3278_p3 when (icmp_ln895_69_fu_2974_p2(0) = '1') else
        select_ln413_97_fu_3822_p3;
    select_ln431_14_fu_4374_p3 <=
        select_ln413_2_fu_3286_p3 when (icmp_ln895_69_fu_2974_p2(0) = '1') else
        select_ln413_98_fu_3830_p3;
    select_ln431_15_fu_5453_p3 <=
        select_ln413_3_fu_5005_p3 when (icmp_ln895_70_reg_6624(0) = '1') else
        select_ln413_99_fu_5229_p3;
    select_ln431_16_fu_4383_p3 <=
        select_ln413_4_fu_3295_p3 when (icmp_ln895_70_fu_2978_p2(0) = '1') else
        select_ln413_100_fu_3839_p3;
    select_ln431_17_fu_4391_p3 <=
        select_ln413_5_fu_3303_p3 when (icmp_ln895_70_fu_2978_p2(0) = '1') else
        select_ln413_101_fu_3847_p3;
    select_ln431_18_fu_5460_p3 <=
        select_ln413_6_fu_5012_p3 when (icmp_ln895_71_reg_6634(0) = '1') else
        select_ln413_102_fu_5236_p3;
    select_ln431_19_fu_4400_p3 <=
        select_ln413_7_fu_3312_p3 when (icmp_ln895_71_fu_2982_p2(0) = '1') else
        select_ln413_103_fu_3856_p3;
    select_ln431_1_fu_4298_p3 <=
        select_ln413_181_fu_3210_p3 when (icmp_ln895_65_fu_2958_p2(0) = '1') else
        select_ln413_85_fu_3754_p3;
    select_ln431_20_fu_4408_p3 <=
        select_ln413_8_fu_3320_p3 when (icmp_ln895_71_fu_2982_p2(0) = '1') else
        select_ln413_104_fu_3864_p3;
    select_ln431_21_fu_5467_p3 <=
        select_ln413_9_fu_5019_p3 when (icmp_ln895_72_reg_6644(0) = '1') else
        select_ln413_105_fu_5243_p3;
    select_ln431_22_fu_4417_p3 <=
        select_ln413_10_fu_3329_p3 when (icmp_ln895_72_fu_2986_p2(0) = '1') else
        select_ln413_106_fu_3873_p3;
    select_ln431_23_fu_4425_p3 <=
        select_ln413_11_fu_3337_p3 when (icmp_ln895_72_fu_2986_p2(0) = '1') else
        select_ln413_107_fu_3881_p3;
    select_ln431_24_fu_5474_p3 <=
        select_ln413_12_fu_5026_p3 when (icmp_ln895_73_reg_6654(0) = '1') else
        select_ln413_108_fu_5250_p3;
    select_ln431_25_fu_4434_p3 <=
        select_ln413_13_fu_3346_p3 when (icmp_ln895_73_fu_2990_p2(0) = '1') else
        select_ln413_109_fu_3890_p3;
    select_ln431_26_fu_4442_p3 <=
        select_ln413_14_fu_3354_p3 when (icmp_ln895_73_fu_2990_p2(0) = '1') else
        select_ln413_110_fu_3898_p3;
    select_ln431_27_fu_5481_p3 <=
        select_ln413_15_fu_5033_p3 when (icmp_ln895_74_reg_6664(0) = '1') else
        select_ln413_111_fu_5257_p3;
    select_ln431_28_fu_4451_p3 <=
        select_ln413_16_fu_3363_p3 when (icmp_ln895_74_fu_2994_p2(0) = '1') else
        select_ln413_112_fu_3907_p3;
    select_ln431_29_fu_4459_p3 <=
        select_ln413_17_fu_3371_p3 when (icmp_ln895_74_fu_2994_p2(0) = '1') else
        select_ln413_113_fu_3915_p3;
    select_ln431_2_fu_4306_p3 <=
        select_ln413_182_fu_3218_p3 when (icmp_ln895_65_fu_2958_p2(0) = '1') else
        select_ln413_86_fu_3762_p3;
    select_ln431_30_fu_5488_p3 <=
        select_ln413_18_fu_5040_p3 when (icmp_ln895_75_reg_6674(0) = '1') else
        select_ln413_114_fu_5264_p3;
    select_ln431_31_fu_4468_p3 <=
        select_ln413_19_fu_3380_p3 when (icmp_ln895_75_fu_2998_p2(0) = '1') else
        select_ln413_115_fu_3924_p3;
    select_ln431_32_fu_4476_p3 <=
        select_ln413_20_fu_3388_p3 when (icmp_ln895_75_fu_2998_p2(0) = '1') else
        select_ln413_116_fu_3932_p3;
    select_ln431_33_fu_5495_p3 <=
        select_ln413_21_fu_5047_p3 when (icmp_ln895_76_reg_6684(0) = '1') else
        select_ln413_117_fu_5271_p3;
    select_ln431_34_fu_4485_p3 <=
        select_ln413_22_fu_3397_p3 when (icmp_ln895_76_fu_3002_p2(0) = '1') else
        select_ln413_118_fu_3941_p3;
    select_ln431_35_fu_4493_p3 <=
        select_ln413_23_fu_3405_p3 when (icmp_ln895_76_fu_3002_p2(0) = '1') else
        select_ln413_119_fu_3949_p3;
    select_ln431_36_fu_5502_p3 <=
        select_ln413_24_fu_5054_p3 when (icmp_ln895_77_reg_6694(0) = '1') else
        select_ln413_120_fu_5278_p3;
    select_ln431_37_fu_4502_p3 <=
        select_ln413_25_fu_3414_p3 when (icmp_ln895_77_fu_3006_p2(0) = '1') else
        select_ln413_121_fu_3958_p3;
    select_ln431_38_fu_4510_p3 <=
        select_ln413_26_fu_3422_p3 when (icmp_ln895_77_fu_3006_p2(0) = '1') else
        select_ln413_122_fu_3966_p3;
    select_ln431_39_fu_5509_p3 <=
        select_ln413_27_fu_5061_p3 when (icmp_ln895_78_reg_6704(0) = '1') else
        select_ln413_123_fu_5285_p3;
    select_ln431_3_fu_5425_p3 <=
        select_ln413_183_fu_4977_p3 when (icmp_ln895_66_reg_6584(0) = '1') else
        select_ln413_87_fu_5201_p3;
    select_ln431_40_fu_4519_p3 <=
        select_ln413_28_fu_3431_p3 when (icmp_ln895_78_fu_3010_p2(0) = '1') else
        select_ln413_124_fu_3975_p3;
    select_ln431_41_fu_4527_p3 <=
        select_ln413_29_fu_3439_p3 when (icmp_ln895_78_fu_3010_p2(0) = '1') else
        select_ln413_125_fu_3983_p3;
    select_ln431_42_fu_5516_p3 <=
        select_ln413_30_fu_5068_p3 when (icmp_ln895_79_reg_6714(0) = '1') else
        select_ln413_126_fu_5292_p3;
    select_ln431_43_fu_4536_p3 <=
        select_ln413_31_fu_3448_p3 when (icmp_ln895_79_fu_3014_p2(0) = '1') else
        select_ln413_127_fu_3992_p3;
    select_ln431_44_fu_4544_p3 <=
        select_ln413_32_fu_3456_p3 when (icmp_ln895_79_fu_3014_p2(0) = '1') else
        select_ln413_128_fu_4000_p3;
    select_ln431_45_fu_5523_p3 <=
        select_ln413_33_fu_5075_p3 when (icmp_ln895_80_reg_6724(0) = '1') else
        select_ln413_129_fu_5299_p3;
    select_ln431_46_fu_4553_p3 <=
        select_ln413_34_fu_3465_p3 when (icmp_ln895_80_fu_3018_p2(0) = '1') else
        select_ln413_130_fu_4009_p3;
    select_ln431_47_fu_4561_p3 <=
        select_ln413_35_fu_3473_p3 when (icmp_ln895_80_fu_3018_p2(0) = '1') else
        select_ln413_131_fu_4017_p3;
    select_ln431_48_fu_5530_p3 <=
        select_ln413_36_fu_5082_p3 when (icmp_ln895_81_reg_6734(0) = '1') else
        select_ln413_132_fu_5306_p3;
    select_ln431_49_fu_4570_p3 <=
        select_ln413_37_fu_3482_p3 when (icmp_ln895_81_fu_3022_p2(0) = '1') else
        select_ln413_133_fu_4026_p3;
    select_ln431_4_fu_4315_p3 <=
        select_ln413_184_fu_3227_p3 when (icmp_ln895_66_fu_2962_p2(0) = '1') else
        select_ln413_88_fu_3771_p3;
    select_ln431_50_fu_4578_p3 <=
        select_ln413_38_fu_3490_p3 when (icmp_ln895_81_fu_3022_p2(0) = '1') else
        select_ln413_134_fu_4034_p3;
    select_ln431_51_fu_5537_p3 <=
        select_ln413_39_fu_5089_p3 when (icmp_ln895_82_reg_6744(0) = '1') else
        select_ln413_135_fu_5313_p3;
    select_ln431_52_fu_4587_p3 <=
        select_ln413_40_fu_3499_p3 when (icmp_ln895_82_fu_3026_p2(0) = '1') else
        select_ln413_136_fu_4043_p3;
    select_ln431_53_fu_4595_p3 <=
        select_ln413_41_fu_3507_p3 when (icmp_ln895_82_fu_3026_p2(0) = '1') else
        select_ln413_137_fu_4051_p3;
    select_ln431_54_fu_5544_p3 <=
        select_ln413_42_fu_5096_p3 when (icmp_ln895_83_reg_6754(0) = '1') else
        select_ln413_138_fu_5320_p3;
    select_ln431_55_fu_4604_p3 <=
        select_ln413_43_fu_3516_p3 when (icmp_ln895_83_fu_3030_p2(0) = '1') else
        select_ln413_139_fu_4060_p3;
    select_ln431_56_fu_4612_p3 <=
        select_ln413_44_fu_3524_p3 when (icmp_ln895_83_fu_3030_p2(0) = '1') else
        select_ln413_140_fu_4068_p3;
    select_ln431_57_fu_5551_p3 <=
        select_ln413_45_fu_5103_p3 when (icmp_ln895_84_reg_6764(0) = '1') else
        select_ln413_141_fu_5327_p3;
    select_ln431_58_fu_4621_p3 <=
        select_ln413_46_fu_3533_p3 when (icmp_ln895_84_fu_3034_p2(0) = '1') else
        select_ln413_142_fu_4077_p3;
    select_ln431_59_fu_4629_p3 <=
        select_ln413_47_fu_3541_p3 when (icmp_ln895_84_fu_3034_p2(0) = '1') else
        select_ln413_143_fu_4085_p3;
    select_ln431_5_fu_4323_p3 <=
        select_ln413_185_fu_3235_p3 when (icmp_ln895_66_fu_2962_p2(0) = '1') else
        select_ln413_89_fu_3779_p3;
    select_ln431_60_fu_5558_p3 <=
        select_ln413_48_fu_5110_p3 when (icmp_ln895_85_reg_6774(0) = '1') else
        select_ln413_144_fu_5334_p3;
    select_ln431_61_fu_4638_p3 <=
        select_ln413_49_fu_3550_p3 when (icmp_ln895_85_fu_3038_p2(0) = '1') else
        select_ln413_145_fu_4094_p3;
    select_ln431_62_fu_4646_p3 <=
        select_ln413_50_fu_3558_p3 when (icmp_ln895_85_fu_3038_p2(0) = '1') else
        select_ln413_146_fu_4102_p3;
    select_ln431_63_fu_5565_p3 <=
        select_ln413_51_fu_5117_p3 when (icmp_ln895_86_reg_6784(0) = '1') else
        select_ln413_147_fu_5341_p3;
    select_ln431_64_fu_4655_p3 <=
        select_ln413_52_fu_3567_p3 when (icmp_ln895_86_fu_3042_p2(0) = '1') else
        select_ln413_148_fu_4111_p3;
    select_ln431_65_fu_4663_p3 <=
        select_ln413_53_fu_3575_p3 when (icmp_ln895_86_fu_3042_p2(0) = '1') else
        select_ln413_149_fu_4119_p3;
    select_ln431_66_fu_5572_p3 <=
        select_ln413_54_fu_5124_p3 when (icmp_ln895_87_reg_6794(0) = '1') else
        select_ln413_150_fu_5348_p3;
    select_ln431_67_fu_4672_p3 <=
        select_ln413_55_fu_3584_p3 when (icmp_ln895_87_fu_3046_p2(0) = '1') else
        select_ln413_151_fu_4128_p3;
    select_ln431_68_fu_4680_p3 <=
        select_ln413_56_fu_3592_p3 when (icmp_ln895_87_fu_3046_p2(0) = '1') else
        select_ln413_152_fu_4136_p3;
    select_ln431_69_fu_5579_p3 <=
        select_ln413_57_fu_5131_p3 when (icmp_ln895_88_reg_6804(0) = '1') else
        select_ln413_153_fu_5355_p3;
    select_ln431_6_fu_5432_p3 <=
        select_ln413_186_fu_4984_p3 when (icmp_ln895_67_reg_6594(0) = '1') else
        select_ln413_90_fu_5208_p3;
    select_ln431_70_fu_4689_p3 <=
        select_ln413_58_fu_3601_p3 when (icmp_ln895_88_fu_3050_p2(0) = '1') else
        select_ln413_154_fu_4145_p3;
    select_ln431_71_fu_4697_p3 <=
        select_ln413_59_fu_3609_p3 when (icmp_ln895_88_fu_3050_p2(0) = '1') else
        select_ln413_155_fu_4153_p3;
    select_ln431_72_fu_5586_p3 <=
        select_ln413_60_fu_5138_p3 when (icmp_ln895_89_reg_6814(0) = '1') else
        select_ln413_156_fu_5362_p3;
    select_ln431_73_fu_4706_p3 <=
        select_ln413_61_fu_3618_p3 when (icmp_ln895_89_fu_3054_p2(0) = '1') else
        select_ln413_157_fu_4162_p3;
    select_ln431_74_fu_4714_p3 <=
        select_ln413_62_fu_3626_p3 when (icmp_ln895_89_fu_3054_p2(0) = '1') else
        select_ln413_158_fu_4170_p3;
    select_ln431_75_fu_5593_p3 <=
        select_ln413_63_fu_5145_p3 when (icmp_ln895_90_reg_6824(0) = '1') else
        select_ln413_159_fu_5369_p3;
    select_ln431_76_fu_4723_p3 <=
        select_ln413_64_fu_3635_p3 when (icmp_ln895_90_fu_3058_p2(0) = '1') else
        select_ln413_160_fu_4179_p3;
    select_ln431_77_fu_4731_p3 <=
        select_ln413_65_fu_3643_p3 when (icmp_ln895_90_fu_3058_p2(0) = '1') else
        select_ln413_161_fu_4187_p3;
    select_ln431_78_fu_5600_p3 <=
        select_ln413_66_fu_5152_p3 when (icmp_ln895_91_reg_6834(0) = '1') else
        select_ln413_162_fu_5376_p3;
    select_ln431_79_fu_4740_p3 <=
        select_ln413_67_fu_3652_p3 when (icmp_ln895_91_fu_3062_p2(0) = '1') else
        select_ln413_163_fu_4196_p3;
    select_ln431_7_fu_4332_p3 <=
        select_ln413_187_fu_3244_p3 when (icmp_ln895_67_fu_2966_p2(0) = '1') else
        select_ln413_91_fu_3788_p3;
    select_ln431_80_fu_4748_p3 <=
        select_ln413_68_fu_3660_p3 when (icmp_ln895_91_fu_3062_p2(0) = '1') else
        select_ln413_164_fu_4204_p3;
    select_ln431_81_fu_5607_p3 <=
        select_ln413_69_fu_5159_p3 when (icmp_ln895_92_reg_6844(0) = '1') else
        select_ln413_165_fu_5383_p3;
    select_ln431_82_fu_4757_p3 <=
        select_ln413_70_fu_3669_p3 when (icmp_ln895_92_fu_3066_p2(0) = '1') else
        select_ln413_166_fu_4213_p3;
    select_ln431_83_fu_4765_p3 <=
        select_ln413_71_fu_3677_p3 when (icmp_ln895_92_fu_3066_p2(0) = '1') else
        select_ln413_167_fu_4221_p3;
    select_ln431_84_fu_5614_p3 <=
        select_ln413_72_fu_5166_p3 when (icmp_ln895_93_reg_6854(0) = '1') else
        select_ln413_168_fu_5390_p3;
    select_ln431_85_fu_4774_p3 <=
        select_ln413_73_fu_3686_p3 when (icmp_ln895_93_fu_3070_p2(0) = '1') else
        select_ln413_169_fu_4230_p3;
    select_ln431_86_fu_4782_p3 <=
        select_ln413_74_fu_3694_p3 when (icmp_ln895_93_fu_3070_p2(0) = '1') else
        select_ln413_170_fu_4238_p3;
    select_ln431_87_fu_5621_p3 <=
        select_ln413_75_fu_5173_p3 when (icmp_ln895_94_reg_6864(0) = '1') else
        select_ln413_171_fu_5397_p3;
    select_ln431_88_fu_4791_p3 <=
        select_ln413_76_fu_3703_p3 when (icmp_ln895_94_fu_3074_p2(0) = '1') else
        select_ln413_172_fu_4247_p3;
    select_ln431_89_fu_4799_p3 <=
        select_ln413_77_fu_3711_p3 when (icmp_ln895_94_fu_3074_p2(0) = '1') else
        select_ln413_173_fu_4255_p3;
    select_ln431_8_fu_4340_p3 <=
        select_ln413_188_fu_3252_p3 when (icmp_ln895_67_fu_2966_p2(0) = '1') else
        select_ln413_92_fu_3796_p3;
    select_ln431_90_fu_5628_p3 <=
        select_ln413_78_fu_5180_p3 when (icmp_ln895_95_reg_6874(0) = '1') else
        select_ln413_174_fu_5404_p3;
    select_ln431_91_fu_4808_p3 <=
        select_ln413_79_fu_3720_p3 when (icmp_ln895_95_fu_3078_p2(0) = '1') else
        select_ln413_175_fu_4264_p3;
    select_ln431_92_fu_4816_p3 <=
        select_ln413_80_fu_3728_p3 when (icmp_ln895_95_fu_3078_p2(0) = '1') else
        select_ln413_176_fu_4272_p3;
    select_ln431_93_fu_5635_p3 <=
        select_ln413_81_fu_5187_p3 when (icmp_ln895_96_reg_6884(0) = '1') else
        select_ln413_177_fu_5411_p3;
    select_ln431_94_fu_4825_p3 <=
        select_ln413_82_fu_3737_p3 when (icmp_ln895_96_fu_3082_p2(0) = '1') else
        select_ln413_178_fu_4281_p3;
    select_ln431_95_fu_4833_p3 <=
        select_ln413_83_fu_3745_p3 when (icmp_ln895_96_fu_3082_p2(0) = '1') else
        select_ln413_179_fu_4289_p3;
    select_ln431_9_fu_5439_p3 <=
        select_ln413_189_fu_4991_p3 when (icmp_ln895_68_reg_6604(0) = '1') else
        select_ln413_93_fu_5215_p3;
    select_ln431_fu_5418_p3 <=
        select_ln413_180_fu_4970_p3 when (icmp_ln895_65_reg_6574(0) = '1') else
        select_ln413_84_fu_5194_p3;
    select_ln449_10_fu_5685_p3 <=
        select_ln431_10_reg_6609 when (icmp_ln895_100_reg_6930(0) = '1') else
        select_ln431_58_reg_6769;
    select_ln449_11_fu_4866_p3 <=
        select_ln431_11_fu_4357_p3 when (icmp_ln895_100_fu_3098_p2(0) = '1') else
        select_ln431_59_fu_4629_p3;
    select_ln449_12_fu_5690_p3 <=
        select_ln431_12_fu_5446_p3 when (icmp_ln895_101_reg_6942(0) = '1') else
        select_ln431_60_fu_5558_p3;
    select_ln449_13_fu_5697_p3 <=
        select_ln431_13_reg_6619 when (icmp_ln895_101_reg_6942(0) = '1') else
        select_ln431_61_reg_6779;
    select_ln449_14_fu_4874_p3 <=
        select_ln431_14_fu_4374_p3 when (icmp_ln895_101_fu_3102_p2(0) = '1') else
        select_ln431_62_fu_4646_p3;
    select_ln449_15_fu_5702_p3 <=
        select_ln431_15_fu_5453_p3 when (icmp_ln895_102_reg_6954(0) = '1') else
        select_ln431_63_fu_5565_p3;
    select_ln449_16_fu_5709_p3 <=
        select_ln431_16_reg_6629 when (icmp_ln895_102_reg_6954(0) = '1') else
        select_ln431_64_reg_6789;
    select_ln449_17_fu_4882_p3 <=
        select_ln431_17_fu_4391_p3 when (icmp_ln895_102_fu_3106_p2(0) = '1') else
        select_ln431_65_fu_4663_p3;
    select_ln449_18_fu_5714_p3 <=
        select_ln431_18_fu_5460_p3 when (icmp_ln895_103_reg_6966(0) = '1') else
        select_ln431_66_fu_5572_p3;
    select_ln449_19_fu_5721_p3 <=
        select_ln431_19_reg_6639 when (icmp_ln895_103_reg_6966(0) = '1') else
        select_ln431_67_reg_6799;
    select_ln449_1_fu_5649_p3 <=
        select_ln431_1_reg_6579 when (icmp_ln895_97_reg_6894(0) = '1') else
        select_ln431_49_reg_6739;
    select_ln449_20_fu_4890_p3 <=
        select_ln431_20_fu_4408_p3 when (icmp_ln895_103_fu_3110_p2(0) = '1') else
        select_ln431_68_fu_4680_p3;
    select_ln449_21_fu_5726_p3 <=
        select_ln431_21_fu_5467_p3 when (icmp_ln895_104_reg_6978(0) = '1') else
        select_ln431_69_fu_5579_p3;
    select_ln449_22_fu_5733_p3 <=
        select_ln431_22_reg_6649 when (icmp_ln895_104_reg_6978(0) = '1') else
        select_ln431_70_reg_6809;
    select_ln449_23_fu_4898_p3 <=
        select_ln431_23_fu_4425_p3 when (icmp_ln895_104_fu_3114_p2(0) = '1') else
        select_ln431_71_fu_4697_p3;
    select_ln449_24_fu_5738_p3 <=
        select_ln431_24_fu_5474_p3 when (icmp_ln895_105_reg_6990(0) = '1') else
        select_ln431_72_fu_5586_p3;
    select_ln449_25_fu_5745_p3 <=
        select_ln431_25_reg_6659 when (icmp_ln895_105_reg_6990(0) = '1') else
        select_ln431_73_reg_6819;
    select_ln449_26_fu_4906_p3 <=
        select_ln431_26_fu_4442_p3 when (icmp_ln895_105_fu_3118_p2(0) = '1') else
        select_ln431_74_fu_4714_p3;
    select_ln449_27_fu_5750_p3 <=
        select_ln431_27_fu_5481_p3 when (icmp_ln895_106_reg_7002(0) = '1') else
        select_ln431_75_fu_5593_p3;
    select_ln449_28_fu_5757_p3 <=
        select_ln431_28_reg_6669 when (icmp_ln895_106_reg_7002(0) = '1') else
        select_ln431_76_reg_6829;
    select_ln449_29_fu_4914_p3 <=
        select_ln431_29_fu_4459_p3 when (icmp_ln895_106_fu_3122_p2(0) = '1') else
        select_ln431_77_fu_4731_p3;
    select_ln449_2_fu_4842_p3 <=
        select_ln431_2_fu_4306_p3 when (icmp_ln895_97_fu_3086_p2(0) = '1') else
        select_ln431_50_fu_4578_p3;
    select_ln449_30_fu_5762_p3 <=
        select_ln431_30_fu_5488_p3 when (icmp_ln895_107_reg_7014(0) = '1') else
        select_ln431_78_fu_5600_p3;
    select_ln449_31_fu_5769_p3 <=
        select_ln431_31_reg_6679 when (icmp_ln895_107_reg_7014(0) = '1') else
        select_ln431_79_reg_6839;
    select_ln449_32_fu_4922_p3 <=
        select_ln431_32_fu_4476_p3 when (icmp_ln895_107_fu_3126_p2(0) = '1') else
        select_ln431_80_fu_4748_p3;
    select_ln449_33_fu_5774_p3 <=
        select_ln431_33_fu_5495_p3 when (icmp_ln895_108_reg_7026(0) = '1') else
        select_ln431_81_fu_5607_p3;
    select_ln449_34_fu_5781_p3 <=
        select_ln431_34_reg_6689 when (icmp_ln895_108_reg_7026(0) = '1') else
        select_ln431_82_reg_6849;
    select_ln449_35_fu_4930_p3 <=
        select_ln431_35_fu_4493_p3 when (icmp_ln895_108_fu_3130_p2(0) = '1') else
        select_ln431_83_fu_4765_p3;
    select_ln449_36_fu_5786_p3 <=
        select_ln431_36_fu_5502_p3 when (icmp_ln895_109_reg_7038(0) = '1') else
        select_ln431_84_fu_5614_p3;
    select_ln449_37_fu_5793_p3 <=
        select_ln431_37_reg_6699 when (icmp_ln895_109_reg_7038(0) = '1') else
        select_ln431_85_reg_6859;
    select_ln449_38_fu_4938_p3 <=
        select_ln431_38_fu_4510_p3 when (icmp_ln895_109_fu_3134_p2(0) = '1') else
        select_ln431_86_fu_4782_p3;
    select_ln449_39_fu_5798_p3 <=
        select_ln431_39_fu_5509_p3 when (icmp_ln895_110_reg_7050(0) = '1') else
        select_ln431_87_fu_5621_p3;
    select_ln449_3_fu_5654_p3 <=
        select_ln431_3_fu_5425_p3 when (icmp_ln895_98_reg_6906(0) = '1') else
        select_ln431_51_fu_5537_p3;
    select_ln449_40_fu_5805_p3 <=
        select_ln431_40_reg_6709 when (icmp_ln895_110_reg_7050(0) = '1') else
        select_ln431_88_reg_6869;
    select_ln449_41_fu_4946_p3 <=
        select_ln431_41_fu_4527_p3 when (icmp_ln895_110_fu_3138_p2(0) = '1') else
        select_ln431_89_fu_4799_p3;
    select_ln449_42_fu_5810_p3 <=
        select_ln431_42_fu_5516_p3 when (icmp_ln895_111_reg_7062(0) = '1') else
        select_ln431_90_fu_5628_p3;
    select_ln449_43_fu_5817_p3 <=
        select_ln431_43_reg_6719 when (icmp_ln895_111_reg_7062(0) = '1') else
        select_ln431_91_reg_6879;
    select_ln449_44_fu_4954_p3 <=
        select_ln431_44_fu_4544_p3 when (icmp_ln895_111_fu_3142_p2(0) = '1') else
        select_ln431_92_fu_4816_p3;
    select_ln449_45_fu_5822_p3 <=
        select_ln431_45_fu_5523_p3 when (icmp_ln895_112_reg_7074(0) = '1') else
        select_ln431_93_fu_5635_p3;
    select_ln449_46_fu_5829_p3 <=
        select_ln431_46_reg_6729 when (icmp_ln895_112_reg_7074(0) = '1') else
        select_ln431_94_reg_6889;
    select_ln449_47_fu_4962_p3 <=
        select_ln431_47_fu_4561_p3 when (icmp_ln895_112_fu_3146_p2(0) = '1') else
        select_ln431_95_fu_4833_p3;
    select_ln449_4_fu_5661_p3 <=
        select_ln431_4_reg_6589 when (icmp_ln895_98_reg_6906(0) = '1') else
        select_ln431_52_reg_6749;
    select_ln449_5_fu_4850_p3 <=
        select_ln431_5_fu_4323_p3 when (icmp_ln895_98_fu_3090_p2(0) = '1') else
        select_ln431_53_fu_4595_p3;
    select_ln449_6_fu_5666_p3 <=
        select_ln431_6_fu_5432_p3 when (icmp_ln895_99_reg_6918(0) = '1') else
        select_ln431_54_fu_5544_p3;
    select_ln449_7_fu_5673_p3 <=
        select_ln431_7_reg_6599 when (icmp_ln895_99_reg_6918(0) = '1') else
        select_ln431_55_reg_6759;
    select_ln449_8_fu_4858_p3 <=
        select_ln431_8_fu_4340_p3 when (icmp_ln895_99_fu_3094_p2(0) = '1') else
        select_ln431_56_fu_4612_p3;
    select_ln449_9_fu_5678_p3 <=
        select_ln431_9_fu_5439_p3 when (icmp_ln895_100_reg_6930(0) = '1') else
        select_ln431_57_fu_5551_p3;
    select_ln449_fu_5642_p3 <=
        select_ln431_fu_5418_p3 when (icmp_ln895_97_reg_6894(0) = '1') else
        select_ln431_48_fu_5530_p3;
    select_ln467_10_fu_5911_p3 <=
        select_ln449_10_fu_5685_p3 when (icmp_ln895_116_fu_3162_p2(0) = '1') else
        select_ln449_34_fu_5781_p3;
    select_ln467_11_fu_5919_p3 <=
        select_ln449_11_reg_6936 when (icmp_ln895_116_fu_3162_p2(0) = '1') else
        select_ln449_35_reg_7032;
    select_ln467_12_fu_5926_p3 <=
        select_ln449_12_fu_5690_p3 when (icmp_ln895_117_fu_3166_p2(0) = '1') else
        select_ln449_36_fu_5786_p3;
    select_ln467_13_fu_5934_p3 <=
        select_ln449_13_fu_5697_p3 when (icmp_ln895_117_fu_3166_p2(0) = '1') else
        select_ln449_37_fu_5793_p3;
    select_ln467_14_fu_5942_p3 <=
        select_ln449_14_reg_6948 when (icmp_ln895_117_fu_3166_p2(0) = '1') else
        select_ln449_38_reg_7044;
    select_ln467_15_fu_5949_p3 <=
        select_ln449_15_fu_5702_p3 when (icmp_ln895_118_fu_3170_p2(0) = '1') else
        select_ln449_39_fu_5798_p3;
    select_ln467_16_fu_5957_p3 <=
        select_ln449_16_fu_5709_p3 when (icmp_ln895_118_fu_3170_p2(0) = '1') else
        select_ln449_40_fu_5805_p3;
    select_ln467_17_fu_5965_p3 <=
        select_ln449_17_reg_6960 when (icmp_ln895_118_fu_3170_p2(0) = '1') else
        select_ln449_41_reg_7056;
    select_ln467_18_fu_5972_p3 <=
        select_ln449_18_fu_5714_p3 when (icmp_ln895_119_fu_3174_p2(0) = '1') else
        select_ln449_42_fu_5810_p3;
    select_ln467_19_fu_5980_p3 <=
        select_ln449_19_fu_5721_p3 when (icmp_ln895_119_fu_3174_p2(0) = '1') else
        select_ln449_43_fu_5817_p3;
    select_ln467_1_fu_5842_p3 <=
        select_ln449_1_fu_5649_p3 when (icmp_ln895_113_fu_3150_p2(0) = '1') else
        select_ln449_25_fu_5745_p3;
    select_ln467_20_fu_5988_p3 <=
        select_ln449_20_reg_6972 when (icmp_ln895_119_fu_3174_p2(0) = '1') else
        select_ln449_44_reg_7068;
    select_ln467_21_fu_5995_p3 <=
        select_ln449_21_fu_5726_p3 when (icmp_ln895_120_fu_3178_p2(0) = '1') else
        select_ln449_45_fu_5822_p3;
    select_ln467_22_fu_6003_p3 <=
        select_ln449_22_fu_5733_p3 when (icmp_ln895_120_fu_3178_p2(0) = '1') else
        select_ln449_46_fu_5829_p3;
    select_ln467_23_fu_6011_p3 <=
        select_ln449_23_reg_6984 when (icmp_ln895_120_fu_3178_p2(0) = '1') else
        select_ln449_47_reg_7080;
    select_ln467_2_fu_5850_p3 <=
        select_ln449_2_reg_6900 when (icmp_ln895_113_fu_3150_p2(0) = '1') else
        select_ln449_26_reg_6996;
    select_ln467_3_fu_5857_p3 <=
        select_ln449_3_fu_5654_p3 when (icmp_ln895_114_fu_3154_p2(0) = '1') else
        select_ln449_27_fu_5750_p3;
    select_ln467_4_fu_5865_p3 <=
        select_ln449_4_fu_5661_p3 when (icmp_ln895_114_fu_3154_p2(0) = '1') else
        select_ln449_28_fu_5757_p3;
    select_ln467_5_fu_5873_p3 <=
        select_ln449_5_reg_6912 when (icmp_ln895_114_fu_3154_p2(0) = '1') else
        select_ln449_29_reg_7008;
    select_ln467_6_fu_5880_p3 <=
        select_ln449_6_fu_5666_p3 when (icmp_ln895_115_fu_3158_p2(0) = '1') else
        select_ln449_30_fu_5762_p3;
    select_ln467_7_fu_5888_p3 <=
        select_ln449_7_fu_5673_p3 when (icmp_ln895_115_fu_3158_p2(0) = '1') else
        select_ln449_31_fu_5769_p3;
    select_ln467_8_fu_5896_p3 <=
        select_ln449_8_reg_6924 when (icmp_ln895_115_fu_3158_p2(0) = '1') else
        select_ln449_32_reg_7020;
    select_ln467_9_fu_5903_p3 <=
        select_ln449_9_fu_5678_p3 when (icmp_ln895_116_fu_3162_p2(0) = '1') else
        select_ln449_33_fu_5774_p3;
    select_ln467_fu_5834_p3 <=
        select_ln449_fu_5642_p3 when (icmp_ln895_113_fu_3150_p2(0) = '1') else
        select_ln449_24_fu_5738_p3;
    select_ln485_10_fu_6085_p3 <=
        select_ln467_10_fu_5911_p3 when (icmp_ln895_124_fu_3194_p2(0) = '1') else
        select_ln467_22_fu_6003_p3;
    select_ln485_11_fu_6093_p3 <=
        select_ln467_11_fu_5919_p3 when (icmp_ln895_124_fu_3194_p2(0) = '1') else
        select_ln467_23_fu_6011_p3;
    select_ln485_1_fu_6118_p3 <=
        select_ln467_1_reg_7086 when (icmp_ln895_121_reg_7106(0) = '1') else
        select_ln467_13_reg_7096;
    select_ln485_2_fu_6026_p3 <=
        select_ln467_2_fu_5850_p3 when (icmp_ln895_121_fu_3182_p2(0) = '1') else
        select_ln467_14_fu_5942_p3;
    select_ln485_3_fu_6035_p3 <=
        select_ln467_3_fu_5857_p3 when (icmp_ln895_122_fu_3186_p2(0) = '1') else
        select_ln467_15_fu_5949_p3;
    select_ln485_4_fu_6123_p3 <=
        select_ln467_4_reg_7091 when (icmp_ln895_122_reg_7116(0) = '1') else
        select_ln467_16_reg_7101;
    select_ln485_5_fu_6043_p3 <=
        select_ln467_5_fu_5873_p3 when (icmp_ln895_122_fu_3186_p2(0) = '1') else
        select_ln467_17_fu_5965_p3;
    select_ln485_6_fu_6052_p3 <=
        select_ln467_6_fu_5880_p3 when (icmp_ln895_123_fu_3190_p2(0) = '1') else
        select_ln467_18_fu_5972_p3;
    select_ln485_7_fu_6060_p3 <=
        select_ln467_7_fu_5888_p3 when (icmp_ln895_123_fu_3190_p2(0) = '1') else
        select_ln467_19_fu_5980_p3;
    select_ln485_8_fu_6068_p3 <=
        select_ln467_8_fu_5896_p3 when (icmp_ln895_123_fu_3190_p2(0) = '1') else
        select_ln467_20_fu_5988_p3;
    select_ln485_9_fu_6077_p3 <=
        select_ln467_9_fu_5903_p3 when (icmp_ln895_124_fu_3194_p2(0) = '1') else
        select_ln467_21_fu_5995_p3;
    select_ln485_fu_6018_p3 <=
        select_ln467_fu_5834_p3 when (icmp_ln895_121_fu_3182_p2(0) = '1') else
        select_ln467_12_fu_5926_p3;
        sext_ln703_fu_6206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_fu_6200_p2),13));

    shl_ln_fu_6220_p3 <= (tmp_V_reg_7181 & ap_const_lv5_0);
    t0_V_fu_6178_p3 <= (res_max_bin_theta_t_2_reg_7175 & ap_const_lv1_0);
    tmp_V_fu_6172_p2 <= std_logic_vector(unsigned(res_max_bin_r_t_V_2_fu_6164_p3) + unsigned(ap_const_lv7_1));
    zext_ln703_1_fu_6195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_6185_p2),14));
    zext_ln703_2_fu_6210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln703_fu_6206_p1),14));
    zext_ln703_fu_6191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_6185_p2),12));
    zext_ln708_fu_6233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_fu_6227_p2),22));
end behav;
