It&#8217;s particularly useful to be able to move the <SPAN class=cloze>[...]</SPAN>when your CPU is part of a multiprocessor system sharing the kseg0 memory but wants to have separate exception entry points from the other CPUs in the system.&#65288;The EBase register was introduced in Release 2 of the MIPS32/64 specification.&#65289;