/* Generated by Yosys 0.17+103 (git sha1 936972697, gcc 9.1.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:1" *)
module ram_true_dp_dc_512x32_post_synth(clkA, clkB, weA, weB, addrB, dinA, dinB, doutA, doutB, addrA);
  wire \$abc$590$auto$rtlil.cc:2367:LogicNot$63 ;
  wire \$abc$590$auto$rtlil.cc:2367:LogicNot$98 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_bram.cc:844:replace_memory$100 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_bram.cc:844:replace_memory$99 ;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:3" *)
  input [8:0] addrA;
  wire [8:0] addrA;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:3" *)
  input [8:0] addrB;
  wire [8:0] addrB;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:2" *)
  input clkA;
  wire clkA;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:2" *)
  input clkB;
  wire clkB;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:4" *)
  input [31:0] dinA;
  wire [31:0] dinA;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:4" *)
  input [31:0] dinB;
  wire [31:0] dinB;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:5" *)
  output [31:0] doutA;
  wire [31:0] doutA;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:5" *)
  output [31:0] doutB;
  wire [31:0] doutB;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:2" *)
  input weA;
  wire weA;
  (* src = "/home/users/abdulhameed.akram/Documents/Compiler_validation_team/Compiler_Validation/RTL_testcases/Memory_Designs/True_dual_port_rams/ram_true_dp_dc_512x32/rtl/ram_true_dp_dc_512x32.v:2" *)
  input weB;
  wire weB;
  \$lut  \$abc$766$auto$blifparse.cc:515:parse_blif$767  (
    .A(weB),
    .Y(\$abc$590$auto$rtlil.cc:2367:LogicNot$98 )
  );
  defparam \$abc$766$auto$blifparse.cc:515:parse_blif$767 .LUT = 2'h1;
  defparam \$abc$766$auto$blifparse.cc:515:parse_blif$767 .WIDTH = 32'h00000001;
  \$lut  \$abc$766$auto$blifparse.cc:515:parse_blif$768  (
    .A(weA),
    .Y(\$abc$590$auto$rtlil.cc:2367:LogicNot$63 )
  );
  defparam \$abc$766$auto$blifparse.cc:515:parse_blif$768 .LUT = 2'h1;
  defparam \$abc$766$auto$blifparse.cc:515:parse_blif$768 .WIDTH = 32'h00000001;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/users/eda_tools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:132.9-166.3" *)
  TDP36K \ram.0.0.0  (
    .ADDR_A1_i({ 1'h0, addrA, 5'h00 }),
    .ADDR_A2_i({ addrA, 5'h00 }),
    .ADDR_B1_i({ 1'h0, addrB, 5'h00 }),
    .ADDR_B2_i({ addrB, 5'h00 }),
    .BE_A1_i({ weA, weA }),
    .BE_A2_i({ weA, weA }),
    .BE_B1_i({ weB, weB }),
    .BE_B2_i({ weB, weB }),
    .CLK_A1_i(clkA),
    .CLK_A2_i(clkA),
    .CLK_B1_i(clkB),
    .CLK_B2_i(clkB),
    .FLUSH1_i(1'h0),
    .FLUSH2_i(1'h0),
    .RDATA_A1_o(doutA[17:0]),
    .RDATA_A2_o({ \$auto$memory_bram.cc:844:replace_memory$99 [35:32], doutA[31:18] }),
    .RDATA_B1_o(doutB[17:0]),
    .RDATA_B2_o({ \$auto$memory_bram.cc:844:replace_memory$100 [35:32], doutB[31:18] }),
    .REN_A1_i(\$abc$590$auto$rtlil.cc:2367:LogicNot$63 ),
    .REN_A2_i(\$abc$590$auto$rtlil.cc:2367:LogicNot$63 ),
    .REN_B1_i(\$abc$590$auto$rtlil.cc:2367:LogicNot$98 ),
    .REN_B2_i(\$abc$590$auto$rtlil.cc:2367:LogicNot$98 ),
    .RESET_ni(1'h1),
    .WDATA_A1_i(dinA[17:0]),
    .WDATA_A2_i({ 4'hx, dinA[31:18] }),
    .WDATA_B1_i(dinB[17:0]),
    .WDATA_B2_i({ 4'hx, dinB[31:18] }),
    .WEN_A1_i(weA),
    .WEN_A2_i(weA),
    .WEN_B1_i(weB),
    .WEN_B2_i(weB)
  );
  defparam \ram.0.0.0 .MODE_BITS = 81'h00140281b6c0140140db6;
  assign \$auto$memory_bram.cc:844:replace_memory$100 [31:0] = doutB;
  assign \$auto$memory_bram.cc:844:replace_memory$99 [31:0] = doutA;
endmodule
