// Seed: 41277608
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input id_7
);
  always @("" or negedge 1) id_2 = 1 && 1;
  logic id_8;
endmodule
