// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _biquadv2_HH_
#define _biquadv2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "biquadv2_mul_27s_bkb.h"
#include "biquadv2_coeffs_V.h"
#include "biquadv2_samples_V.h"
#include "biquadv2_biquadv2_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_BIQUADV2_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_BIQUADV2_DATA_WIDTH = 32>
struct biquadv2 : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_biquadv2_AWVALID;
    sc_out< sc_logic > s_axi_biquadv2_AWREADY;
    sc_in< sc_uint<C_S_AXI_BIQUADV2_ADDR_WIDTH> > s_axi_biquadv2_AWADDR;
    sc_in< sc_logic > s_axi_biquadv2_WVALID;
    sc_out< sc_logic > s_axi_biquadv2_WREADY;
    sc_in< sc_uint<C_S_AXI_BIQUADV2_DATA_WIDTH> > s_axi_biquadv2_WDATA;
    sc_in< sc_uint<C_S_AXI_BIQUADV2_DATA_WIDTH/8> > s_axi_biquadv2_WSTRB;
    sc_in< sc_logic > s_axi_biquadv2_ARVALID;
    sc_out< sc_logic > s_axi_biquadv2_ARREADY;
    sc_in< sc_uint<C_S_AXI_BIQUADV2_ADDR_WIDTH> > s_axi_biquadv2_ARADDR;
    sc_out< sc_logic > s_axi_biquadv2_RVALID;
    sc_in< sc_logic > s_axi_biquadv2_RREADY;
    sc_out< sc_uint<C_S_AXI_BIQUADV2_DATA_WIDTH> > s_axi_biquadv2_RDATA;
    sc_out< sc_lv<2> > s_axi_biquadv2_RRESP;
    sc_out< sc_logic > s_axi_biquadv2_BVALID;
    sc_in< sc_logic > s_axi_biquadv2_BREADY;
    sc_out< sc_lv<2> > s_axi_biquadv2_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    biquadv2(sc_module_name name);
    SC_HAS_PROCESS(biquadv2);

    ~biquadv2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    biquadv2_coeffs_V* coeffs_V_U;
    biquadv2_samples_V* samples_V_U;
    biquadv2_biquadv2_s_axi<C_S_AXI_BIQUADV2_ADDR_WIDTH,C_S_AXI_BIQUADV2_DATA_WIDTH>* biquadv2_biquadv2_s_axi_U;
    biquadv2_mul_27s_bkb<1,2,27,24,51>* biquadv2_mul_27s_bkb_U0;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<27> > b0_a0_V;
    sc_signal< sc_lv<27> > b1_a0_V;
    sc_signal< sc_lv<27> > b2_a0_V;
    sc_signal< sc_lv<27> > a1_a0_V;
    sc_signal< sc_lv<27> > a2_a0_V;
    sc_signal< sc_lv<24> > inData_V;
    sc_signal< sc_logic > outData_V_ap_vld;
    sc_signal< sc_lv<3> > coeffs_V_address0;
    sc_signal< sc_logic > coeffs_V_ce0;
    sc_signal< sc_logic > coeffs_V_we0;
    sc_signal< sc_lv<27> > coeffs_V_d0;
    sc_signal< sc_lv<3> > coeffs_V_address1;
    sc_signal< sc_logic > coeffs_V_ce1;
    sc_signal< sc_logic > coeffs_V_we1;
    sc_signal< sc_lv<27> > coeffs_V_d1;
    sc_signal< sc_lv<27> > coeffs_V_q1;
    sc_signal< sc_lv<3> > samples_V_address0;
    sc_signal< sc_logic > samples_V_ce0;
    sc_signal< sc_logic > samples_V_we0;
    sc_signal< sc_lv<24> > samples_V_d0;
    sc_signal< sc_lv<24> > samples_V_q0;
    sc_signal< sc_lv<3> > samples_V_address1;
    sc_signal< sc_logic > samples_V_ce1;
    sc_signal< sc_logic > samples_V_we1;
    sc_signal< sc_lv<24> > samples_V_d1;
    sc_signal< sc_lv<24> > samples_V_q1;
    sc_signal< sc_lv<24> > reg_218;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<24> > inData_V_read_reg_485;
    sc_signal< sc_lv<27> > a2_a0_V_read_reg_490;
    sc_signal< sc_lv<27> > a1_a0_V_read_reg_495;
    sc_signal< sc_lv<27> > b2_a0_V_read_reg_500;
    sc_signal< sc_lv<3> > i_V_fu_230_p2;
    sc_signal< sc_lv<3> > i_V_reg_508;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > tmp_1_fu_224_p2;
    sc_signal< sc_lv<27> > coeffs_V_load_reg_523;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<51> > grp_fu_249_p2;
    sc_signal< sc_lv<51> > p_Val2_1_reg_538;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > tmp_10_reg_543;
    sc_signal< sc_lv<51> > p_Val2_2_fu_275_p2;
    sc_signal< sc_lv<51> > p_Val2_2_reg_548;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > signbit_reg_553;
    sc_signal< sc_lv<24> > p_Val2_4_fu_309_p2;
    sc_signal< sc_lv<24> > p_Val2_4_reg_559;
    sc_signal< sc_lv<1> > newsignbit_fu_315_p3;
    sc_signal< sc_lv<1> > newsignbit_reg_565;
    sc_signal< sc_lv<1> > carry_fu_329_p2;
    sc_signal< sc_lv<1> > carry_reg_571;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_345_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_reg_578;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_361_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_583;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_367_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_590;
    sc_signal< sc_lv<1> > p_38_i_i_fu_402_p2;
    sc_signal< sc_lv<1> > p_38_i_i_reg_595;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > tmp_9_fu_417_p2;
    sc_signal< sc_lv<1> > tmp_9_reg_600;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_fu_428_p2;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_reg_605;
    sc_signal< sc_lv<1> > underflow_fu_445_p2;
    sc_signal< sc_lv<1> > underflow_reg_610;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_450_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_reg_615;
    sc_signal< sc_lv<24> > result_V_fu_477_p3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<24> > p_Val2_s_reg_193;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > p_s_reg_207;
    sc_signal< sc_lv<32> > tmp_2_fu_236_p1;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<48> > tmp_7_fu_263_p3;
    sc_signal< sc_lv<51> > tmp_7_cast_fu_271_p1;
    sc_signal< sc_lv<24> > p_Val2_3_fu_288_p4;
    sc_signal< sc_lv<24> > tmp_4_fu_298_p1;
    sc_signal< sc_lv<1> > tmp_11_fu_301_p3;
    sc_signal< sc_lv<1> > tmp_s_fu_323_p2;
    sc_signal< sc_lv<2> > tmp_6_fu_335_p4;
    sc_signal< sc_lv<3> > tmp_8_fu_351_p4;
    sc_signal< sc_lv<1> > tmp_13_fu_373_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_385_p2;
    sc_signal< sc_lv<1> > p_41_i_i_fu_391_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_380_p3;
    sc_signal< sc_lv<1> > p_not_i_i_fu_406_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_412_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_396_p3;
    sc_signal< sc_lv<1> > tmp_demorgan_fu_433_p2;
    sc_signal< sc_lv<1> > tmp_fu_439_p2;
    sc_signal< sc_lv<1> > overflow_fu_422_p2;
    sc_signal< sc_lv<1> > tmp1_fu_456_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_460_p2;
    sc_signal< sc_lv<24> > p_Val2_4_mux_fu_465_p3;
    sc_signal< sc_lv<24> > p_Val2_4_4_fu_471_p3;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_state8;
    static const sc_lv<12> ap_ST_fsm_state9;
    static const sc_lv<12> ap_ST_fsm_state10;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<24> ap_const_lv24_7FFFFF;
    static const sc_lv<24> ap_const_lv24_800000;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_361_p2();
    void thread_Range1_all_zeros_fu_367_p2();
    void thread_Range2_all_ones_fu_345_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_brmerge40_demorgan_i_fu_428_p2();
    void thread_brmerge_i_i_fu_412_p2();
    void thread_brmerge_i_i_i_fu_450_p2();
    void thread_carry_fu_329_p2();
    void thread_coeffs_V_address0();
    void thread_coeffs_V_address1();
    void thread_coeffs_V_ce0();
    void thread_coeffs_V_ce1();
    void thread_coeffs_V_d0();
    void thread_coeffs_V_d1();
    void thread_coeffs_V_we0();
    void thread_coeffs_V_we1();
    void thread_deleted_ones_fu_396_p3();
    void thread_deleted_zeros_fu_380_p3();
    void thread_i_V_fu_230_p2();
    void thread_newsignbit_fu_315_p3();
    void thread_outData_V_ap_vld();
    void thread_overflow_fu_422_p2();
    void thread_p_38_i_i_fu_402_p2();
    void thread_p_41_i_i_fu_391_p2();
    void thread_p_Val2_2_fu_275_p2();
    void thread_p_Val2_3_fu_288_p4();
    void thread_p_Val2_4_4_fu_471_p3();
    void thread_p_Val2_4_fu_309_p2();
    void thread_p_Val2_4_mux_fu_465_p3();
    void thread_p_not_i_i_fu_406_p2();
    void thread_result_V_fu_477_p3();
    void thread_samples_V_address0();
    void thread_samples_V_address1();
    void thread_samples_V_ce0();
    void thread_samples_V_ce1();
    void thread_samples_V_d0();
    void thread_samples_V_d1();
    void thread_samples_V_we0();
    void thread_samples_V_we1();
    void thread_tmp1_fu_456_p2();
    void thread_tmp_11_fu_301_p3();
    void thread_tmp_13_fu_373_p3();
    void thread_tmp_1_fu_224_p2();
    void thread_tmp_2_fu_236_p1();
    void thread_tmp_4_fu_298_p1();
    void thread_tmp_5_fu_385_p2();
    void thread_tmp_6_fu_335_p4();
    void thread_tmp_7_cast_fu_271_p1();
    void thread_tmp_7_fu_263_p3();
    void thread_tmp_8_fu_351_p4();
    void thread_tmp_9_fu_417_p2();
    void thread_tmp_demorgan_fu_433_p2();
    void thread_tmp_fu_439_p2();
    void thread_tmp_s_fu_323_p2();
    void thread_underflow_fu_445_p2();
    void thread_underflow_not_fu_460_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
