Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado2022/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/frequency_devider/frequency_devider.srcs/sources_1/new/clk_div.v" Line 1. Module clk_div(DIV=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/frequency_devider/frequency_devider.srcs/sources_1/new/counter.v" Line 1. Module counter(MODULE=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/frequency_devider/frequency_devider.srcs/sources_1/new/clk_div.v" Line 1. Module clk_div(DIV=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/frequency_devider/frequency_devider.srcs/sources_1/new/counter.v" Line 1. Module counter(MODULE=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(MODULE=5)
Compiling module xil_defaultlib.clk_div(DIV=5)
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
