Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2024.2 (Version 2024.2.0.13)
Date: Fri Sep  5 01:25:31 2025

Device Selection
+------------------------+--------------+
| Family                 | PolarFireSoC |
| Device                 | MPFS025T     |
| Package                | FCVG484      |
| Speed Grade            | -1           |
| Core Voltage           | 1.0V         |
| Part Range             | IND          |
| Default I/O technology | LVCMOS 1.8V  |
+------------------------+--------------+

Source Files
+---------+------------------------------------------------------------------+
| Topcell | top                                                              |
| Format  | Verilog                                                          |
| Source  | /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.vm |
+---------+------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 6017 | 22956 | 26.21      |
| DFF                       | 6131 | 22956 | 26.71      |
| I/O Register              | 0    | 324   | 0.00       |
| User I/O                  | 26   | 108   | 24.07      |
| -- Single-ended I/O       | 26   | 108   | 24.07      |
| -- Differential I/O Pairs | 0    | 54    | 0.00       |
| uSRAM                     | 26   | 204   | 12.75      |
| LSRAM                     | 0    | 84    | 0.00       |
| Math                      | 31   | 68    | 45.59      |
| H-Chip Global             | 24   | 24    | 100.00     |
| Local Global              | 1    | 288   | 0.35       |
| PLL                       | 0    | 8     | 0.00       |
| DLL                       | 0    | 8     | 0.00       |
| Transceiver Lanes         | 0    | 4     | 0.00       |
| Transceiver PCIe          | 0    | 2     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+-----------------------+------+------+
| Type                  | 4LUT | DFF  |
+-----------------------+------+------+
| Fabric Logic          | 4589 | 4703 |
| uSRAM Interface Logic | 312  | 312  |
| LSRAM Interface Logic | 0    | 0    |
| Math Interface Logic  | 1116 | 1116 |
| Total Used            | 6017 | 6131 |
+-----------------------+------+------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 6      | 17   |
| 8      | 4    |
| 9      | 18   |
| 17     | 2    |
| 18     | 34   |
| 34     | 1    |
| 49     | 31   |
| Total  | 107  |
+--------+------+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 2      | 41   |
| Total  | 41   |
+--------+------+

Detailed Math Chains Resource Usage
+--------+------+
| Length | Used |
| 1      | 16   |
| 3      | 1    |
| 6      | 2    |
| Total  | 19   |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 24           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                |
+--------+---------+-----------------------------------------------------------------------------------------------------+
| 5004   | INT_NET | Net   : NN_1                                                                                        |
|        |         | Driver: I_1/U0_RGB1                                                                                 |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/N_20_inferred_clock_RNI97F06_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/N_20_inferred_clock_RNI97F06/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/N_20_inferred_clock_RNIHICA7_Z       |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/N_20_inferred_clock_RNIHICA7/U0_RGB1 |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/N_20_inferred_clock_RNI7TO25_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/N_20_inferred_clock_RNI7TO25/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/N_20_inferred_clock_RNI82KH5_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/N_20_inferred_clock_RNI82KH5/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/N_20_inferred_clock_RNIMBKK1_Z       |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/N_20_inferred_clock_RNIMBKK1/U0_RGB1 |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/N_20_inferred_clock_RNI1VL92_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/N_20_inferred_clock_RNI1VL92/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/N_20_inferred_clock_RNIIN7P7_Z       |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/N_20_inferred_clock_RNIIN7P7/U0_RGB1 |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/N_20_inferred_clock_RNI24HO2_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/N_20_inferred_clock_RNI24HO2/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/N_20_inferred_clock_RNI0QQQ1_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/N_20_inferred_clock_RNI0QQQ1/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/N_20_inferred_clock_RNIK1UM_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/N_20_inferred_clock_RNIK1UM/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/N_20_inferred_clock_RNI4E7M3_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/N_20_inferred_clock_RNI4E7M3/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/N_20_inferred_clock_RNI39C73_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/N_20_inferred_clock_RNI39C73/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/N_20_inferred_clock_RNI6OTJ4_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/N_20_inferred_clock_RNI6OTJ4/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/N_20_inferred_clock_RNIL6P51_Z       |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/N_20_inferred_clock_RNIL6P51/U0_RGB1 |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/N_20_inferred_clock_RNI5J254_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/N_20_inferred_clock_RNI5J254/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 3      | INT_NET | Net   : top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/N_20_inferred_clock_RNIJS28_Z        |
|        |         | Driver: top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/N_20_inferred_clock_RNIJS28/U0_RGB1  |
|        |         | Source: NETLIST                                                                                     |
| 2      | INT_NET | Net   : top_bf_0/delay_ctrl/N_730_inferred_clock_RNIHH5S7_Z                                         |
|        |         | Driver: top_bf_0/delay_ctrl/N_730_inferred_clock_RNIHH5S7/U0_RGB1                                   |
|        |         | Source: NETLIST                                                                                     |
| 2      | INT_NET | Net   : top_bf_0/delay_ctrl/N_731_inferred_clock_RNII0F63_Z                                         |
|        |         | Driver: top_bf_0/delay_ctrl/N_731_inferred_clock_RNII0F63/U0_RGB1                                   |
|        |         | Source: NETLIST                                                                                     |
| 2      | INT_NET | Net   : top_bf_0/delay_ctrl/N_728_inferred_clock_RNIOPOQ4_Z                                         |
|        |         | Driver: top_bf_0/delay_ctrl/N_728_inferred_clock_RNIOPOQ4/U0_RGB1                                   |
|        |         | Source: NETLIST                                                                                     |
| 2      | INT_NET | Net   : top_bf_0/delay_ctrl/N_727_inferred_clock_RNINAFG1_Z                                         |
|        |         | Driver: top_bf_0/delay_ctrl/N_727_inferred_clock_RNINAFG1/U0_RGB1                                   |
|        |         | Source: NETLIST                                                                                     |
| 2      | INT_NET | Net   : top_bf_0/delay_ctrl/N_725_inferred_clock_RNILCSR2_Z                                         |
|        |         | Driver: top_bf_0/delay_ctrl/N_725_inferred_clock_RNILCSR2/U0_RGB1                                   |
|        |         | Source: NETLIST                                                                                     |
| 2      | INT_NET | Net   : top_bf_0/delay_ctrl/N_726_inferred_clock_RNIMR566_Z                                         |
|        |         | Driver: top_bf_0/delay_ctrl/N_726_inferred_clock_RNIMR566/U0_RGB1                                   |
|        |         | Source: NETLIST                                                                                     |
| 2      | INT_NET | Net   : top_bf_0/delay_ctrl/N_729_inferred_clock_RNIP825_Z                                          |
|        |         | Driver: top_bf_0/delay_ctrl/N_729_inferred_clock_RNIP825/U0_RGB1                                    |
|        |         | Source: NETLIST                                                                                     |
+--------+---------+-----------------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 2297   | INT_NET | Net   : reset_arst  |
|        |         | Driver: I_2/U0_RGB1 |
|        |         | Source: NETLIST     |
+--------+---------+---------------------+

High fanout nets
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                                                            |
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 2460   | INT_NET | Net   : reset_c                                                                                                                                                                                                                 |
|        |         | Driver: reset_ibuf                                                                                                                                                                                                              |
| 1489   | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/N_260_i                                                                                                                                                                      |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/kickstart_0/rstoi_RNIPGER8                                                                                                                                                   |
| 96     | INT_NET | Net   : envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.3.a_row_higher/systola                                                                                                       |
|        |         | Driver: envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.3.a_row_higher/dvalid_pipe_1/delayLine[2]                                                                                    |
| 96     | INT_NET | Net   : envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/systola                                                                                                       |
|        |         | Driver: envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/dvalid_pipe_1/delayLine[2]                                                                                    |
| 95     | INT_NET | Net   : envelope_0/fir_hilbert_0_FIRO[47]                                                                                                                                                                                       |
|        |         | Driver: envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.3.a_row_higher/left_nibble_0/many_tap_nibble.many_tap_nibble_0/left_tap_0/MACC_PA_BC_ROM_wrap_0/MACC_PA_BC_ROM_0/MACC_PHYS_0 |
| 95     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_1_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[0].par_calc_0/yn[47]                                                                                                           |
| 94     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_2_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[1].par_calc_0/yn[47]                                                                                                           |
| 93     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_3_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[2].par_calc_0/yn[47]                                                                                                           |
| 92     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_4_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[3].par_calc_0/yn[47]                                                                                                           |
| 91     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_5_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[4].par_calc_0/yn[47]                                                                                                           |
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                                                            |
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 2460   | INT_NET | Net   : reset_c                                                                                                                                                                                                                 |
|        |         | Driver: reset_ibuf                                                                                                                                                                                                              |
| 1489   | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/N_260_i                                                                                                                                                                      |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/kickstart_0/rstoi_RNIPGER8                                                                                                                                                   |
| 96     | INT_NET | Net   : envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.3.a_row_higher/systola                                                                                                       |
|        |         | Driver: envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.3.a_row_higher/dvalid_pipe_1/delayLine[2]                                                                                    |
| 96     | INT_NET | Net   : envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/systola                                                                                                       |
|        |         | Driver: envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/dvalid_pipe_1/delayLine[2]                                                                                    |
| 95     | INT_NET | Net   : envelope_0/fir_hilbert_0_FIRO[47]                                                                                                                                                                                       |
|        |         | Driver: envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.3.a_row_higher/left_nibble_0/many_tap_nibble.many_tap_nibble_0/left_tap_0/MACC_PA_BC_ROM_wrap_0/MACC_PA_BC_ROM_0/MACC_PHYS_0 |
| 95     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_1_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[0].par_calc_0/yn[47]                                                                                                           |
| 94     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_2_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[1].par_calc_0/yn[47]                                                                                                           |
| 93     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_3_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[2].par_calc_0/yn[47]                                                                                                           |
| 92     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_4_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[3].par_calc_0/yn[47]                                                                                                           |
| 91     | INT_NET | Net   : envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/yi_5_[47]                                                                                                                             |
|        |         | Driver: envelope_0/CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[4].par_calc_0/yn[47]                                                                                                           |
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

