//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_max_pool2d_with_indices_3 // -- Begin function triton_poi_fused_max_pool2d_with_indices_3
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_max_pool2d_with_indices_3
.visible .entry triton_poi_fused_max_pool2d_with_indices_3(
	.param .u64 .ptr .global .align 1 triton_poi_fused_max_pool2d_with_indices_3_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_max_pool2d_with_indices_3_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_max_pool2d_with_indices_3_param_2,
	.param .u32 triton_poi_fused_max_pool2d_with_indices_3_param_3,
	.param .u32 triton_poi_fused_max_pool2d_with_indices_3_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<459>;
	.reg .b16 	%rs<145>;
	.reg .b32 	%r<508>;
	.reg .f32 	%f<369>;
	.reg .b64 	%rd<302>;
	.loc	1 19 0                          // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:19:0

// %bb.0:
	ld.param.u64 	%rd150, [triton_poi_fused_max_pool2d_with_indices_3_param_0];
	ld.param.u64 	%rd151, [triton_poi_fused_max_pool2d_with_indices_3_param_1];
$L__tmp0:
	.loc	1 22 28                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:22:33
	shl.b32 	%r215, %r1, 8;
	ld.param.u64 	%rd152, [triton_poi_fused_max_pool2d_with_indices_3_param_2];
	.loc	1 23 44                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:23:44
	mov.u32 	%r216, %tid.x;
	bfe.u32 	%r217, %r216, 4, 4;
	shl.b32 	%r218, %r216, 2;
	and.b32  	%r219, %r218, 252;
	shl.b32 	%r220, %r216, 4;
	and.b32  	%r221, %r220, 240;
	.loc	1 23 23                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:23:23
	or.b32  	%r222, %r215, %r217;
	or.b32  	%r223, %r222, 16;
	or.b32  	%r224, %r222, 32;
	or.b32  	%r225, %r222, 48;
	or.b32  	%r226, %r222, 64;
	or.b32  	%r227, %r222, 80;
	or.b32  	%r228, %r222, 96;
	or.b32  	%r229, %r222, 112;
	or.b32  	%r230, %r222, 128;
	or.b32  	%r231, %r222, 144;
	or.b32  	%r232, %r222, 160;
	or.b32  	%r233, %r222, 176;
	or.b32  	%r234, %r215, %r219;
	or.b32  	%r235, %r215, %r221;
	.loc	1 24 21                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:24:21
	setp.lt.s32 	%p182, %r222, 192;
	setp.lt.s32 	%p183, %r223, 192;
	setp.lt.s32 	%p184, %r224, 192;
	setp.lt.s32 	%p185, %r225, 192;
	setp.lt.s32 	%p186, %r226, 192;
	setp.lt.s32 	%p187, %r227, 192;
	setp.lt.s32 	%p188, %r228, 192;
	setp.lt.s32 	%p189, %r229, 192;
	setp.lt.s32 	%p190, %r230, 192;
	setp.lt.s32 	%p191, %r231, 192;
	setp.lt.s32 	%p192, %r232, 192;
	setp.lt.s32 	%p193, %r233, 192;
	setp.lt.s32 	%p194, %r215, 0;
	setp.lt.s32 	%p195, %r234, 192;
	setp.lt.s32 	%p196, %r235, 192;
	.loc	1 25 28                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:25:33
	shl.b32 	%r236, %r2, 4;
	.loc	1 26 44                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:26:44
	and.b32  	%r237, %r216, 15;
	bfe.u32 	%r238, %r216, 6, 2;
	.loc	1 26 23                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:26:23
	or.b32  	%r239, %r236, %r237;
	or.b32  	%r240, %r236, %r238;
	or.b32  	%r241, %r240, 4;
	or.b32  	%r242, %r240, 8;
	or.b32  	%r243, %r240, 12;
	or.b32  	%r244, %r236, %r217;
	.loc	1 27 21                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:27:21
	setp.lt.s32 	%p197, %r239, 49;
	setp.lt.s32 	%p198, %r240, 49;
	setp.lt.s32 	%p199, %r241, 49;
	setp.lt.s32 	%p200, %r242, 49;
	setp.lt.s32 	%p201, %r243, 49;
	setp.lt.s32 	%p202, %r244, 49;
	.loc	1 29 19                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:29:19
	mul.hi.s32 	%r246, %r239, -1840700269;
	mad.lo.s32 	%r247, %r239, 1, %r246;
	shr.u32 	%r248, %r247, 31;
	shr.s32 	%r249, %r247, 2;
	add.s32 	%r250, %r249, %r248;
	.loc	1 28 19                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:28:19
	mul.lo.s32 	%r251, %r250, 7;
	sub.s32 	%r252, %r239, %r251;
	.loc	1 33 19                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:33:19
	mul.hi.s32 	%r254, %r234, 715827883;
	shr.u32 	%r255, %r254, 31;
	shr.s32 	%r256, %r254, 3;
	add.s32 	%r257, %r256, %r255;
	.loc	1 32 19                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:32:19
	mul.lo.s32 	%r258, %r257, 48;
	sub.s32 	%r259, %r234, %r258;
	.loc	1 33 19                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:33:19
	mul.hi.s32 	%r261, %r235, 715827883;
	shr.u32 	%r262, %r261, 31;
	shr.s32 	%r263, %r261, 3;
	add.s32 	%r264, %r263, %r262;
	.loc	1 32 19                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:32:19
	mul.lo.s32 	%r265, %r264, 48;
	sub.s32 	%r266, %r235, %r265;
	.loc	1 34 32                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:34:32
	shl.b32 	%r267, %r252, 1;
	.loc	1 34 37                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:34:37
	mad.lo.s32 	%r268, %r250, 30, %r267;
	.loc	1 34 49                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:34:49
	mul.lo.s32 	%r269, %r222, 225;
	add.s32 	%r270, %r269, 3600;
	add.s32 	%r271, %r269, 7200;
	add.s32 	%r272, %r269, 10800;
	add.s32 	%r273, %r269, 14400;
	add.s32 	%r274, %r269, 18000;
	add.s32 	%r275, %r269, 21600;
	add.s32 	%r276, %r269, 25200;
	add.s32 	%r277, %r269, 28800;
	add.s32 	%r278, %r269, 32400;
	add.s32 	%r279, %r269, 36000;
	add.s32 	%r280, %r269, 39600;
	add.s32 	%r281, %r269, 43200;
	add.s32 	%r282, %r269, 46800;
	add.s32 	%r283, %r269, 50400;
	add.s32 	%r284, %r269, 54000;
	.loc	1 34 45                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:34:45
	add.s32 	%r285, %r268, %r269;
	add.s32 	%r286, %r268, %r270;
	add.s32 	%r287, %r268, %r271;
	add.s32 	%r288, %r268, %r272;
	add.s32 	%r289, %r268, %r273;
	add.s32 	%r290, %r268, %r274;
	add.s32 	%r291, %r268, %r275;
	add.s32 	%r292, %r268, %r276;
	add.s32 	%r293, %r268, %r277;
	add.s32 	%r294, %r268, %r278;
	add.s32 	%r295, %r268, %r279;
	add.s32 	%r296, %r268, %r280;
	add.s32 	%r297, %r268, %r281;
	add.s32 	%r298, %r268, %r282;
	add.s32 	%r299, %r268, %r283;
	add.s32 	%r300, %r268, %r284;
	.loc	1 34 30                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:34:30
	mul.wide.s32 	%rd153, %r285, 4;
	add.s64 	%rd1, %rd150, %rd153;
	mul.wide.s32 	%rd154, %r286, 4;
	add.s64 	%rd2, %rd150, %rd154;
	mul.wide.s32 	%rd155, %r287, 4;
	add.s64 	%rd3, %rd150, %rd155;
	mul.wide.s32 	%rd156, %r288, 4;
	add.s64 	%rd4, %rd150, %rd156;
	mul.wide.s32 	%rd157, %r289, 4;
	add.s64 	%rd5, %rd150, %rd157;
	mul.wide.s32 	%rd158, %r290, 4;
	add.s64 	%rd6, %rd150, %rd158;
	mul.wide.s32 	%rd159, %r291, 4;
	add.s64 	%rd7, %rd150, %rd159;
	mul.wide.s32 	%rd160, %r292, 4;
	add.s64 	%rd8, %rd150, %rd160;
	mul.wide.s32 	%rd161, %r293, 4;
	add.s64 	%rd9, %rd150, %rd161;
	mul.wide.s32 	%rd162, %r294, 4;
	add.s64 	%rd10, %rd150, %rd162;
	mul.wide.s32 	%rd163, %r295, 4;
	add.s64 	%rd11, %rd150, %rd163;
	mul.wide.s32 	%rd164, %r296, 4;
	add.s64 	%rd12, %rd150, %rd164;
	mul.wide.s32 	%rd165, %r297, 4;
	add.s64 	%rd13, %rd150, %rd165;
	mul.wide.s32 	%rd166, %r298, 4;
	add.s64 	%rd14, %rd150, %rd166;
	mul.wide.s32 	%rd167, %r299, 4;
	add.s64 	%rd15, %rd150, %rd167;
	mul.wide.s32 	%rd168, %r300, 4;
	add.s64 	%rd16, %rd150, %rd168;
	.loc	1 34 62                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:34:62
	and.pred  	%p1, %p182, %p197;
	and.pred  	%p2, %p183, %p197;
	and.pred  	%p3, %p184, %p197;
	and.pred  	%p4, %p185, %p197;
	and.pred  	%p5, %p186, %p197;
	and.pred  	%p6, %p187, %p197;
	and.pred  	%p7, %p188, %p197;
	and.pred  	%p8, %p189, %p197;
	and.pred  	%p9, %p190, %p197;
	and.pred  	%p10, %p191, %p197;
	and.pred  	%p11, %p192, %p197;
	and.pred  	%p12, %p193, %p197;
	and.pred  	%p13, %p194, %p197;
	and.pred  	%p161, %p195, %p198;
	and.pred  	%p162, %p199, %p195;
	and.pred  	%p163, %p200, %p195;
	and.pred  	%p164, %p201, %p195;
	and.pred  	%p181, %p196, %p202;
	.loc	1 34 54                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:34:54
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r5;
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r7;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r9;
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f8, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r11 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r12 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r13 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r13;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r14 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	%f12, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r15 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r16 }, [ %rd14 + 0 ];
	// end inline asm
	mov.b32 	%f14, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r17 }, [ %rd15 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r17;
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r18 }, [ %rd16 + 0 ];
	// end inline asm
	mov.b32 	%f16, %r18;
	.loc	1 35 41                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:35:41
	or.b32  	%r301, %r268, 1;
	.loc	1 35 49                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:35:49
	add.s32 	%r302, %r301, %r269;
	add.s32 	%r303, %r301, %r270;
	add.s32 	%r304, %r301, %r271;
	add.s32 	%r305, %r301, %r272;
	add.s32 	%r306, %r301, %r273;
	add.s32 	%r307, %r301, %r274;
	add.s32 	%r308, %r301, %r275;
	add.s32 	%r309, %r301, %r276;
	add.s32 	%r310, %r301, %r277;
	add.s32 	%r311, %r301, %r278;
	add.s32 	%r312, %r301, %r279;
	add.s32 	%r313, %r301, %r280;
	add.s32 	%r314, %r301, %r281;
	add.s32 	%r315, %r301, %r282;
	add.s32 	%r316, %r301, %r283;
	add.s32 	%r317, %r301, %r284;
	.loc	1 35 30                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:35:30
	mul.wide.s32 	%rd169, %r302, 4;
	add.s64 	%rd17, %rd150, %rd169;
	mul.wide.s32 	%rd170, %r303, 4;
	add.s64 	%rd18, %rd150, %rd170;
	mul.wide.s32 	%rd171, %r304, 4;
	add.s64 	%rd19, %rd150, %rd171;
	mul.wide.s32 	%rd172, %r305, 4;
	add.s64 	%rd20, %rd150, %rd172;
	mul.wide.s32 	%rd173, %r306, 4;
	add.s64 	%rd21, %rd150, %rd173;
	mul.wide.s32 	%rd174, %r307, 4;
	add.s64 	%rd22, %rd150, %rd174;
	mul.wide.s32 	%rd175, %r308, 4;
	add.s64 	%rd23, %rd150, %rd175;
	mul.wide.s32 	%rd176, %r309, 4;
	add.s64 	%rd24, %rd150, %rd176;
	mul.wide.s32 	%rd177, %r310, 4;
	add.s64 	%rd25, %rd150, %rd177;
	mul.wide.s32 	%rd178, %r311, 4;
	add.s64 	%rd26, %rd150, %rd178;
	mul.wide.s32 	%rd179, %r312, 4;
	add.s64 	%rd27, %rd150, %rd179;
	mul.wide.s32 	%rd180, %r313, 4;
	add.s64 	%rd28, %rd150, %rd180;
	mul.wide.s32 	%rd181, %r314, 4;
	add.s64 	%rd29, %rd150, %rd181;
	mul.wide.s32 	%rd182, %r315, 4;
	add.s64 	%rd30, %rd150, %rd182;
	mul.wide.s32 	%rd183, %r316, 4;
	add.s64 	%rd31, %rd150, %rd183;
	mul.wide.s32 	%rd184, %r317, 4;
	add.s64 	%rd32, %rd150, %rd184;
	.loc	1 35 58                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:35:58
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd17 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r19;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r20 }, [ %rd18 + 0 ];
	// end inline asm
	mov.b32 	%f18, %r20;
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r21 }, [ %rd19 + 0 ];
	// end inline asm
	mov.b32 	%f19, %r21;
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r22 }, [ %rd20 + 0 ];
	// end inline asm
	mov.b32 	%f20, %r22;
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r23 }, [ %rd21 + 0 ];
	// end inline asm
	mov.b32 	%f21, %r23;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r24 }, [ %rd22 + 0 ];
	// end inline asm
	mov.b32 	%f22, %r24;
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r25 }, [ %rd23 + 0 ];
	// end inline asm
	mov.b32 	%f23, %r25;
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r26 }, [ %rd24 + 0 ];
	// end inline asm
	mov.b32 	%f24, %r26;
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r27 }, [ %rd25 + 0 ];
	// end inline asm
	mov.b32 	%f25, %r27;
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r28 }, [ %rd26 + 0 ];
	// end inline asm
	mov.b32 	%f26, %r28;
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r29 }, [ %rd27 + 0 ];
	// end inline asm
	mov.b32 	%f27, %r29;
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r30 }, [ %rd28 + 0 ];
	// end inline asm
	mov.b32 	%f28, %r30;
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r31 }, [ %rd29 + 0 ];
	// end inline asm
	mov.b32 	%f29, %r31;
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r32 }, [ %rd30 + 0 ];
	// end inline asm
	mov.b32 	%f30, %r32;
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r33 }, [ %rd31 + 0 ];
	// end inline asm
	mov.b32 	%f31, %r33;
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r34 }, [ %rd32 + 0 ];
	// end inline asm
	mov.b32 	%f32, %r34;
	.loc	1 36 41                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:36:41
	add.s32 	%r318, %r268, 2;
	.loc	1 36 49                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:36:49
	add.s32 	%r319, %r318, %r269;
	add.s32 	%r320, %r318, %r270;
	add.s32 	%r321, %r318, %r271;
	add.s32 	%r322, %r318, %r272;
	add.s32 	%r323, %r318, %r273;
	add.s32 	%r324, %r318, %r274;
	add.s32 	%r325, %r318, %r275;
	add.s32 	%r326, %r318, %r276;
	add.s32 	%r327, %r318, %r277;
	add.s32 	%r328, %r318, %r278;
	add.s32 	%r329, %r318, %r279;
	add.s32 	%r330, %r318, %r280;
	add.s32 	%r331, %r318, %r281;
	add.s32 	%r332, %r318, %r282;
	add.s32 	%r333, %r318, %r283;
	add.s32 	%r334, %r318, %r284;
	.loc	1 36 30                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:36:30
	mul.wide.s32 	%rd185, %r319, 4;
	add.s64 	%rd33, %rd150, %rd185;
	mul.wide.s32 	%rd186, %r320, 4;
	add.s64 	%rd34, %rd150, %rd186;
	mul.wide.s32 	%rd187, %r321, 4;
	add.s64 	%rd35, %rd150, %rd187;
	mul.wide.s32 	%rd188, %r322, 4;
	add.s64 	%rd36, %rd150, %rd188;
	mul.wide.s32 	%rd189, %r323, 4;
	add.s64 	%rd37, %rd150, %rd189;
	mul.wide.s32 	%rd190, %r324, 4;
	add.s64 	%rd38, %rd150, %rd190;
	mul.wide.s32 	%rd191, %r325, 4;
	add.s64 	%rd39, %rd150, %rd191;
	mul.wide.s32 	%rd192, %r326, 4;
	add.s64 	%rd40, %rd150, %rd192;
	mul.wide.s32 	%rd193, %r327, 4;
	add.s64 	%rd41, %rd150, %rd193;
	mul.wide.s32 	%rd194, %r328, 4;
	add.s64 	%rd42, %rd150, %rd194;
	mul.wide.s32 	%rd195, %r329, 4;
	add.s64 	%rd43, %rd150, %rd195;
	mul.wide.s32 	%rd196, %r330, 4;
	add.s64 	%rd44, %rd150, %rd196;
	mul.wide.s32 	%rd197, %r331, 4;
	add.s64 	%rd45, %rd150, %rd197;
	mul.wide.s32 	%rd198, %r332, 4;
	add.s64 	%rd46, %rd150, %rd198;
	mul.wide.s32 	%rd199, %r333, 4;
	add.s64 	%rd47, %rd150, %rd199;
	mul.wide.s32 	%rd200, %r334, 4;
	add.s64 	%rd48, %rd150, %rd200;
	.loc	1 36 58                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:36:58
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r35 }, [ %rd33 + 0 ];
	// end inline asm
	mov.b32 	%f33, %r35;
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r36 }, [ %rd34 + 0 ];
	// end inline asm
	mov.b32 	%f34, %r36;
	// begin inline asm
	mov.u32 %r37, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r37 }, [ %rd35 + 0 ];
	// end inline asm
	mov.b32 	%f35, %r37;
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r38 }, [ %rd36 + 0 ];
	// end inline asm
	mov.b32 	%f36, %r38;
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r39 }, [ %rd37 + 0 ];
	// end inline asm
	mov.b32 	%f37, %r39;
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r40 }, [ %rd38 + 0 ];
	// end inline asm
	mov.b32 	%f38, %r40;
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r41 }, [ %rd39 + 0 ];
	// end inline asm
	mov.b32 	%f39, %r41;
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r42 }, [ %rd40 + 0 ];
	// end inline asm
	mov.b32 	%f40, %r42;
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r43 }, [ %rd41 + 0 ];
	// end inline asm
	mov.b32 	%f41, %r43;
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r44 }, [ %rd42 + 0 ];
	// end inline asm
	mov.b32 	%f42, %r44;
	// begin inline asm
	mov.u32 %r45, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r45 }, [ %rd43 + 0 ];
	// end inline asm
	mov.b32 	%f43, %r45;
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r46 }, [ %rd44 + 0 ];
	// end inline asm
	mov.b32 	%f44, %r46;
	// begin inline asm
	mov.u32 %r47, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r47 }, [ %rd45 + 0 ];
	// end inline asm
	mov.b32 	%f45, %r47;
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r48 }, [ %rd46 + 0 ];
	// end inline asm
	mov.b32 	%f46, %r48;
	// begin inline asm
	mov.u32 %r49, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r49 }, [ %rd47 + 0 ];
	// end inline asm
	mov.b32 	%f47, %r49;
	// begin inline asm
	mov.u32 %r50, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r50 }, [ %rd48 + 0 ];
	// end inline asm
	mov.b32 	%f48, %r50;
	.loc	1 37 42                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:37:42
	add.s32 	%r335, %r268, 15;
	.loc	1 37 50                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:37:50
	add.s32 	%r336, %r335, %r269;
	add.s32 	%r337, %r335, %r270;
	add.s32 	%r338, %r335, %r271;
	add.s32 	%r339, %r335, %r272;
	add.s32 	%r340, %r335, %r273;
	add.s32 	%r341, %r335, %r274;
	add.s32 	%r342, %r335, %r275;
	add.s32 	%r343, %r335, %r276;
	add.s32 	%r344, %r335, %r277;
	add.s32 	%r345, %r335, %r278;
	add.s32 	%r346, %r335, %r279;
	add.s32 	%r347, %r335, %r280;
	add.s32 	%r348, %r335, %r281;
	add.s32 	%r349, %r335, %r282;
	add.s32 	%r350, %r335, %r283;
	add.s32 	%r351, %r335, %r284;
	.loc	1 37 30                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:37:30
	mul.wide.s32 	%rd201, %r336, 4;
	add.s64 	%rd49, %rd150, %rd201;
	mul.wide.s32 	%rd202, %r337, 4;
	add.s64 	%rd50, %rd150, %rd202;
	mul.wide.s32 	%rd203, %r338, 4;
	add.s64 	%rd51, %rd150, %rd203;
	mul.wide.s32 	%rd204, %r339, 4;
	add.s64 	%rd52, %rd150, %rd204;
	mul.wide.s32 	%rd205, %r340, 4;
	add.s64 	%rd53, %rd150, %rd205;
	mul.wide.s32 	%rd206, %r341, 4;
	add.s64 	%rd54, %rd150, %rd206;
	mul.wide.s32 	%rd207, %r342, 4;
	add.s64 	%rd55, %rd150, %rd207;
	mul.wide.s32 	%rd208, %r343, 4;
	add.s64 	%rd56, %rd150, %rd208;
	mul.wide.s32 	%rd209, %r344, 4;
	add.s64 	%rd57, %rd150, %rd209;
	mul.wide.s32 	%rd210, %r345, 4;
	add.s64 	%rd58, %rd150, %rd210;
	mul.wide.s32 	%rd211, %r346, 4;
	add.s64 	%rd59, %rd150, %rd211;
	mul.wide.s32 	%rd212, %r347, 4;
	add.s64 	%rd60, %rd150, %rd212;
	mul.wide.s32 	%rd213, %r348, 4;
	add.s64 	%rd61, %rd150, %rd213;
	mul.wide.s32 	%rd214, %r349, 4;
	add.s64 	%rd62, %rd150, %rd214;
	mul.wide.s32 	%rd215, %r350, 4;
	add.s64 	%rd63, %rd150, %rd215;
	mul.wide.s32 	%rd216, %r351, 4;
	add.s64 	%rd64, %rd150, %rd216;
	.loc	1 37 59                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:37:59
	// begin inline asm
	mov.u32 %r51, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r51 }, [ %rd49 + 0 ];
	// end inline asm
	mov.b32 	%f49, %r51;
	// begin inline asm
	mov.u32 %r52, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r52 }, [ %rd50 + 0 ];
	// end inline asm
	mov.b32 	%f50, %r52;
	// begin inline asm
	mov.u32 %r53, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r53 }, [ %rd51 + 0 ];
	// end inline asm
	mov.b32 	%f51, %r53;
	// begin inline asm
	mov.u32 %r54, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r54 }, [ %rd52 + 0 ];
	// end inline asm
	mov.b32 	%f52, %r54;
	// begin inline asm
	mov.u32 %r55, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r55 }, [ %rd53 + 0 ];
	// end inline asm
	mov.b32 	%f53, %r55;
	// begin inline asm
	mov.u32 %r56, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r56 }, [ %rd54 + 0 ];
	// end inline asm
	mov.b32 	%f54, %r56;
	// begin inline asm
	mov.u32 %r57, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r57 }, [ %rd55 + 0 ];
	// end inline asm
	mov.b32 	%f55, %r57;
	// begin inline asm
	mov.u32 %r58, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r58 }, [ %rd56 + 0 ];
	// end inline asm
	mov.b32 	%f56, %r58;
	// begin inline asm
	mov.u32 %r59, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r59 }, [ %rd57 + 0 ];
	// end inline asm
	mov.b32 	%f57, %r59;
	// begin inline asm
	mov.u32 %r60, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r60 }, [ %rd58 + 0 ];
	// end inline asm
	mov.b32 	%f58, %r60;
	// begin inline asm
	mov.u32 %r61, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r61 }, [ %rd59 + 0 ];
	// end inline asm
	mov.b32 	%f59, %r61;
	// begin inline asm
	mov.u32 %r62, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r62 }, [ %rd60 + 0 ];
	// end inline asm
	mov.b32 	%f60, %r62;
	// begin inline asm
	mov.u32 %r63, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r63 }, [ %rd61 + 0 ];
	// end inline asm
	mov.b32 	%f61, %r63;
	// begin inline asm
	mov.u32 %r64, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r64 }, [ %rd62 + 0 ];
	// end inline asm
	mov.b32 	%f62, %r64;
	// begin inline asm
	mov.u32 %r65, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r65 }, [ %rd63 + 0 ];
	// end inline asm
	mov.b32 	%f63, %r65;
	// begin inline asm
	mov.u32 %r66, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r66 }, [ %rd64 + 0 ];
	// end inline asm
	mov.b32 	%f64, %r66;
	.loc	1 38 42                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:38:42
	add.s32 	%r352, %r268, 16;
	.loc	1 38 50                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:38:50
	add.s32 	%r353, %r352, %r269;
	add.s32 	%r354, %r352, %r270;
	add.s32 	%r355, %r352, %r271;
	add.s32 	%r356, %r352, %r272;
	add.s32 	%r357, %r352, %r273;
	add.s32 	%r358, %r352, %r274;
	add.s32 	%r359, %r352, %r275;
	add.s32 	%r360, %r352, %r276;
	add.s32 	%r361, %r352, %r277;
	add.s32 	%r362, %r352, %r278;
	add.s32 	%r363, %r352, %r279;
	add.s32 	%r364, %r352, %r280;
	add.s32 	%r365, %r352, %r281;
	add.s32 	%r366, %r352, %r282;
	add.s32 	%r367, %r352, %r283;
	add.s32 	%r368, %r352, %r284;
	.loc	1 38 30                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:38:30
	mul.wide.s32 	%rd217, %r353, 4;
	add.s64 	%rd65, %rd150, %rd217;
	mul.wide.s32 	%rd218, %r354, 4;
	add.s64 	%rd66, %rd150, %rd218;
	mul.wide.s32 	%rd219, %r355, 4;
	add.s64 	%rd67, %rd150, %rd219;
	mul.wide.s32 	%rd220, %r356, 4;
	add.s64 	%rd68, %rd150, %rd220;
	mul.wide.s32 	%rd221, %r357, 4;
	add.s64 	%rd69, %rd150, %rd221;
	mul.wide.s32 	%rd222, %r358, 4;
	add.s64 	%rd70, %rd150, %rd222;
	mul.wide.s32 	%rd223, %r359, 4;
	add.s64 	%rd71, %rd150, %rd223;
	mul.wide.s32 	%rd224, %r360, 4;
	add.s64 	%rd72, %rd150, %rd224;
	mul.wide.s32 	%rd225, %r361, 4;
	add.s64 	%rd73, %rd150, %rd225;
	mul.wide.s32 	%rd226, %r362, 4;
	add.s64 	%rd74, %rd150, %rd226;
	mul.wide.s32 	%rd227, %r363, 4;
	add.s64 	%rd75, %rd150, %rd227;
	mul.wide.s32 	%rd228, %r364, 4;
	add.s64 	%rd76, %rd150, %rd228;
	mul.wide.s32 	%rd229, %r365, 4;
	add.s64 	%rd77, %rd150, %rd229;
	mul.wide.s32 	%rd230, %r366, 4;
	add.s64 	%rd78, %rd150, %rd230;
	mul.wide.s32 	%rd231, %r367, 4;
	add.s64 	%rd79, %rd150, %rd231;
	mul.wide.s32 	%rd232, %r368, 4;
	add.s64 	%rd80, %rd150, %rd232;
	.loc	1 38 59                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:38:59
	// begin inline asm
	mov.u32 %r67, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r67 }, [ %rd65 + 0 ];
	// end inline asm
	mov.b32 	%f65, %r67;
	// begin inline asm
	mov.u32 %r68, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r68 }, [ %rd66 + 0 ];
	// end inline asm
	mov.b32 	%f66, %r68;
	// begin inline asm
	mov.u32 %r69, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r69 }, [ %rd67 + 0 ];
	// end inline asm
	mov.b32 	%f67, %r69;
	// begin inline asm
	mov.u32 %r70, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r70 }, [ %rd68 + 0 ];
	// end inline asm
	mov.b32 	%f68, %r70;
	// begin inline asm
	mov.u32 %r71, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r71 }, [ %rd69 + 0 ];
	// end inline asm
	mov.b32 	%f69, %r71;
	// begin inline asm
	mov.u32 %r72, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r72 }, [ %rd70 + 0 ];
	// end inline asm
	mov.b32 	%f70, %r72;
	// begin inline asm
	mov.u32 %r73, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r73 }, [ %rd71 + 0 ];
	// end inline asm
	mov.b32 	%f71, %r73;
	// begin inline asm
	mov.u32 %r74, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r74 }, [ %rd72 + 0 ];
	// end inline asm
	mov.b32 	%f72, %r74;
	// begin inline asm
	mov.u32 %r75, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r75 }, [ %rd73 + 0 ];
	// end inline asm
	mov.b32 	%f73, %r75;
	// begin inline asm
	mov.u32 %r76, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r76 }, [ %rd74 + 0 ];
	// end inline asm
	mov.b32 	%f74, %r76;
	// begin inline asm
	mov.u32 %r77, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r77 }, [ %rd75 + 0 ];
	// end inline asm
	mov.b32 	%f75, %r77;
	// begin inline asm
	mov.u32 %r78, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r78 }, [ %rd76 + 0 ];
	// end inline asm
	mov.b32 	%f76, %r78;
	// begin inline asm
	mov.u32 %r79, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r79 }, [ %rd77 + 0 ];
	// end inline asm
	mov.b32 	%f77, %r79;
	// begin inline asm
	mov.u32 %r80, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r80 }, [ %rd78 + 0 ];
	// end inline asm
	mov.b32 	%f78, %r80;
	// begin inline asm
	mov.u32 %r81, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r81 }, [ %rd79 + 0 ];
	// end inline asm
	mov.b32 	%f79, %r81;
	// begin inline asm
	mov.u32 %r82, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r82 }, [ %rd80 + 0 ];
	// end inline asm
	mov.b32 	%f80, %r82;
	.loc	1 39 42                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:39:42
	add.s32 	%r369, %r268, 17;
	.loc	1 39 50                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:39:50
	add.s32 	%r370, %r369, %r269;
	add.s32 	%r371, %r369, %r270;
	add.s32 	%r372, %r369, %r271;
	add.s32 	%r373, %r369, %r272;
	add.s32 	%r374, %r369, %r273;
	add.s32 	%r375, %r369, %r274;
	add.s32 	%r376, %r369, %r275;
	add.s32 	%r377, %r369, %r276;
	add.s32 	%r378, %r369, %r277;
	add.s32 	%r379, %r369, %r278;
	add.s32 	%r380, %r369, %r279;
	add.s32 	%r381, %r369, %r280;
	add.s32 	%r382, %r369, %r281;
	add.s32 	%r383, %r369, %r282;
	add.s32 	%r384, %r369, %r283;
	add.s32 	%r385, %r369, %r284;
	.loc	1 39 30                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:39:30
	mul.wide.s32 	%rd233, %r370, 4;
	add.s64 	%rd81, %rd150, %rd233;
	mul.wide.s32 	%rd234, %r371, 4;
	add.s64 	%rd82, %rd150, %rd234;
	mul.wide.s32 	%rd235, %r372, 4;
	add.s64 	%rd83, %rd150, %rd235;
	mul.wide.s32 	%rd236, %r373, 4;
	add.s64 	%rd84, %rd150, %rd236;
	mul.wide.s32 	%rd237, %r374, 4;
	add.s64 	%rd85, %rd150, %rd237;
	mul.wide.s32 	%rd238, %r375, 4;
	add.s64 	%rd86, %rd150, %rd238;
	mul.wide.s32 	%rd239, %r376, 4;
	add.s64 	%rd87, %rd150, %rd239;
	mul.wide.s32 	%rd240, %r377, 4;
	add.s64 	%rd88, %rd150, %rd240;
	mul.wide.s32 	%rd241, %r378, 4;
	add.s64 	%rd89, %rd150, %rd241;
	mul.wide.s32 	%rd242, %r379, 4;
	add.s64 	%rd90, %rd150, %rd242;
	mul.wide.s32 	%rd243, %r380, 4;
	add.s64 	%rd91, %rd150, %rd243;
	mul.wide.s32 	%rd244, %r381, 4;
	add.s64 	%rd92, %rd150, %rd244;
	mul.wide.s32 	%rd245, %r382, 4;
	add.s64 	%rd93, %rd150, %rd245;
	mul.wide.s32 	%rd246, %r383, 4;
	add.s64 	%rd94, %rd150, %rd246;
	mul.wide.s32 	%rd247, %r384, 4;
	add.s64 	%rd95, %rd150, %rd247;
	mul.wide.s32 	%rd248, %r385, 4;
	add.s64 	%rd96, %rd150, %rd248;
	.loc	1 39 59                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:39:59
	// begin inline asm
	mov.u32 %r83, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r83 }, [ %rd81 + 0 ];
	// end inline asm
	mov.b32 	%f81, %r83;
	// begin inline asm
	mov.u32 %r84, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r84 }, [ %rd82 + 0 ];
	// end inline asm
	mov.b32 	%f82, %r84;
	// begin inline asm
	mov.u32 %r85, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r85 }, [ %rd83 + 0 ];
	// end inline asm
	mov.b32 	%f83, %r85;
	// begin inline asm
	mov.u32 %r86, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r86 }, [ %rd84 + 0 ];
	// end inline asm
	mov.b32 	%f84, %r86;
	// begin inline asm
	mov.u32 %r87, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r87 }, [ %rd85 + 0 ];
	// end inline asm
	mov.b32 	%f85, %r87;
	// begin inline asm
	mov.u32 %r88, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r88 }, [ %rd86 + 0 ];
	// end inline asm
	mov.b32 	%f86, %r88;
	// begin inline asm
	mov.u32 %r89, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r89 }, [ %rd87 + 0 ];
	// end inline asm
	mov.b32 	%f87, %r89;
	// begin inline asm
	mov.u32 %r90, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r90 }, [ %rd88 + 0 ];
	// end inline asm
	mov.b32 	%f88, %r90;
	// begin inline asm
	mov.u32 %r91, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r91 }, [ %rd89 + 0 ];
	// end inline asm
	mov.b32 	%f89, %r91;
	// begin inline asm
	mov.u32 %r92, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r92 }, [ %rd90 + 0 ];
	// end inline asm
	mov.b32 	%f90, %r92;
	// begin inline asm
	mov.u32 %r93, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r93 }, [ %rd91 + 0 ];
	// end inline asm
	mov.b32 	%f91, %r93;
	// begin inline asm
	mov.u32 %r94, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r94 }, [ %rd92 + 0 ];
	// end inline asm
	mov.b32 	%f92, %r94;
	// begin inline asm
	mov.u32 %r95, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r95 }, [ %rd93 + 0 ];
	// end inline asm
	mov.b32 	%f93, %r95;
	// begin inline asm
	mov.u32 %r96, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r96 }, [ %rd94 + 0 ];
	// end inline asm
	mov.b32 	%f94, %r96;
	// begin inline asm
	mov.u32 %r97, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r97 }, [ %rd95 + 0 ];
	// end inline asm
	mov.b32 	%f95, %r97;
	// begin inline asm
	mov.u32 %r98, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r98 }, [ %rd96 + 0 ];
	// end inline asm
	mov.b32 	%f96, %r98;
	.loc	1 40 43                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:40:43
	add.s32 	%r386, %r268, 30;
	.loc	1 40 51                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:40:51
	add.s32 	%r387, %r386, %r269;
	add.s32 	%r388, %r386, %r270;
	add.s32 	%r389, %r386, %r271;
	add.s32 	%r390, %r386, %r272;
	add.s32 	%r391, %r386, %r273;
	add.s32 	%r392, %r386, %r274;
	add.s32 	%r393, %r386, %r275;
	add.s32 	%r394, %r386, %r276;
	add.s32 	%r395, %r386, %r277;
	add.s32 	%r396, %r386, %r278;
	add.s32 	%r397, %r386, %r279;
	add.s32 	%r398, %r386, %r280;
	add.s32 	%r399, %r386, %r281;
	add.s32 	%r400, %r386, %r282;
	add.s32 	%r401, %r386, %r283;
	add.s32 	%r402, %r386, %r284;
	.loc	1 40 31                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:40:31
	mul.wide.s32 	%rd249, %r387, 4;
	add.s64 	%rd97, %rd150, %rd249;
	mul.wide.s32 	%rd250, %r388, 4;
	add.s64 	%rd98, %rd150, %rd250;
	mul.wide.s32 	%rd251, %r389, 4;
	add.s64 	%rd99, %rd150, %rd251;
	mul.wide.s32 	%rd252, %r390, 4;
	add.s64 	%rd100, %rd150, %rd252;
	mul.wide.s32 	%rd253, %r391, 4;
	add.s64 	%rd101, %rd150, %rd253;
	mul.wide.s32 	%rd254, %r392, 4;
	add.s64 	%rd102, %rd150, %rd254;
	mul.wide.s32 	%rd255, %r393, 4;
	add.s64 	%rd103, %rd150, %rd255;
	mul.wide.s32 	%rd256, %r394, 4;
	add.s64 	%rd104, %rd150, %rd256;
	mul.wide.s32 	%rd257, %r395, 4;
	add.s64 	%rd105, %rd150, %rd257;
	mul.wide.s32 	%rd258, %r396, 4;
	add.s64 	%rd106, %rd150, %rd258;
	mul.wide.s32 	%rd259, %r397, 4;
	add.s64 	%rd107, %rd150, %rd259;
	mul.wide.s32 	%rd260, %r398, 4;
	add.s64 	%rd108, %rd150, %rd260;
	mul.wide.s32 	%rd261, %r399, 4;
	add.s64 	%rd109, %rd150, %rd261;
	mul.wide.s32 	%rd262, %r400, 4;
	add.s64 	%rd110, %rd150, %rd262;
	mul.wide.s32 	%rd263, %r401, 4;
	add.s64 	%rd111, %rd150, %rd263;
	mul.wide.s32 	%rd264, %r402, 4;
	add.s64 	%rd112, %rd150, %rd264;
	.loc	1 40 60                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:40:60
	// begin inline asm
	mov.u32 %r99, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r99 }, [ %rd97 + 0 ];
	// end inline asm
	mov.b32 	%f97, %r99;
	// begin inline asm
	mov.u32 %r100, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r100 }, [ %rd98 + 0 ];
	// end inline asm
	mov.b32 	%f98, %r100;
	// begin inline asm
	mov.u32 %r101, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r101 }, [ %rd99 + 0 ];
	// end inline asm
	mov.b32 	%f99, %r101;
	// begin inline asm
	mov.u32 %r102, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r102 }, [ %rd100 + 0 ];
	// end inline asm
	mov.b32 	%f100, %r102;
	// begin inline asm
	mov.u32 %r103, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r103 }, [ %rd101 + 0 ];
	// end inline asm
	mov.b32 	%f101, %r103;
	// begin inline asm
	mov.u32 %r104, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r104 }, [ %rd102 + 0 ];
	// end inline asm
	mov.b32 	%f102, %r104;
	// begin inline asm
	mov.u32 %r105, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r105 }, [ %rd103 + 0 ];
	// end inline asm
	mov.b32 	%f103, %r105;
	// begin inline asm
	mov.u32 %r106, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r106 }, [ %rd104 + 0 ];
	// end inline asm
	mov.b32 	%f104, %r106;
	// begin inline asm
	mov.u32 %r107, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r107 }, [ %rd105 + 0 ];
	// end inline asm
	mov.b32 	%f105, %r107;
	// begin inline asm
	mov.u32 %r108, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r108 }, [ %rd106 + 0 ];
	// end inline asm
	mov.b32 	%f106, %r108;
	// begin inline asm
	mov.u32 %r109, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r109 }, [ %rd107 + 0 ];
	// end inline asm
	mov.b32 	%f107, %r109;
	// begin inline asm
	mov.u32 %r110, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r110 }, [ %rd108 + 0 ];
	// end inline asm
	mov.b32 	%f108, %r110;
	// begin inline asm
	mov.u32 %r111, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r111 }, [ %rd109 + 0 ];
	// end inline asm
	mov.b32 	%f109, %r111;
	// begin inline asm
	mov.u32 %r112, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r112 }, [ %rd110 + 0 ];
	// end inline asm
	mov.b32 	%f110, %r112;
	// begin inline asm
	mov.u32 %r113, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r113 }, [ %rd111 + 0 ];
	// end inline asm
	mov.b32 	%f111, %r113;
	// begin inline asm
	mov.u32 %r114, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r114 }, [ %rd112 + 0 ];
	// end inline asm
	mov.b32 	%f112, %r114;
	.loc	1 41 43                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:41:43
	add.s32 	%r403, %r268, 31;
	.loc	1 41 51                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:41:51
	add.s32 	%r404, %r403, %r269;
	add.s32 	%r405, %r403, %r270;
	add.s32 	%r406, %r403, %r271;
	add.s32 	%r407, %r403, %r272;
	add.s32 	%r408, %r403, %r273;
	add.s32 	%r409, %r403, %r274;
	add.s32 	%r410, %r403, %r275;
	add.s32 	%r411, %r403, %r276;
	add.s32 	%r412, %r403, %r277;
	add.s32 	%r413, %r403, %r278;
	add.s32 	%r414, %r403, %r279;
	add.s32 	%r415, %r403, %r280;
	add.s32 	%r416, %r403, %r281;
	add.s32 	%r417, %r403, %r282;
	add.s32 	%r418, %r403, %r283;
	add.s32 	%r419, %r403, %r284;
	.loc	1 41 31                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:41:31
	mul.wide.s32 	%rd265, %r404, 4;
	add.s64 	%rd113, %rd150, %rd265;
	mul.wide.s32 	%rd266, %r405, 4;
	add.s64 	%rd114, %rd150, %rd266;
	mul.wide.s32 	%rd267, %r406, 4;
	add.s64 	%rd115, %rd150, %rd267;
	mul.wide.s32 	%rd268, %r407, 4;
	add.s64 	%rd116, %rd150, %rd268;
	mul.wide.s32 	%rd269, %r408, 4;
	add.s64 	%rd117, %rd150, %rd269;
	mul.wide.s32 	%rd270, %r409, 4;
	add.s64 	%rd118, %rd150, %rd270;
	mul.wide.s32 	%rd271, %r410, 4;
	add.s64 	%rd119, %rd150, %rd271;
	mul.wide.s32 	%rd272, %r411, 4;
	add.s64 	%rd120, %rd150, %rd272;
	mul.wide.s32 	%rd273, %r412, 4;
	add.s64 	%rd121, %rd150, %rd273;
	mul.wide.s32 	%rd274, %r413, 4;
	add.s64 	%rd122, %rd150, %rd274;
	mul.wide.s32 	%rd275, %r414, 4;
	add.s64 	%rd123, %rd150, %rd275;
	mul.wide.s32 	%rd276, %r415, 4;
	add.s64 	%rd124, %rd150, %rd276;
	mul.wide.s32 	%rd277, %r416, 4;
	add.s64 	%rd125, %rd150, %rd277;
	mul.wide.s32 	%rd278, %r417, 4;
	add.s64 	%rd126, %rd150, %rd278;
	mul.wide.s32 	%rd279, %r418, 4;
	add.s64 	%rd127, %rd150, %rd279;
	mul.wide.s32 	%rd280, %r419, 4;
	add.s64 	%rd128, %rd150, %rd280;
	.loc	1 41 60                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:41:60
	// begin inline asm
	mov.u32 %r115, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r115 }, [ %rd113 + 0 ];
	// end inline asm
	mov.b32 	%f113, %r115;
	// begin inline asm
	mov.u32 %r116, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r116 }, [ %rd114 + 0 ];
	// end inline asm
	mov.b32 	%f114, %r116;
	// begin inline asm
	mov.u32 %r117, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r117 }, [ %rd115 + 0 ];
	// end inline asm
	mov.b32 	%f115, %r117;
	// begin inline asm
	mov.u32 %r118, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r118 }, [ %rd116 + 0 ];
	// end inline asm
	mov.b32 	%f116, %r118;
	// begin inline asm
	mov.u32 %r119, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r119 }, [ %rd117 + 0 ];
	// end inline asm
	mov.b32 	%f117, %r119;
	// begin inline asm
	mov.u32 %r120, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r120 }, [ %rd118 + 0 ];
	// end inline asm
	mov.b32 	%f118, %r120;
	// begin inline asm
	mov.u32 %r121, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r121 }, [ %rd119 + 0 ];
	// end inline asm
	mov.b32 	%f119, %r121;
	// begin inline asm
	mov.u32 %r122, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r122 }, [ %rd120 + 0 ];
	// end inline asm
	mov.b32 	%f120, %r122;
	// begin inline asm
	mov.u32 %r123, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r123 }, [ %rd121 + 0 ];
	// end inline asm
	mov.b32 	%f121, %r123;
	// begin inline asm
	mov.u32 %r124, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r124 }, [ %rd122 + 0 ];
	// end inline asm
	mov.b32 	%f122, %r124;
	// begin inline asm
	mov.u32 %r125, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r125 }, [ %rd123 + 0 ];
	// end inline asm
	mov.b32 	%f123, %r125;
	// begin inline asm
	mov.u32 %r126, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r126 }, [ %rd124 + 0 ];
	// end inline asm
	mov.b32 	%f124, %r126;
	// begin inline asm
	mov.u32 %r127, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r127 }, [ %rd125 + 0 ];
	// end inline asm
	mov.b32 	%f125, %r127;
	// begin inline asm
	mov.u32 %r128, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r128 }, [ %rd126 + 0 ];
	// end inline asm
	mov.b32 	%f126, %r128;
	// begin inline asm
	mov.u32 %r129, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r129 }, [ %rd127 + 0 ];
	// end inline asm
	mov.b32 	%f127, %r129;
	// begin inline asm
	mov.u32 %r130, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r130 }, [ %rd128 + 0 ];
	// end inline asm
	mov.b32 	%f128, %r130;
	.loc	1 42 43                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:42:43
	add.s32 	%r420, %r268, 32;
	.loc	1 42 51                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:42:51
	add.s32 	%r421, %r420, %r269;
	add.s32 	%r422, %r420, %r270;
	add.s32 	%r423, %r420, %r271;
	add.s32 	%r424, %r420, %r272;
	add.s32 	%r425, %r420, %r273;
	add.s32 	%r426, %r420, %r274;
	add.s32 	%r427, %r420, %r275;
	add.s32 	%r428, %r420, %r276;
	add.s32 	%r429, %r420, %r277;
	add.s32 	%r430, %r420, %r278;
	add.s32 	%r431, %r420, %r279;
	add.s32 	%r432, %r420, %r280;
	add.s32 	%r433, %r420, %r281;
	add.s32 	%r434, %r420, %r282;
	add.s32 	%r435, %r420, %r283;
	add.s32 	%r436, %r420, %r284;
	.loc	1 42 31                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:42:31
	mul.wide.s32 	%rd281, %r421, 4;
	add.s64 	%rd129, %rd150, %rd281;
	mul.wide.s32 	%rd282, %r422, 4;
	add.s64 	%rd130, %rd150, %rd282;
	mul.wide.s32 	%rd283, %r423, 4;
	add.s64 	%rd131, %rd150, %rd283;
	mul.wide.s32 	%rd284, %r424, 4;
	add.s64 	%rd132, %rd150, %rd284;
	mul.wide.s32 	%rd285, %r425, 4;
	add.s64 	%rd133, %rd150, %rd285;
	mul.wide.s32 	%rd286, %r426, 4;
	add.s64 	%rd134, %rd150, %rd286;
	mul.wide.s32 	%rd287, %r427, 4;
	add.s64 	%rd135, %rd150, %rd287;
	mul.wide.s32 	%rd288, %r428, 4;
	add.s64 	%rd136, %rd150, %rd288;
	mul.wide.s32 	%rd289, %r429, 4;
	add.s64 	%rd137, %rd150, %rd289;
	mul.wide.s32 	%rd290, %r430, 4;
	add.s64 	%rd138, %rd150, %rd290;
	mul.wide.s32 	%rd291, %r431, 4;
	add.s64 	%rd139, %rd150, %rd291;
	mul.wide.s32 	%rd292, %r432, 4;
	add.s64 	%rd140, %rd150, %rd292;
	mul.wide.s32 	%rd293, %r433, 4;
	add.s64 	%rd141, %rd150, %rd293;
	mul.wide.s32 	%rd294, %r434, 4;
	add.s64 	%rd142, %rd150, %rd294;
	mul.wide.s32 	%rd295, %r435, 4;
	add.s64 	%rd143, %rd150, %rd295;
	mul.wide.s32 	%rd296, %r436, 4;
	add.s64 	%rd144, %rd150, %rd296;
	.loc	1 42 60                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:42:60
	// begin inline asm
	mov.u32 %r131, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r131 }, [ %rd129 + 0 ];
	// end inline asm
	mov.b32 	%f129, %r131;
	// begin inline asm
	mov.u32 %r132, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r132 }, [ %rd130 + 0 ];
	// end inline asm
	mov.b32 	%f130, %r132;
	// begin inline asm
	mov.u32 %r133, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r133 }, [ %rd131 + 0 ];
	// end inline asm
	mov.b32 	%f131, %r133;
	// begin inline asm
	mov.u32 %r134, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r134 }, [ %rd132 + 0 ];
	// end inline asm
	mov.b32 	%f132, %r134;
	// begin inline asm
	mov.u32 %r135, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r135 }, [ %rd133 + 0 ];
	// end inline asm
	mov.b32 	%f133, %r135;
	// begin inline asm
	mov.u32 %r136, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r136 }, [ %rd134 + 0 ];
	// end inline asm
	mov.b32 	%f134, %r136;
	// begin inline asm
	mov.u32 %r137, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r137 }, [ %rd135 + 0 ];
	// end inline asm
	mov.b32 	%f135, %r137;
	// begin inline asm
	mov.u32 %r138, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r138 }, [ %rd136 + 0 ];
	// end inline asm
	mov.b32 	%f136, %r138;
	// begin inline asm
	mov.u32 %r139, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r139 }, [ %rd137 + 0 ];
	// end inline asm
	mov.b32 	%f137, %r139;
	// begin inline asm
	mov.u32 %r140, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r140 }, [ %rd138 + 0 ];
	// end inline asm
	mov.b32 	%f138, %r140;
	// begin inline asm
	mov.u32 %r141, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r141 }, [ %rd139 + 0 ];
	// end inline asm
	mov.b32 	%f139, %r141;
	// begin inline asm
	mov.u32 %r142, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r142 }, [ %rd140 + 0 ];
	// end inline asm
	mov.b32 	%f140, %r142;
	// begin inline asm
	mov.u32 %r143, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r143 }, [ %rd141 + 0 ];
	// end inline asm
	mov.b32 	%f141, %r143;
	// begin inline asm
	mov.u32 %r144, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r144 }, [ %rd142 + 0 ];
	// end inline asm
	mov.b32 	%f142, %r144;
	// begin inline asm
	mov.u32 %r145, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r145 }, [ %rd143 + 0 ];
	// end inline asm
	mov.b32 	%f143, %r145;
	// begin inline asm
	mov.u32 %r146, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r146 }, [ %rd144 + 0 ];
	// end inline asm
	mov.b32 	%f144, %r146;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p203, %f17, %f1;
	setp.gt.f32 	%p204, %f18, %f2;
	setp.gt.f32 	%p205, %f19, %f3;
	setp.gt.f32 	%p206, %f20, %f4;
	setp.gt.f32 	%p207, %f21, %f5;
	setp.gt.f32 	%p208, %f22, %f6;
	setp.gt.f32 	%p209, %f23, %f7;
	setp.gt.f32 	%p210, %f24, %f8;
	setp.gt.f32 	%p211, %f25, %f9;
	setp.gt.f32 	%p212, %f26, %f10;
	setp.gt.f32 	%p213, %f27, %f11;
	setp.gt.f32 	%p214, %f28, %f12;
	setp.gt.f32 	%p215, %f29, %f13;
	setp.gt.f32 	%p216, %f30, %f14;
	setp.gt.f32 	%p217, %f31, %f15;
	setp.gt.f32 	%p218, %f32, %f16;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p219, %f17, %f17;
	setp.nan.f32 	%p220, %f18, %f18;
	setp.nan.f32 	%p221, %f19, %f19;
	setp.nan.f32 	%p222, %f20, %f20;
	setp.nan.f32 	%p223, %f21, %f21;
	setp.nan.f32 	%p224, %f22, %f22;
	setp.nan.f32 	%p225, %f23, %f23;
	setp.nan.f32 	%p226, %f24, %f24;
	setp.nan.f32 	%p227, %f25, %f25;
	setp.nan.f32 	%p228, %f26, %f26;
	setp.nan.f32 	%p229, %f27, %f27;
	setp.nan.f32 	%p230, %f28, %f28;
	setp.nan.f32 	%p231, %f29, %f29;
	setp.nan.f32 	%p232, %f30, %f30;
	setp.nan.f32 	%p233, %f31, %f31;
	setp.nan.f32 	%p234, %f32, %f32;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f145, %f17, %f1, %p219;
	selp.f32 	%f146, %f17, %f145, %p203;
	selp.f32 	%f147, %f18, %f2, %p220;
	selp.f32 	%f148, %f18, %f147, %p204;
	selp.f32 	%f149, %f19, %f3, %p221;
	selp.f32 	%f150, %f19, %f149, %p205;
	selp.f32 	%f151, %f20, %f4, %p222;
	selp.f32 	%f152, %f20, %f151, %p206;
	selp.f32 	%f153, %f21, %f5, %p223;
	selp.f32 	%f154, %f21, %f153, %p207;
	selp.f32 	%f155, %f22, %f6, %p224;
	selp.f32 	%f156, %f22, %f155, %p208;
	selp.f32 	%f157, %f23, %f7, %p225;
	selp.f32 	%f158, %f23, %f157, %p209;
	selp.f32 	%f159, %f24, %f8, %p226;
	selp.f32 	%f160, %f24, %f159, %p210;
	selp.f32 	%f161, %f25, %f9, %p227;
	selp.f32 	%f162, %f25, %f161, %p211;
	selp.f32 	%f163, %f26, %f10, %p228;
	selp.f32 	%f164, %f26, %f163, %p212;
	selp.f32 	%f165, %f27, %f11, %p229;
	selp.f32 	%f166, %f27, %f165, %p213;
	selp.f32 	%f167, %f28, %f12, %p230;
	selp.f32 	%f168, %f28, %f167, %p214;
	selp.f32 	%f169, %f29, %f13, %p231;
	selp.f32 	%f170, %f29, %f169, %p215;
	selp.f32 	%f171, %f30, %f14, %p232;
	selp.f32 	%f172, %f30, %f171, %p216;
	selp.f32 	%f173, %f31, %f15, %p233;
	selp.f32 	%f174, %f31, %f173, %p217;
	selp.f32 	%f175, %f32, %f16, %p234;
	selp.f32 	%f176, %f32, %f175, %p218;
$L__tmp2:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p235, %f146, %f33;
	setp.lt.f32 	%p236, %f148, %f34;
	setp.lt.f32 	%p237, %f150, %f35;
	setp.lt.f32 	%p238, %f152, %f36;
	setp.lt.f32 	%p239, %f154, %f37;
	setp.lt.f32 	%p240, %f156, %f38;
	setp.lt.f32 	%p241, %f158, %f39;
	setp.lt.f32 	%p242, %f160, %f40;
	setp.lt.f32 	%p243, %f162, %f41;
	setp.lt.f32 	%p244, %f164, %f42;
	setp.lt.f32 	%p245, %f166, %f43;
	setp.lt.f32 	%p246, %f168, %f44;
	setp.lt.f32 	%p247, %f170, %f45;
	setp.lt.f32 	%p248, %f172, %f46;
	setp.lt.f32 	%p249, %f174, %f47;
	setp.lt.f32 	%p250, %f176, %f48;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p251, %f33, %f33;
	setp.nan.f32 	%p252, %f34, %f34;
	setp.nan.f32 	%p253, %f35, %f35;
	setp.nan.f32 	%p254, %f36, %f36;
	setp.nan.f32 	%p255, %f37, %f37;
	setp.nan.f32 	%p256, %f38, %f38;
	setp.nan.f32 	%p257, %f39, %f39;
	setp.nan.f32 	%p258, %f40, %f40;
	setp.nan.f32 	%p259, %f41, %f41;
	setp.nan.f32 	%p260, %f42, %f42;
	setp.nan.f32 	%p261, %f43, %f43;
	setp.nan.f32 	%p262, %f44, %f44;
	setp.nan.f32 	%p263, %f45, %f45;
	setp.nan.f32 	%p264, %f46, %f46;
	setp.nan.f32 	%p265, %f47, %f47;
	setp.nan.f32 	%p266, %f48, %f48;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f177, %f33, %f146, %p251;
	selp.f32 	%f178, %f33, %f177, %p235;
	selp.f32 	%f179, %f34, %f148, %p252;
	selp.f32 	%f180, %f34, %f179, %p236;
	selp.f32 	%f181, %f35, %f150, %p253;
	selp.f32 	%f182, %f35, %f181, %p237;
	selp.f32 	%f183, %f36, %f152, %p254;
	selp.f32 	%f184, %f36, %f183, %p238;
	selp.f32 	%f185, %f37, %f154, %p255;
	selp.f32 	%f186, %f37, %f185, %p239;
	selp.f32 	%f187, %f38, %f156, %p256;
	selp.f32 	%f188, %f38, %f187, %p240;
	selp.f32 	%f189, %f39, %f158, %p257;
	selp.f32 	%f190, %f39, %f189, %p241;
	selp.f32 	%f191, %f40, %f160, %p258;
	selp.f32 	%f192, %f40, %f191, %p242;
	selp.f32 	%f193, %f41, %f162, %p259;
	selp.f32 	%f194, %f41, %f193, %p243;
	selp.f32 	%f195, %f42, %f164, %p260;
	selp.f32 	%f196, %f42, %f195, %p244;
	selp.f32 	%f197, %f43, %f166, %p261;
	selp.f32 	%f198, %f43, %f197, %p245;
	selp.f32 	%f199, %f44, %f168, %p262;
	selp.f32 	%f200, %f44, %f199, %p246;
	selp.f32 	%f201, %f45, %f170, %p263;
	selp.f32 	%f202, %f45, %f201, %p247;
	selp.f32 	%f203, %f46, %f172, %p264;
	selp.f32 	%f204, %f46, %f203, %p248;
	selp.f32 	%f205, %f47, %f174, %p265;
	selp.f32 	%f206, %f47, %f205, %p249;
	selp.f32 	%f207, %f48, %f176, %p266;
	selp.f32 	%f208, %f48, %f207, %p250;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p267, %f178, %f49;
	setp.lt.f32 	%p268, %f180, %f50;
	setp.lt.f32 	%p269, %f182, %f51;
	setp.lt.f32 	%p270, %f184, %f52;
	setp.lt.f32 	%p271, %f186, %f53;
	setp.lt.f32 	%p272, %f188, %f54;
	setp.lt.f32 	%p273, %f190, %f55;
	setp.lt.f32 	%p274, %f192, %f56;
	setp.lt.f32 	%p275, %f194, %f57;
	setp.lt.f32 	%p276, %f196, %f58;
	setp.lt.f32 	%p277, %f198, %f59;
	setp.lt.f32 	%p278, %f200, %f60;
	setp.lt.f32 	%p279, %f202, %f61;
	setp.lt.f32 	%p280, %f204, %f62;
	setp.lt.f32 	%p281, %f206, %f63;
	setp.lt.f32 	%p282, %f208, %f64;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p283, %f49, %f49;
	setp.nan.f32 	%p284, %f50, %f50;
	setp.nan.f32 	%p285, %f51, %f51;
	setp.nan.f32 	%p286, %f52, %f52;
	setp.nan.f32 	%p287, %f53, %f53;
	setp.nan.f32 	%p288, %f54, %f54;
	setp.nan.f32 	%p289, %f55, %f55;
	setp.nan.f32 	%p290, %f56, %f56;
	setp.nan.f32 	%p291, %f57, %f57;
	setp.nan.f32 	%p292, %f58, %f58;
	setp.nan.f32 	%p293, %f59, %f59;
	setp.nan.f32 	%p294, %f60, %f60;
	setp.nan.f32 	%p295, %f61, %f61;
	setp.nan.f32 	%p296, %f62, %f62;
	setp.nan.f32 	%p297, %f63, %f63;
	setp.nan.f32 	%p298, %f64, %f64;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f209, %f49, %f178, %p283;
	selp.f32 	%f210, %f49, %f209, %p267;
	selp.f32 	%f211, %f50, %f180, %p284;
	selp.f32 	%f212, %f50, %f211, %p268;
	selp.f32 	%f213, %f51, %f182, %p285;
	selp.f32 	%f214, %f51, %f213, %p269;
	selp.f32 	%f215, %f52, %f184, %p286;
	selp.f32 	%f216, %f52, %f215, %p270;
	selp.f32 	%f217, %f53, %f186, %p287;
	selp.f32 	%f218, %f53, %f217, %p271;
	selp.f32 	%f219, %f54, %f188, %p288;
	selp.f32 	%f220, %f54, %f219, %p272;
	selp.f32 	%f221, %f55, %f190, %p289;
	selp.f32 	%f222, %f55, %f221, %p273;
	selp.f32 	%f223, %f56, %f192, %p290;
	selp.f32 	%f224, %f56, %f223, %p274;
	selp.f32 	%f225, %f57, %f194, %p291;
	selp.f32 	%f226, %f57, %f225, %p275;
	selp.f32 	%f227, %f58, %f196, %p292;
	selp.f32 	%f228, %f58, %f227, %p276;
	selp.f32 	%f229, %f59, %f198, %p293;
	selp.f32 	%f230, %f59, %f229, %p277;
	selp.f32 	%f231, %f60, %f200, %p294;
	selp.f32 	%f232, %f60, %f231, %p278;
	selp.f32 	%f233, %f61, %f202, %p295;
	selp.f32 	%f234, %f61, %f233, %p279;
	selp.f32 	%f235, %f62, %f204, %p296;
	selp.f32 	%f236, %f62, %f235, %p280;
	selp.f32 	%f237, %f63, %f206, %p297;
	selp.f32 	%f238, %f63, %f237, %p281;
	selp.f32 	%f239, %f64, %f208, %p298;
	selp.f32 	%f240, %f64, %f239, %p282;
$L__tmp4:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p299, %f210, %f65;
	setp.lt.f32 	%p300, %f212, %f66;
	setp.lt.f32 	%p301, %f214, %f67;
	setp.lt.f32 	%p302, %f216, %f68;
	setp.lt.f32 	%p303, %f218, %f69;
	setp.lt.f32 	%p304, %f220, %f70;
	setp.lt.f32 	%p305, %f222, %f71;
	setp.lt.f32 	%p306, %f224, %f72;
	setp.lt.f32 	%p307, %f226, %f73;
	setp.lt.f32 	%p308, %f228, %f74;
	setp.lt.f32 	%p309, %f230, %f75;
	setp.lt.f32 	%p310, %f232, %f76;
	setp.lt.f32 	%p311, %f234, %f77;
	setp.lt.f32 	%p312, %f236, %f78;
	setp.lt.f32 	%p313, %f238, %f79;
	setp.lt.f32 	%p314, %f240, %f80;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p315, %f65, %f65;
	setp.nan.f32 	%p316, %f66, %f66;
	setp.nan.f32 	%p317, %f67, %f67;
	setp.nan.f32 	%p318, %f68, %f68;
	setp.nan.f32 	%p319, %f69, %f69;
	setp.nan.f32 	%p320, %f70, %f70;
	setp.nan.f32 	%p321, %f71, %f71;
	setp.nan.f32 	%p322, %f72, %f72;
	setp.nan.f32 	%p323, %f73, %f73;
	setp.nan.f32 	%p324, %f74, %f74;
	setp.nan.f32 	%p325, %f75, %f75;
	setp.nan.f32 	%p326, %f76, %f76;
	setp.nan.f32 	%p327, %f77, %f77;
	setp.nan.f32 	%p328, %f78, %f78;
	setp.nan.f32 	%p329, %f79, %f79;
	setp.nan.f32 	%p330, %f80, %f80;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f241, %f65, %f210, %p315;
	selp.f32 	%f242, %f65, %f241, %p299;
	selp.f32 	%f243, %f66, %f212, %p316;
	selp.f32 	%f244, %f66, %f243, %p300;
	selp.f32 	%f245, %f67, %f214, %p317;
	selp.f32 	%f246, %f67, %f245, %p301;
	selp.f32 	%f247, %f68, %f216, %p318;
	selp.f32 	%f248, %f68, %f247, %p302;
	selp.f32 	%f249, %f69, %f218, %p319;
	selp.f32 	%f250, %f69, %f249, %p303;
	selp.f32 	%f251, %f70, %f220, %p320;
	selp.f32 	%f252, %f70, %f251, %p304;
	selp.f32 	%f253, %f71, %f222, %p321;
	selp.f32 	%f254, %f71, %f253, %p305;
	selp.f32 	%f255, %f72, %f224, %p322;
	selp.f32 	%f256, %f72, %f255, %p306;
	selp.f32 	%f257, %f73, %f226, %p323;
	selp.f32 	%f258, %f73, %f257, %p307;
	selp.f32 	%f259, %f74, %f228, %p324;
	selp.f32 	%f260, %f74, %f259, %p308;
	selp.f32 	%f261, %f75, %f230, %p325;
	selp.f32 	%f262, %f75, %f261, %p309;
	selp.f32 	%f263, %f76, %f232, %p326;
	selp.f32 	%f264, %f76, %f263, %p310;
	selp.f32 	%f265, %f77, %f234, %p327;
	selp.f32 	%f266, %f77, %f265, %p311;
	selp.f32 	%f267, %f78, %f236, %p328;
	selp.f32 	%f268, %f78, %f267, %p312;
	selp.f32 	%f269, %f79, %f238, %p329;
	selp.f32 	%f270, %f79, %f269, %p313;
	selp.f32 	%f271, %f80, %f240, %p330;
	selp.f32 	%f272, %f80, %f271, %p314;
$L__tmp5:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p331, %f242, %f81;
	setp.lt.f32 	%p332, %f244, %f82;
	setp.lt.f32 	%p333, %f246, %f83;
	setp.lt.f32 	%p334, %f248, %f84;
	setp.lt.f32 	%p335, %f250, %f85;
	setp.lt.f32 	%p336, %f252, %f86;
	setp.lt.f32 	%p337, %f254, %f87;
	setp.lt.f32 	%p338, %f256, %f88;
	setp.lt.f32 	%p339, %f258, %f89;
	setp.lt.f32 	%p340, %f260, %f90;
	setp.lt.f32 	%p341, %f262, %f91;
	setp.lt.f32 	%p342, %f264, %f92;
	setp.lt.f32 	%p343, %f266, %f93;
	setp.lt.f32 	%p344, %f268, %f94;
	setp.lt.f32 	%p345, %f270, %f95;
	setp.lt.f32 	%p346, %f272, %f96;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p347, %f81, %f81;
	setp.nan.f32 	%p348, %f82, %f82;
	setp.nan.f32 	%p349, %f83, %f83;
	setp.nan.f32 	%p350, %f84, %f84;
	setp.nan.f32 	%p351, %f85, %f85;
	setp.nan.f32 	%p352, %f86, %f86;
	setp.nan.f32 	%p353, %f87, %f87;
	setp.nan.f32 	%p354, %f88, %f88;
	setp.nan.f32 	%p355, %f89, %f89;
	setp.nan.f32 	%p356, %f90, %f90;
	setp.nan.f32 	%p357, %f91, %f91;
	setp.nan.f32 	%p358, %f92, %f92;
	setp.nan.f32 	%p359, %f93, %f93;
	setp.nan.f32 	%p360, %f94, %f94;
	setp.nan.f32 	%p361, %f95, %f95;
	setp.nan.f32 	%p362, %f96, %f96;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f273, %f81, %f242, %p347;
	selp.f32 	%f274, %f81, %f273, %p331;
	selp.f32 	%f275, %f82, %f244, %p348;
	selp.f32 	%f276, %f82, %f275, %p332;
	selp.f32 	%f277, %f83, %f246, %p349;
	selp.f32 	%f278, %f83, %f277, %p333;
	selp.f32 	%f279, %f84, %f248, %p350;
	selp.f32 	%f280, %f84, %f279, %p334;
	selp.f32 	%f281, %f85, %f250, %p351;
	selp.f32 	%f282, %f85, %f281, %p335;
	selp.f32 	%f283, %f86, %f252, %p352;
	selp.f32 	%f284, %f86, %f283, %p336;
	selp.f32 	%f285, %f87, %f254, %p353;
	selp.f32 	%f286, %f87, %f285, %p337;
	selp.f32 	%f287, %f88, %f256, %p354;
	selp.f32 	%f288, %f88, %f287, %p338;
	selp.f32 	%f289, %f89, %f258, %p355;
	selp.f32 	%f290, %f89, %f289, %p339;
	selp.f32 	%f291, %f90, %f260, %p356;
	selp.f32 	%f292, %f90, %f291, %p340;
	selp.f32 	%f293, %f91, %f262, %p357;
	selp.f32 	%f294, %f91, %f293, %p341;
	selp.f32 	%f295, %f92, %f264, %p358;
	selp.f32 	%f296, %f92, %f295, %p342;
	selp.f32 	%f297, %f93, %f266, %p359;
	selp.f32 	%f298, %f93, %f297, %p343;
	selp.f32 	%f299, %f94, %f268, %p360;
	selp.f32 	%f300, %f94, %f299, %p344;
	selp.f32 	%f301, %f95, %f270, %p361;
	selp.f32 	%f302, %f95, %f301, %p345;
	selp.f32 	%f303, %f96, %f272, %p362;
	selp.f32 	%f304, %f96, %f303, %p346;
$L__tmp6:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p363, %f274, %f97;
	setp.lt.f32 	%p364, %f276, %f98;
	setp.lt.f32 	%p365, %f278, %f99;
	setp.lt.f32 	%p366, %f280, %f100;
	setp.lt.f32 	%p367, %f282, %f101;
	setp.lt.f32 	%p368, %f284, %f102;
	setp.lt.f32 	%p369, %f286, %f103;
	setp.lt.f32 	%p370, %f288, %f104;
	setp.lt.f32 	%p371, %f290, %f105;
	setp.lt.f32 	%p372, %f292, %f106;
	setp.lt.f32 	%p373, %f294, %f107;
	setp.lt.f32 	%p374, %f296, %f108;
	setp.lt.f32 	%p375, %f298, %f109;
	setp.lt.f32 	%p376, %f300, %f110;
	setp.lt.f32 	%p377, %f302, %f111;
	setp.lt.f32 	%p378, %f304, %f112;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p379, %f97, %f97;
	setp.nan.f32 	%p380, %f98, %f98;
	setp.nan.f32 	%p381, %f99, %f99;
	setp.nan.f32 	%p382, %f100, %f100;
	setp.nan.f32 	%p383, %f101, %f101;
	setp.nan.f32 	%p384, %f102, %f102;
	setp.nan.f32 	%p385, %f103, %f103;
	setp.nan.f32 	%p386, %f104, %f104;
	setp.nan.f32 	%p387, %f105, %f105;
	setp.nan.f32 	%p388, %f106, %f106;
	setp.nan.f32 	%p389, %f107, %f107;
	setp.nan.f32 	%p390, %f108, %f108;
	setp.nan.f32 	%p391, %f109, %f109;
	setp.nan.f32 	%p392, %f110, %f110;
	setp.nan.f32 	%p393, %f111, %f111;
	setp.nan.f32 	%p394, %f112, %f112;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f305, %f97, %f274, %p379;
	selp.f32 	%f306, %f97, %f305, %p363;
	selp.f32 	%f307, %f98, %f276, %p380;
	selp.f32 	%f308, %f98, %f307, %p364;
	selp.f32 	%f309, %f99, %f278, %p381;
	selp.f32 	%f310, %f99, %f309, %p365;
	selp.f32 	%f311, %f100, %f280, %p382;
	selp.f32 	%f312, %f100, %f311, %p366;
	selp.f32 	%f313, %f101, %f282, %p383;
	selp.f32 	%f314, %f101, %f313, %p367;
	selp.f32 	%f315, %f102, %f284, %p384;
	selp.f32 	%f316, %f102, %f315, %p368;
	selp.f32 	%f317, %f103, %f286, %p385;
	selp.f32 	%f318, %f103, %f317, %p369;
	selp.f32 	%f319, %f104, %f288, %p386;
	selp.f32 	%f320, %f104, %f319, %p370;
	selp.f32 	%f321, %f105, %f290, %p387;
	selp.f32 	%f322, %f105, %f321, %p371;
	selp.f32 	%f323, %f106, %f292, %p388;
	selp.f32 	%f324, %f106, %f323, %p372;
	selp.f32 	%f325, %f107, %f294, %p389;
	selp.f32 	%f326, %f107, %f325, %p373;
	selp.f32 	%f327, %f108, %f296, %p390;
	selp.f32 	%f328, %f108, %f327, %p374;
	selp.f32 	%f329, %f109, %f298, %p391;
	selp.f32 	%f330, %f109, %f329, %p375;
	selp.f32 	%f331, %f110, %f300, %p392;
	selp.f32 	%f332, %f110, %f331, %p376;
	selp.f32 	%f333, %f111, %f302, %p393;
	selp.f32 	%f334, %f111, %f333, %p377;
	selp.f32 	%f335, %f112, %f304, %p394;
	selp.f32 	%f336, %f112, %f335, %p378;
$L__tmp7:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p395, %f306, %f113;
	setp.lt.f32 	%p396, %f308, %f114;
	setp.lt.f32 	%p397, %f310, %f115;
	setp.lt.f32 	%p398, %f312, %f116;
	setp.lt.f32 	%p399, %f314, %f117;
	setp.lt.f32 	%p400, %f316, %f118;
	setp.lt.f32 	%p401, %f318, %f119;
	setp.lt.f32 	%p402, %f320, %f120;
	setp.lt.f32 	%p403, %f322, %f121;
	setp.lt.f32 	%p404, %f324, %f122;
	setp.lt.f32 	%p405, %f326, %f123;
	setp.lt.f32 	%p406, %f328, %f124;
	setp.lt.f32 	%p407, %f330, %f125;
	setp.lt.f32 	%p408, %f332, %f126;
	setp.lt.f32 	%p409, %f334, %f127;
	setp.lt.f32 	%p410, %f336, %f128;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p411, %f113, %f113;
	setp.nan.f32 	%p412, %f114, %f114;
	setp.nan.f32 	%p413, %f115, %f115;
	setp.nan.f32 	%p414, %f116, %f116;
	setp.nan.f32 	%p415, %f117, %f117;
	setp.nan.f32 	%p416, %f118, %f118;
	setp.nan.f32 	%p417, %f119, %f119;
	setp.nan.f32 	%p418, %f120, %f120;
	setp.nan.f32 	%p419, %f121, %f121;
	setp.nan.f32 	%p420, %f122, %f122;
	setp.nan.f32 	%p421, %f123, %f123;
	setp.nan.f32 	%p422, %f124, %f124;
	setp.nan.f32 	%p423, %f125, %f125;
	setp.nan.f32 	%p424, %f126, %f126;
	setp.nan.f32 	%p425, %f127, %f127;
	setp.nan.f32 	%p426, %f128, %f128;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f337, %f113, %f306, %p411;
	selp.f32 	%f338, %f113, %f337, %p395;
	selp.f32 	%f339, %f114, %f308, %p412;
	selp.f32 	%f340, %f114, %f339, %p396;
	selp.f32 	%f341, %f115, %f310, %p413;
	selp.f32 	%f342, %f115, %f341, %p397;
	selp.f32 	%f343, %f116, %f312, %p414;
	selp.f32 	%f344, %f116, %f343, %p398;
	selp.f32 	%f345, %f117, %f314, %p415;
	selp.f32 	%f346, %f117, %f345, %p399;
	selp.f32 	%f347, %f118, %f316, %p416;
	selp.f32 	%f348, %f118, %f347, %p400;
	selp.f32 	%f349, %f119, %f318, %p417;
	selp.f32 	%f350, %f119, %f349, %p401;
	selp.f32 	%f351, %f120, %f320, %p418;
	selp.f32 	%f352, %f120, %f351, %p402;
	selp.f32 	%f353, %f121, %f322, %p419;
	selp.f32 	%f354, %f121, %f353, %p403;
	selp.f32 	%f355, %f122, %f324, %p420;
	selp.f32 	%f356, %f122, %f355, %p404;
	selp.f32 	%f357, %f123, %f326, %p421;
	selp.f32 	%f358, %f123, %f357, %p405;
	selp.f32 	%f359, %f124, %f328, %p422;
	selp.f32 	%f360, %f124, %f359, %p406;
	selp.f32 	%f361, %f125, %f330, %p423;
	selp.f32 	%f362, %f125, %f361, %p407;
	selp.f32 	%f363, %f126, %f332, %p424;
	selp.f32 	%f364, %f126, %f363, %p408;
	selp.f32 	%f365, %f127, %f334, %p425;
	selp.f32 	%f366, %f127, %f365, %p409;
	selp.f32 	%f367, %f128, %f336, %p426;
	selp.f32 	%f368, %f128, %f367, %p410;
$L__tmp8:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p427, %f338, %f129;
	setp.lt.f32 	%p428, %f340, %f130;
	setp.lt.f32 	%p429, %f342, %f131;
	setp.lt.f32 	%p430, %f344, %f132;
	setp.lt.f32 	%p431, %f346, %f133;
	setp.lt.f32 	%p432, %f348, %f134;
	setp.lt.f32 	%p433, %f350, %f135;
	setp.lt.f32 	%p434, %f352, %f136;
	setp.lt.f32 	%p435, %f354, %f137;
	setp.lt.f32 	%p436, %f356, %f138;
	setp.lt.f32 	%p437, %f358, %f139;
	setp.lt.f32 	%p438, %f360, %f140;
	setp.lt.f32 	%p439, %f362, %f141;
	setp.lt.f32 	%p440, %f364, %f142;
	setp.lt.f32 	%p441, %f366, %f143;
	setp.lt.f32 	%p442, %f368, %f144;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p443, %f129, %f129;
	setp.nan.f32 	%p444, %f130, %f130;
	setp.nan.f32 	%p445, %f131, %f131;
	setp.nan.f32 	%p446, %f132, %f132;
	setp.nan.f32 	%p447, %f133, %f133;
	setp.nan.f32 	%p448, %f134, %f134;
	setp.nan.f32 	%p449, %f135, %f135;
	setp.nan.f32 	%p450, %f136, %f136;
	setp.nan.f32 	%p451, %f137, %f137;
	setp.nan.f32 	%p452, %f138, %f138;
	setp.nan.f32 	%p453, %f139, %f139;
	setp.nan.f32 	%p454, %f140, %f140;
	setp.nan.f32 	%p455, %f141, %f141;
	setp.nan.f32 	%p456, %f142, %f142;
	setp.nan.f32 	%p457, %f143, %f143;
	setp.nan.f32 	%p458, %f144, %f144;
$L__tmp9:
	.loc	1 54 35                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:54:35
	selp.u16 	%rs17, 1, 0, %p203;
	selp.u16 	%rs18, 1, 0, %p204;
	selp.u16 	%rs19, 1, 0, %p205;
	selp.u16 	%rs20, 1, 0, %p206;
	selp.u16 	%rs21, 1, 0, %p207;
	selp.u16 	%rs22, 1, 0, %p208;
	selp.u16 	%rs23, 1, 0, %p209;
	selp.u16 	%rs24, 1, 0, %p210;
	selp.u16 	%rs25, 1, 0, %p211;
	selp.u16 	%rs26, 1, 0, %p212;
	selp.u16 	%rs27, 1, 0, %p213;
	selp.u16 	%rs28, 1, 0, %p214;
	selp.u16 	%rs29, 1, 0, %p215;
	selp.u16 	%rs30, 1, 0, %p216;
	selp.u16 	%rs31, 1, 0, %p217;
	selp.u16 	%rs32, 1, 0, %p218;
	.loc	1 57 35                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:57:35
	selp.b16 	%rs33, 2, %rs17, %p235;
	selp.b16 	%rs34, 2, %rs18, %p236;
	selp.b16 	%rs35, 2, %rs19, %p237;
	selp.b16 	%rs36, 2, %rs20, %p238;
	selp.b16 	%rs37, 2, %rs21, %p239;
	selp.b16 	%rs38, 2, %rs22, %p240;
	selp.b16 	%rs39, 2, %rs23, %p241;
	selp.b16 	%rs40, 2, %rs24, %p242;
	selp.b16 	%rs41, 2, %rs25, %p243;
	selp.b16 	%rs42, 2, %rs26, %p244;
	selp.b16 	%rs43, 2, %rs27, %p245;
	selp.b16 	%rs44, 2, %rs28, %p246;
	selp.b16 	%rs45, 2, %rs29, %p247;
	selp.b16 	%rs46, 2, %rs30, %p248;
	selp.b16 	%rs47, 2, %rs31, %p249;
	selp.b16 	%rs48, 2, %rs32, %p250;
	.loc	1 60 35                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:60:35
	selp.b16 	%rs49, 3, %rs33, %p267;
	selp.b16 	%rs50, 3, %rs34, %p268;
	selp.b16 	%rs51, 3, %rs35, %p269;
	selp.b16 	%rs52, 3, %rs36, %p270;
	selp.b16 	%rs53, 3, %rs37, %p271;
	selp.b16 	%rs54, 3, %rs38, %p272;
	selp.b16 	%rs55, 3, %rs39, %p273;
	selp.b16 	%rs56, 3, %rs40, %p274;
	selp.b16 	%rs57, 3, %rs41, %p275;
	selp.b16 	%rs58, 3, %rs42, %p276;
	selp.b16 	%rs59, 3, %rs43, %p277;
	selp.b16 	%rs60, 3, %rs44, %p278;
	selp.b16 	%rs61, 3, %rs45, %p279;
	selp.b16 	%rs62, 3, %rs46, %p280;
	selp.b16 	%rs63, 3, %rs47, %p281;
	selp.b16 	%rs64, 3, %rs48, %p282;
	.loc	1 63 35                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:63:35
	selp.b16 	%rs65, 4, %rs49, %p299;
	selp.b16 	%rs66, 4, %rs50, %p300;
	selp.b16 	%rs67, 4, %rs51, %p301;
	selp.b16 	%rs68, 4, %rs52, %p302;
	selp.b16 	%rs69, 4, %rs53, %p303;
	selp.b16 	%rs70, 4, %rs54, %p304;
	selp.b16 	%rs71, 4, %rs55, %p305;
	selp.b16 	%rs72, 4, %rs56, %p306;
	selp.b16 	%rs73, 4, %rs57, %p307;
	selp.b16 	%rs74, 4, %rs58, %p308;
	selp.b16 	%rs75, 4, %rs59, %p309;
	selp.b16 	%rs76, 4, %rs60, %p310;
	selp.b16 	%rs77, 4, %rs61, %p311;
	selp.b16 	%rs78, 4, %rs62, %p312;
	selp.b16 	%rs79, 4, %rs63, %p313;
	selp.b16 	%rs80, 4, %rs64, %p314;
	.loc	1 66 35                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:66:35
	selp.b16 	%rs81, 5, %rs65, %p331;
	selp.b16 	%rs82, 5, %rs66, %p332;
	selp.b16 	%rs83, 5, %rs67, %p333;
	selp.b16 	%rs84, 5, %rs68, %p334;
	selp.b16 	%rs85, 5, %rs69, %p335;
	selp.b16 	%rs86, 5, %rs70, %p336;
	selp.b16 	%rs87, 5, %rs71, %p337;
	selp.b16 	%rs88, 5, %rs72, %p338;
	selp.b16 	%rs89, 5, %rs73, %p339;
	selp.b16 	%rs90, 5, %rs74, %p340;
	selp.b16 	%rs91, 5, %rs75, %p341;
	selp.b16 	%rs92, 5, %rs76, %p342;
	selp.b16 	%rs93, 5, %rs77, %p343;
	selp.b16 	%rs94, 5, %rs78, %p344;
	selp.b16 	%rs95, 5, %rs79, %p345;
	selp.b16 	%rs96, 5, %rs80, %p346;
	.loc	1 69 35                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:69:35
	selp.b16 	%rs97, 6, %rs81, %p363;
	selp.b16 	%rs98, 6, %rs82, %p364;
	selp.b16 	%rs99, 6, %rs83, %p365;
	selp.b16 	%rs100, 6, %rs84, %p366;
	selp.b16 	%rs101, 6, %rs85, %p367;
	selp.b16 	%rs102, 6, %rs86, %p368;
	selp.b16 	%rs103, 6, %rs87, %p369;
	selp.b16 	%rs104, 6, %rs88, %p370;
	selp.b16 	%rs105, 6, %rs89, %p371;
	selp.b16 	%rs106, 6, %rs90, %p372;
	selp.b16 	%rs107, 6, %rs91, %p373;
	selp.b16 	%rs108, 6, %rs92, %p374;
	selp.b16 	%rs109, 6, %rs93, %p375;
	selp.b16 	%rs110, 6, %rs94, %p376;
	selp.b16 	%rs111, 6, %rs95, %p377;
	selp.b16 	%rs112, 6, %rs96, %p378;
	.loc	1 72 35                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:72:35
	selp.b16 	%rs113, 7, %rs97, %p395;
	selp.b16 	%rs114, 7, %rs98, %p396;
	selp.b16 	%rs115, 7, %rs99, %p397;
	selp.b16 	%rs116, 7, %rs100, %p398;
	selp.b16 	%rs117, 7, %rs101, %p399;
	selp.b16 	%rs118, 7, %rs102, %p400;
	selp.b16 	%rs119, 7, %rs103, %p401;
	selp.b16 	%rs120, 7, %rs104, %p402;
	selp.b16 	%rs121, 7, %rs105, %p403;
	selp.b16 	%rs122, 7, %rs106, %p404;
	selp.b16 	%rs123, 7, %rs107, %p405;
	selp.b16 	%rs124, 7, %rs108, %p406;
	selp.b16 	%rs125, 7, %rs109, %p407;
	selp.b16 	%rs126, 7, %rs110, %p408;
	selp.b16 	%rs127, 7, %rs111, %p409;
	selp.b16 	%rs128, 7, %rs112, %p410;
	.loc	1 75 35                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:75:35
	selp.b16 	%rs129, 8, %rs113, %p427;
	selp.b16 	%rs130, 8, %rs114, %p428;
	selp.b16 	%rs131, 8, %rs115, %p429;
	selp.b16 	%rs132, 8, %rs116, %p430;
	selp.b16 	%rs133, 8, %rs117, %p431;
	selp.b16 	%rs134, 8, %rs118, %p432;
	selp.b16 	%rs135, 8, %rs119, %p433;
	selp.b16 	%rs136, 8, %rs120, %p434;
	selp.b16 	%rs137, 8, %rs121, %p435;
	selp.b16 	%rs138, 8, %rs122, %p436;
	selp.b16 	%rs139, 8, %rs123, %p437;
	selp.b16 	%rs140, 8, %rs124, %p438;
	selp.b16 	%rs141, 8, %rs125, %p439;
	selp.b16 	%rs142, 8, %rs126, %p440;
	selp.b16 	%rs143, 8, %rs127, %p441;
	selp.b16 	%rs144, 8, %rs128, %p442;
	.loc	1 76 30                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:30
	mad.lo.s32 	%r437, %r244, 48, %r266;
	mad.lo.s32 	%r438, %r257, 2352, %r259;
	.loc	1 76 38                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:38
	mad.lo.s32 	%r439, %r240, 48, %r438;
	add.s32 	%r440, %r439, 192;
	add.s32 	%r441, %r439, 384;
	add.s32 	%r442, %r439, 576;
	mad.lo.s32 	%r443, %r264, 2352, %r437;
	.loc	1 76 25                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:25
	mul.wide.s32 	%rd297, %r439, 4;
	add.s64 	%rd145, %rd151, %rd297;
	mul.wide.s32 	%rd298, %r440, 4;
	add.s64 	%rd146, %rd151, %rd298;
	mul.wide.s32 	%rd299, %r441, 4;
	add.s64 	%rd147, %rd151, %rd299;
	mul.wide.s32 	%rd300, %r442, 4;
	add.s64 	%rd148, %rd151, %rd300;
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	shl.b32 	%r444, %r216, 8;
	and.b32  	%r445, %r444, 3840;
	or.b32  	%r446, %r445, %r217;
	and.b32  	%r447, %r218, 1020;
	shr.u32 	%r448, %r445, 4;
	mov.u32 	%r449, global_smem;
	add.s32 	%r450, %r449, %r448;
	shl.b32 	%r451, %r446, 2;
	add.s32 	%r147, %r450, %r451;
	mov.b32 	%r452, %f338;
$L__tmp10:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r453, %r131, %r452, %p443;
	selp.b32 	%r148, %r131, %r453, %p427;
	mov.pred 	%p145, -1;
$L__tmp11:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r147 + 0 ], %r148;
	// end inline asm
	add.s32 	%r149, %r147, 64;
	mov.b32 	%r454, %f340;
$L__tmp12:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r455, %r132, %r454, %p444;
	selp.b32 	%r150, %r132, %r455, %p428;
$L__tmp13:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r149 + 0 ], %r150;
	// end inline asm
	add.s32 	%r151, %r147, 128;
	mov.b32 	%r456, %f342;
$L__tmp14:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r457, %r133, %r456, %p445;
	selp.b32 	%r152, %r133, %r457, %p429;
$L__tmp15:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r151 + 0 ], %r152;
	// end inline asm
	add.s32 	%r153, %r147, 192;
	mov.b32 	%r458, %f344;
$L__tmp16:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r459, %r134, %r458, %p446;
	selp.b32 	%r154, %r134, %r459, %p430;
$L__tmp17:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r153 + 0 ], %r154;
	// end inline asm
	add.s32 	%r155, %r147, 256;
	mov.b32 	%r460, %f346;
$L__tmp18:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r461, %r135, %r460, %p447;
	selp.b32 	%r156, %r135, %r461, %p431;
$L__tmp19:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r155 + 0 ], %r156;
	// end inline asm
	add.s32 	%r157, %r147, 320;
	mov.b32 	%r462, %f348;
$L__tmp20:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r463, %r136, %r462, %p448;
	selp.b32 	%r158, %r136, %r463, %p432;
$L__tmp21:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r157 + 0 ], %r158;
	// end inline asm
	add.s32 	%r159, %r147, 384;
	mov.b32 	%r464, %f350;
$L__tmp22:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r465, %r137, %r464, %p449;
	selp.b32 	%r160, %r137, %r465, %p433;
$L__tmp23:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r159 + 0 ], %r160;
	// end inline asm
	add.s32 	%r161, %r147, 448;
	mov.b32 	%r466, %f352;
$L__tmp24:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r467, %r138, %r466, %p450;
	selp.b32 	%r162, %r138, %r467, %p434;
$L__tmp25:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r161 + 0 ], %r162;
	// end inline asm
	add.s32 	%r163, %r147, 512;
	mov.b32 	%r468, %f354;
$L__tmp26:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r469, %r139, %r468, %p451;
	selp.b32 	%r164, %r139, %r469, %p435;
$L__tmp27:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r163 + 0 ], %r164;
	// end inline asm
	add.s32 	%r165, %r147, 576;
	mov.b32 	%r470, %f356;
$L__tmp28:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r471, %r140, %r470, %p452;
	selp.b32 	%r166, %r140, %r471, %p436;
$L__tmp29:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r165 + 0 ], %r166;
	// end inline asm
	add.s32 	%r167, %r147, 640;
	mov.b32 	%r472, %f358;
$L__tmp30:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r473, %r141, %r472, %p453;
	selp.b32 	%r168, %r141, %r473, %p437;
$L__tmp31:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r167 + 0 ], %r168;
	// end inline asm
	add.s32 	%r169, %r147, 704;
	mov.b32 	%r474, %f360;
$L__tmp32:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r475, %r142, %r474, %p454;
	selp.b32 	%r170, %r142, %r475, %p438;
$L__tmp33:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r169 + 0 ], %r170;
	// end inline asm
	add.s32 	%r171, %r147, 768;
	mov.b32 	%r476, %f362;
$L__tmp34:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r477, %r143, %r476, %p455;
	selp.b32 	%r172, %r143, %r477, %p439;
$L__tmp35:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r171 + 0 ], %r172;
	// end inline asm
	add.s32 	%r173, %r147, 832;
	mov.b32 	%r478, %f364;
$L__tmp36:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r479, %r144, %r478, %p456;
	selp.b32 	%r174, %r144, %r479, %p440;
$L__tmp37:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r173 + 0 ], %r174;
	// end inline asm
	add.s32 	%r175, %r147, 896;
	mov.b32 	%r480, %f366;
$L__tmp38:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r481, %r145, %r480, %p457;
	selp.b32 	%r176, %r145, %r481, %p441;
$L__tmp39:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r175 + 0 ], %r176;
	// end inline asm
	add.s32 	%r177, %r147, 960;
	mov.b32 	%r482, %f368;
$L__tmp40:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r483, %r146, %r482, %p458;
	selp.b32 	%r178, %r146, %r483, %p442;
$L__tmp41:
	.loc	1 76 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:76:55
	// begin inline asm
	@%p145 st.shared.b32 [ %r177 + 0 ], %r178;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r484, %r216, 2;
	and.b32  	%r485, %r484, 48;
	add.s32 	%r486, %r449, %r485;
	shl.b32 	%r487, %r447, 2;
	add.s32 	%r488, %r486, %r487;
	or.b32  	%r489, %r447, 1024;
	shr.u32 	%r490, %r489, 4;
	and.b32  	%r491, %r490, 112;
	add.s32 	%r492, %r449, %r491;
	add.s32 	%r493, %r492, %r487;
	ld.shared.v4.u32 	{%r183, %r184, %r185, %r186}, [%r493+4096];
	or.b32  	%r494, %r447, 2048;
	shr.u32 	%r495, %r494, 4;
	and.b32  	%r496, %r495, 176;
	add.s32 	%r497, %r449, %r496;
	add.s32 	%r498, %r497, %r487;
	ld.shared.v4.u32 	{%r187, %r188, %r189, %r190}, [%r498+8192];
	or.b32  	%r499, %r447, 3072;
	shr.u32 	%r500, %r499, 4;
	and.b32  	%r501, %r500, 240;
	add.s32 	%r502, %r449, %r501;
	add.s32 	%r503, %r502, %r487;
	ld.shared.v4.u32 	{%r191, %r192, %r193, %r194}, [%r503+12288];
	ld.shared.v4.u32 	{%r179, %r180, %r181, %r182}, [%r488];
	// begin inline asm
	@%p161 st.global.v4.b32 [ %rd145 + 0 ], { %r179, %r180, %r181, %r182 };
	// end inline asm
	// begin inline asm
	@%p162 st.global.v4.b32 [ %rd146 + 0 ], { %r183, %r184, %r185, %r186 };
	// end inline asm
	// begin inline asm
	@%p163 st.global.v4.b32 [ %rd147 + 0 ], { %r187, %r188, %r189, %r190 };
	// end inline asm
	// begin inline asm
	@%p164 st.global.v4.b32 [ %rd148 + 0 ], { %r191, %r192, %r193, %r194 };
	// end inline asm
	.loc	1 77 25                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:77:25
	cvt.s64.s32 	%rd301, %r443;
	add.s64 	%rd149, %rd152, %rd301;
	.loc	1 77 55                         // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:77:55
	bar.sync 	0;
	and.b32  	%r504, %r220, 4080;
	add.s32 	%r195, %r450, %r446;
	cvt.s16.s8 	%rs1, %rs129;
	// begin inline asm
	@%p145 st.shared.b8 [ %r195 + 0 ], %rs1;
	// end inline asm
	add.s32 	%r196, %r195, 16;
	cvt.s16.s8 	%rs2, %rs130;
	// begin inline asm
	@%p145 st.shared.b8 [ %r196 + 0 ], %rs2;
	// end inline asm
	add.s32 	%r197, %r195, 32;
	cvt.s16.s8 	%rs3, %rs131;
	// begin inline asm
	@%p145 st.shared.b8 [ %r197 + 0 ], %rs3;
	// end inline asm
	add.s32 	%r198, %r195, 48;
	cvt.s16.s8 	%rs4, %rs132;
	// begin inline asm
	@%p145 st.shared.b8 [ %r198 + 0 ], %rs4;
	// end inline asm
	add.s32 	%r199, %r195, 64;
	cvt.s16.s8 	%rs5, %rs133;
	// begin inline asm
	@%p145 st.shared.b8 [ %r199 + 0 ], %rs5;
	// end inline asm
	add.s32 	%r200, %r195, 80;
	cvt.s16.s8 	%rs6, %rs134;
	// begin inline asm
	@%p145 st.shared.b8 [ %r200 + 0 ], %rs6;
	// end inline asm
	add.s32 	%r201, %r195, 96;
	cvt.s16.s8 	%rs7, %rs135;
	// begin inline asm
	@%p145 st.shared.b8 [ %r201 + 0 ], %rs7;
	// end inline asm
	add.s32 	%r202, %r195, 112;
	cvt.s16.s8 	%rs8, %rs136;
	// begin inline asm
	@%p145 st.shared.b8 [ %r202 + 0 ], %rs8;
	// end inline asm
	add.s32 	%r203, %r195, 128;
	cvt.s16.s8 	%rs9, %rs137;
	// begin inline asm
	@%p145 st.shared.b8 [ %r203 + 0 ], %rs9;
	// end inline asm
	add.s32 	%r204, %r195, 144;
	cvt.s16.s8 	%rs10, %rs138;
	// begin inline asm
	@%p145 st.shared.b8 [ %r204 + 0 ], %rs10;
	// end inline asm
	add.s32 	%r205, %r195, 160;
	cvt.s16.s8 	%rs11, %rs139;
	// begin inline asm
	@%p145 st.shared.b8 [ %r205 + 0 ], %rs11;
	// end inline asm
	add.s32 	%r206, %r195, 176;
	cvt.s16.s8 	%rs12, %rs140;
	// begin inline asm
	@%p145 st.shared.b8 [ %r206 + 0 ], %rs12;
	// end inline asm
	add.s32 	%r207, %r195, 192;
	cvt.s16.s8 	%rs13, %rs141;
	// begin inline asm
	@%p145 st.shared.b8 [ %r207 + 0 ], %rs13;
	// end inline asm
	add.s32 	%r208, %r195, 208;
	cvt.s16.s8 	%rs14, %rs142;
	// begin inline asm
	@%p145 st.shared.b8 [ %r208 + 0 ], %rs14;
	// end inline asm
	add.s32 	%r209, %r195, 224;
	cvt.s16.s8 	%rs15, %rs143;
	// begin inline asm
	@%p145 st.shared.b8 [ %r209 + 0 ], %rs15;
	// end inline asm
	add.s32 	%r210, %r195, 240;
	cvt.s16.s8 	%rs16, %rs144;
	// begin inline asm
	@%p145 st.shared.b8 [ %r210 + 0 ], %rs16;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r505, %r216, 240;
	add.s32 	%r506, %r449, %r505;
	add.s32 	%r507, %r506, %r504;
	ld.shared.v4.u32 	{%r211, %r212, %r213, %r214}, [%r507];
	// begin inline asm
	@%p181 st.global.v4.b32 [ %rd149 + 0 ], { %r211, %r212, %r213, %r214 };
	// end inline asm
	.loc	1 77 4                          // c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py:77:4
	ret;
$L__tmp42:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/3h/c3hs6rh7aupdypacpm4uybtbu5zct5c2nh7b7s4damq4rwryzrxl.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 355                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x15c DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 51
.b8 104
.b8 115
.b8 54
.b8 114
.b8 104
.b8 55
.b8 97
.b8 117
.b8 112
.b8 100
.b8 121
.b8 112
.b8 97
.b8 99
.b8 112
.b8 109
.b8 52
.b8 117
.b8 121
.b8 98
.b8 116
.b8 98
.b8 117
.b8 53
.b8 122
.b8 99
.b8 116
.b8 53
.b8 99
.b8 50
.b8 110
.b8 104
.b8 55
.b8 98
.b8 55
.b8 115
.b8 52
.b8 100
.b8 97
.b8 109
.b8 113
.b8 52
.b8 114
.b8 119
.b8 114
.b8 121
.b8 122
.b8 114
.b8 120
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 51
.b8 104
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x2d DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 109
.b8 97
.b8 120
.b8 95
.b8 112
.b8 111
.b8 111
.b8 108
.b8 50
.b8 100
.b8 95
.b8 119
.b8 105
.b8 116
.b8 104
.b8 95
.b8 105
.b8 110
.b8 100
.b8 105
.b8 99
.b8 101
.b8 115
.b8 95
.b8 51
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x90:0xd6 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xa5:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 43                                  // DW_AT_call_line
.b8 40                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xbd:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp2                           // DW_AT_low_pc
.b64 $L__tmp3                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 44                                  // DW_AT_call_line
.b8 40                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xd5:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 45                                  // DW_AT_call_line
.b8 40                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xed:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp4                           // DW_AT_low_pc
.b64 $L__tmp5                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 46                                  // DW_AT_call_line
.b8 40                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x105:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp5                           // DW_AT_low_pc
.b64 $L__tmp6                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 47                                  // DW_AT_call_line
.b8 41                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x11d:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp6                           // DW_AT_low_pc
.b64 $L__tmp7                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x135:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp7                           // DW_AT_low_pc
.b64 $L__tmp8                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x14d:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp8                           // DW_AT_low_pc
.b64 $L__tmp41                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 50                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
