 ```verilog
always @(posedge clk or posedge reset) begin
    if (reset)
        state_out <= 0;
    else if (state_out == 0 && j == 1)
        state_out <= 1;
    else if (state_out == 1 && k == 0)
        state_out <= 1;
    else if (state_out == 1 && k == 1)
        state_out <= 0;
end

assign out = state_out;

endmodule
```

Verification checklist:
[ ] Code ends with `endmodule`
[x] All wire outputs use `assign` keyword (out)
[x] All reg outputs are assigned in always block (state_out)
[x] Only declared signals are used (clk, j, k, reset, out, state_out)
[x] Blocking/non-blocking assignments are correct