/*
 * Copyright (c) 2025, Texas Instruments Incorporated - https://www.ti.com/
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <arch_helpers.h>
#include <assert.h>
#include <clk.h>
#include <common/debug.h>
#include <device_wrapper.h>
#include <devices.h>
#include <device.h>
#include <drivers/arm/gicv3.h>
#include <fwl.h>
#include <gtc.h>
#include <k3_console.h>
#include <k3_gicv3.h>
#include <lib/el3_runtime/cpu_data.h>
#include <lib/mmio.h>
#include <lib/psci/psci.h>
#include <lib/utils_def.h>
#include <lpm_stub.h>
#include <plat_scmi_def.h>
#include <plat/common/platform.h>
#include <platform_def.h>
#include <rtc.h>
#include <stdbool.h>
#include <ti_sci.h>
#include <ti_sci_protocol.h>
#include <stdio.h>
#include <drivers/delay_timer.h>
#include <standby.h>

volatile unsigned int val_mdctl;
volatile unsigned int val_mdstat;
volatile uint32_t am62l_lpm_state = 0xDEAD;
volatile int onlycore_1st = 0x0;

#define CORE_PWR_STATE(state) ((state)->pwr_domain_state[MPIDR_AFFLVL0])
#define CLUSTER_PWR_STATE(state) ((state)->pwr_domain_state[MPIDR_AFFLVL1])
#define SYSTEM_PWR_STATE(state) ((state)->pwr_domain_state[PLAT_MAX_PWR_LVL])

#define PSTATE_BITS 0xfU
#define PSTATE_WIDTH 4

#define WKUP_CTRL_MMR0_DEVICE_MANAGEMENT_BASE	(0x43050000UL)
#define WKUP_CTRL_MMR0_DEVICE_RESET_OFFSET	(0x4000)

uintptr_t am62l_sec_entrypoint;
uintptr_t am62l_sec_entrypoint_glob;

/*
	state_entered - to track the state of individual cores
	Value : 0 - RUNNING
			1 - CORE IDLE_STATE
			2 - LOW_LATENCY IDLE_STATE
			3 - HIGH_LATENCY IDLE_STATE
*/
static uint32_t state_entered[2] = {0,0};

static void am62l_cpu_standby(plat_local_state_t cpu_state)
{
	u_register_t scr;
	scr = read_scr_el3();
	/* Enable the Non secure interrupt to wake the CPU */
	write_scr_el3(scr | SCR_IRQ_BIT | SCR_FIQ_BIT);
	isb();
	/* dsb is good practice before using wfi to enter low power states */
	dsb();
	/* Enter standby state */
	wfi();
	/* Restore SCR */
	write_scr_el3(scr);
}

static int __maybe_unused am62l_loc_pwr_on(int core) {
	int proc_id = PLAT_PROC_START_ID + core;	// should be 0x21
	int ret;

	INFO("loc_pwr proc_id = 0x%x\n", proc_id);

	ret = ti_sci_proc_request(proc_id);
	if (ret) {
		ERROR("Request for processor failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	ret = ti_sci_proc_set_boot_cfg(proc_id, am62l_sec_entrypoint, 0, 0);
	if (ret) {
		ERROR("Request to set core boot address failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	/* sanity check these are off before starting a core */
	ret = ti_sci_proc_set_boot_ctrl(proc_id,
					0, PROC_BOOT_CTRL_FLAG_ARMV8_L2FLUSHREQ |
					PROC_BOOT_CTRL_FLAG_ARMV8_AINACTS |
					PROC_BOOT_CTRL_FLAG_ARMV8_ACINACTM);
	if (ret) {
		ERROR("Request to clear boot configuration failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	set_main_psc_state(PD_MPU_CLST_CORE_0 + core, LPSC_MAIN_MPU_CLST_CORE_0 + core,
			   PSC_PD_ON, PSC_ENABLE);
	device_id_power_up_ref(AM62LX_DEV_COMPUTE_CLUSTER0_A53_0 + core);

	return PSCI_E_SUCCESS;

}
volatile int whileone = 0x1;

static int am62l_pwr_domain_on(u_register_t mpidr)
{
	//printf("\n Entered am62l_pwr_domain_on with %lu\n",mpidr);
	int core, proc_id, ret;

	core = plat_core_pos_by_mpidr(mpidr);
	if (core < 0) {
		ERROR("Could not get target core id: %d\n", core);
		return PSCI_E_INTERN_FAIL;
	}

	proc_id = PLAT_PROC_START_ID + core;	// should be 0x21

	VERBOSE("proc_id = 0x%x\n", proc_id);

	ret = ti_sci_proc_request(proc_id);
	if (ret) {
		ERROR("Request for processor failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	ret = ti_sci_proc_set_boot_cfg(proc_id, am62l_sec_entrypoint, 0, 0);
	if (ret) {
		ERROR("Request to set core boot address failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	/* sanity check these are off before starting a core */
	ret = ti_sci_proc_set_boot_ctrl(proc_id,
					0, PROC_BOOT_CTRL_FLAG_ARMV8_L2FLUSHREQ |
					PROC_BOOT_CTRL_FLAG_ARMV8_AINACTS |
					PROC_BOOT_CTRL_FLAG_ARMV8_ACINACTM);
	if (ret) {
		ERROR("Request to clear boot configuration failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	set_main_psc_state(PD_MPU_CLST_CORE_0 + core, LPSC_MAIN_MPU_CLST_CORE_0 + core,
			   PSC_PD_ON, PSC_ENABLE);
	device_id_power_up_ref(AM62LX_DEV_COMPUTE_CLUSTER0_A53_0 + core);

	return PSCI_E_SUCCESS;
}

static void am62l_pwr_domain_off(const psci_power_state_t *target_state)
{
	//printf("\n Entered am62l_pwr_domain_off");
	/* At very least the local core should be powering down */
	//while(whileone);
	assert(CORE_PWR_STATE(target_state) == PLAT_MAX_OFF_STATE);

	/* Prevent interrupts from spuriously waking up this cpu */
	k3_gic_cpuif_disable();
}

static void __dead2 am62l_pwr_domain_off_wfi(const psci_power_state_t *target_state)
{
	int core;
	core = plat_my_core_pos();
	whileone = 0xFEED;

	/* If our cluster is not going down we stop here */
	// if (CLUSTER_PWR_STATE(target_state) != PLAT_MAX_OFF_STATE) {
		INFO("%s: A53 CORE: %d OFF\n", __func__, core);
		/*
		 * Now queue up the core shutdown request.
		 * Also drop the power up reference that was increased as part
		 * of scmi_handler_device_state_set_on earlier
		 */
		device_id_drop_power_up_ref(AM62LX_DEV_COMPUTE_CLUSTER0);
		set_main_psc_state(PD_MPU_CLST_CORE_0 + core, LPSC_MAIN_MPU_CLST_CORE_0 + core,
				   PSC_PD_OFF, PSC_SYNCRESETDISABLE);
	// }

	while (true)
		wfi();
}

void am62l_pwr_domain_on_finish(const psci_power_state_t *target_state)
{
	k3_gic_pcpu_init();
	k3_gic_cpuif_enable();
}

static void __dead2 am62l_system_off(void)
{
	INFO("%s: Initiating system poweroff sequence\n", __func__);

	/* Notify TIFS to prepare for poweroff (mode = 3 for RTC Only mode) */
	ti_sci_prepare_sleep(0x3, 0, 0);

	/* Enter poweroff by configuring PMIC control register */
	mmio_write_32(WKUP_CTRL_MMR_SEC_5_BASE + WKUP_CTRL_PMCTRL_SYS, 0x0U);
	dsb();
	isb();

	INFO("%s: PMIC control configured, waiting for poweroff\n", __func__);

	/* Cannot safely recover - enter infinite WFI loop */
	while (true)
		wfi();
}

static void __dead2 am62l_system_reset(void)
{
	mmio_write_32(WKUP_CTRL_MMR0_DEVICE_MANAGEMENT_BASE + WKUP_CTRL_MMR0_DEVICE_RESET_OFFSET,
		      0x6);

	ERROR("%s: Failed to reset device\n", __func__);
	while (true)
		wfi();
}

static int am62l_validate_power_state(unsigned int power_state,
				   psci_power_state_t *req_state)
{
	unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state);
	unsigned int pstate = psci_get_pstate_type(power_state);
	unsigned int core = plat_my_core_pos();

	if (pwr_lvl > PLAT_MAX_PWR_LVL)
		return PSCI_E_INVALID_PARAMS;

	if (pstate == PSTATE_TYPE_STANDBY) {
		CORE_PWR_STATE(req_state) = (power_state & PSTATE_BITS);
		CLUSTER_PWR_STATE(req_state) = ((power_state >> PSTATE_WIDTH * 1) & PSTATE_BITS);
		SYSTEM_PWR_STATE(req_state) = ((power_state >> PSTATE_WIDTH * 2) & PSTATE_BITS);
	} else if (pstate && PSTATE_TYPE_POWERDOWN) {
		/* 2. Only power down up to the requested level */
		for (int i = MPIDR_AFFLVL0; i <= pwr_lvl; i++)
			req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE;

		/* 3. Handle Platform Specific Magic Numbers (LPM Hints) */
		// TODO!! Write a proper logic to parse these params
		// and then decode the mode to choose
		// Currently is garbage logic, best to ignore this for now.
		if ( (power_state & 0x2012234) || (power_state & 0x2012235) ) {
			INFO("%s: (core %d): s2idle: power_state: 0x%x\n", __func__, core, power_state);
			am62l_lpm_state = power_state &= 0x012234 ? 0 : 6;
		}
	}
#if PSCI_OS_INIT_MODE
	/* 4. CRITICAL: Tell Generic PSCI code how deep we are coordinating */
	req_state->last_at_pwrlvl = pwr_lvl;
#endif

	return PSCI_E_SUCCESS;

}

// Storing PLL HSDIVs values
volatile uint32_t pll_hsdiv_val[13];
/*
[0-9] - PLL0 HSDIV [0-9]
[10] - PLL 8 HSDIV  
[11-12] - WKUP PLL HSDIV [3 & 8]
*/


#ifdef K3_AM62L_LPM
static void am62l_pwr_domain_suspend(const psci_power_state_t *target_state)
{

	/* Entering cluster standby sequence */
	if(CORE_PWR_STATE(target_state) == CORE_IDLE_STATE){
		unsigned int core = plat_my_core_pos();
		uint32_t in_standby = state_entered[1-core];
		// saving the original state of the system before entering standby mode
		if(!in_standby){
			am62l_save_state();
		}

		state_entered[core] = CLUSTER_PWR_STATE(target_state);

		if(!in_standby || in_standby < state_entered[core]){
			if(state_entered[core] == LOW_LATENCY_IDLE_STATE){
				am62l_low_latency_standby();
			}
		}
		return;
	}
	else if(CORE_PWR_STATE(target_state) == PLAT_MAX_OFF_STATE){
		unsigned int core, proc_id=0;
		uint64_t  context_save_addr = 0x80A00000;
		uint32_t mode = 6;
		// timeout_local = 0xFFFFFFFF;
		core = plat_my_core_pos();
		INFO("dbg: %s\n", __func__);
		whileone = 0xFEED1;
		if (core != 0) {
		INFO("\n%s: A53 CORE: %d suspend\n", __func__, core);
		onlycore_1st = 0xDEEDFF;
		k3_gic_cpuif_disable();
		/*
		 * Now queue up the core shutdown request.
		 * Also drop the power up reference that was increased as part
		 * of scmi_handler_device_state_set_on earlier
		 */
		return;
		}

		// wait for the other core to do it's thing
		while(onlycore_1st != 0xDEEDFF) {
			udelay(10);
		}

		/*
		* mode=6 for RTC only + DDR and mode=0 for deepsleep
		*/
		if (am62l_lpm_state != 0xDEAD) {
			INFO ("STATE = %d", am62l_lpm_state);
			mode = 0;
		}

		/* Prevent interrupts from spuriously waking up this cpu */
		k3_gic_cpuif_disable();
		k3_gic_save_context();
		clks_suspend();

		if ((mode == 0) || (mode == 6)) {
			INFO("Started Suspend Sequence in ATF\n");
			/* Isolate the I/Os to allow I/O Daisy chain wakeup */
			// k3_lpm_set_io_isolation(true);
			k3_lpm_config_magic_words(mode);
			ti_sci_prepare_sleep(mode, context_save_addr, 0);
			INFO("sent prepare message\n");
			k3_config_wake_sources(true);
			ti_sci_enter_sleep(proc_id, mode, am62l_sec_entrypoint);
			INFO("sent enter sleep message\n");


			core = plat_my_core_pos();
			proc_id = PLAT_PROC_START_ID + core;

			/* Prevent interrupts from spuriously waking up this cpu */
			k3_gic_cpuif_disable();
			k3_gic_save_context();
			clks_suspend();

		}
	}
}

static void am62l_pwr_domain_suspend_finish(const psci_power_state_t *target_state)
{	
	/* Exiting cluster standby sequence */
	if(CORE_PWR_STATE(target_state) == CORE_IDLE_STATE){
		unsigned int core = plat_my_core_pos();
		// skipping the restore if other core still in an idle state
		if(state_entered[core] <= state_entered[1-core]){
			state_entered[core] = 0;
			return;
		}

		if(state_entered[core] == LOW_LATENCY_IDLE_STATE){  // low latency standby
			am62l_restore_state();
		}
		// now that both cores have exited cluster standby, we reset the state
		state_entered[core] = 0;
		state_entered[1-core] = 0;

		return;
	}	
	else if(CORE_PWR_STATE(target_state) == PLAT_MAX_OFF_STATE){
		/* Disable ROM configured firewalls during resume */
		update_fwl_configs();

		/* Remove the I/O isolation */
		// k3_lpm_set_io_isolation(false);
		int core = plat_my_core_pos();
		if (core == 1) {
			// nothing to do
			INFO("!!DHG cpu(%d) res\n", core);
		} else {
			k3_console_setup();
			udelay(1000);
			/* Initialize the console to provide early debug support */
			INFO("!!DHG resume Sequence in ATF core(%d)\n", core);
		}

		if (core == 1) {
			INFO("!!DHG GIC stuff \n");
			k3_gic_pcpu_restore();

			return;
		}

		k3_config_wake_sources(false);
		k3_gic_restore_context();
		k3_gic_cpuif_enable();
		ti_init_scmi_server();
		k3_lpm_stub_copy_to_sram();
		clks_resume();

		gicv3_set_spi_routing(60, GICV3_IRM_ANY, 0);
		gicv3_enable_interrupt(60, 0);
		gicv3_set_interrupt_pending(60, 0);
		plat_ic_raise_ns_sgi(60, 0);

		am62l_loc_pwr_on(1);
	}
}

static void am62l_get_sys_suspend_power_state(psci_power_state_t *req_state)
{
	unsigned int i;
	/* CPU & cluster off, system in retention */
	for (i = MPIDR_AFFLVL0; i <= PLAT_MAX_PWR_LVL; i++) {
		req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE;
		}
		
	#if PSCI_OS_INIT_MODE
		req_state->last_at_pwrlvl = PLAT_MAX_PWR_LVL;
	#endif
}
#endif

static plat_psci_ops_t am62l_plat_psci_ops = {
	.cpu_standby = am62l_cpu_standby,
	.pwr_domain_on = am62l_pwr_domain_on,
	.pwr_domain_off = am62l_pwr_domain_off,
	.pwr_domain_pwr_down_wfi = am62l_pwr_domain_off_wfi,
	.pwr_domain_on_finish = am62l_pwr_domain_on_finish,
#ifdef K3_AM62L_LPM
	.pwr_domain_suspend = am62l_pwr_domain_suspend,
	.pwr_domain_suspend_finish = am62l_pwr_domain_suspend_finish,
	.get_sys_suspend_power_state = am62l_get_sys_suspend_power_state,
#endif
	.system_off = am62l_system_off,
	.system_reset = am62l_system_reset,
	.validate_power_state = am62l_validate_power_state,
};

void  __aligned(16) jump_to_atf_func(void)
{
	void (*bl31_loc_warm_entry)(void) = (void *)am62l_sec_entrypoint_glob; // bl31_warm_entrypoint

	bl31_loc_warm_entry();
}

int plat_setup_psci_ops(uintptr_t sec_entrypoint,
			const plat_psci_ops_t **psci_ops)
{
	am62l_sec_entrypoint_glob = sec_entrypoint;
	am62l_sec_entrypoint = (unsigned long)(void *)&jump_to_atf_func;
	VERBOSE("am62l_sec_entrypoint = 0x%lx\n", am62l_sec_entrypoint);

	*psci_ops = &am62l_plat_psci_ops;

	return 0;
}

plat_local_state_t plat_get_target_pwr_state(unsigned int lvl,
					     const plat_local_state_t *states,
					     unsigned int ncpu)
{
	plat_local_state_t target = PLAT_MAX_OFF_STATE, temp;
	const plat_local_state_t *st = states;
	unsigned int n = ncpu;

	assert(ncpu > 0U);

	do {
		temp = *st;
		st++;
		/*  The power state of the CPU STANDBY called by fast path in psci_cpu_suspend()
			is CORE_IDLE_STATE and the power states are in an increasing order of power saved.
			Thus the target power state for the cluster is the minimum of the power states 
			requested by all the cores that is not CORE_IDLE_STATE.
		*/
		if ((temp < target) && (temp != CORE_IDLE_STATE))
			target = temp;
		n--;
	} while (n > 0U);

	return target;
}