component BLK_SUB_#type# is
    port (EN   : in  std_logic;
          ENO  : out std_logic;
          IN1  : in  #type#;
		  IN2  : in  #type#;
          Q    : out #type#);
end component;