/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Mar 27 10:49:15 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AFEC1_INTR_0_H__
#define BCHP_AFEC1_INTR_0_H__

/***************************************************************************
 *AFEC1_INTR_0 - 0 AFEC L2 Interrupt Control Registers for Channel 1
 ***************************************************************************/
#define BCHP_AFEC1_INTR_0_CPU_STATUS             0x01253400 /* CPU interrupt Status Register */
#define BCHP_AFEC1_INTR_0_CPU_SET                0x01253404 /* CPU interrupt Set Register */
#define BCHP_AFEC1_INTR_0_CPU_CLEAR              0x01253408 /* CPU interrupt Clear Register */
#define BCHP_AFEC1_INTR_0_CPU_MASK_STATUS        0x0125340c /* CPU interrupt Mask Status Register */
#define BCHP_AFEC1_INTR_0_CPU_MASK_SET           0x01253410 /* CPU interrupt Mask Set Register */
#define BCHP_AFEC1_INTR_0_CPU_MASK_CLEAR         0x01253414 /* CPU interrupt Mask Clear Register */
#define BCHP_AFEC1_INTR_0_PCI_STATUS             0x01253418 /* PCI interrupt Status Register */
#define BCHP_AFEC1_INTR_0_PCI_SET                0x0125341c /* PCI interrupt Set Register */
#define BCHP_AFEC1_INTR_0_PCI_CLEAR              0x01253420 /* PCI interrupt Clear Register */
#define BCHP_AFEC1_INTR_0_PCI_MASK_STATUS        0x01253424 /* PCI interrupt Mask Status Register */
#define BCHP_AFEC1_INTR_0_PCI_MASK_SET           0x01253428 /* PCI interrupt Mask Set Register */
#define BCHP_AFEC1_INTR_0_PCI_MASK_CLEAR         0x0125342c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_AFEC1_INTR_0_H__ */

/* End of File */
