{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715889334761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889334765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 13:55:34 2024 " "Processing started: Thu May 16 13:55:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889334765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889334765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_2BITS -c ALU_2BITS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_2BITS -c ALU_2BITS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889334765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715889334967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715889334967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/processor/bit_slice/bit_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/processor/bit_slice/bit_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_SLICE-arc " "Found design unit 1: BIT_SLICE-arc" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889339459 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT_SLICE " "Found entity 1: BIT_SLICE" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889339459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889339459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/arith/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/arith/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-ARC " "Found design unit 1: HA-ARC" {  } { { "../../ARITH/HA/HA.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/ARITH/HA/HA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889339459 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../ARITH/HA/HA.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/ARITH/HA/HA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889339459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889339459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_2BITS-arc " "Found design unit 1: ALU_2BITS-arc" {  } { { "ALU_2BITS.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_2BITS/ALU_2BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889339459 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_2BITS " "Found entity 1: ALU_2BITS" {  } { { "ALU_2BITS.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_2BITS/ALU_2BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889339459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889339459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_2BITS " "Elaborating entity \"ALU_2BITS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715889339475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_SLICE BIT_SLICE:I1 " "Elaborating entity \"BIT_SLICE\" for hierarchy \"BIT_SLICE:I1\"" {  } { { "ALU_2BITS.vhd" "I1" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_2BITS/ALU_2BITS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889339475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA BIT_SLICE:I1\|HA:I0 " "Elaborating entity \"HA\" for hierarchy \"BIT_SLICE:I1\|HA:I0\"" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "I0" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889339475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715889339650 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715889339650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715889339650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715889339650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889339868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 13:55:39 2024 " "Processing ended: Thu May 16 13:55:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889339868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889339868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889339868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889339868 ""}
