/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [2:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [13:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [15:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire [28:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [28:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [27:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_2z[6:4];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_2z[10:8];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_0_4z[9:5], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[24:20] <= in_data[67:63];
  assign celloutsig_1_1z = in_data[179:166] <= { in_data[119:113], celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z } <= in_data[164:157];
  assign celloutsig_1_4z = in_data[146:126] <= { celloutsig_1_3z[24:5], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_0z[2:0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } <= celloutsig_1_3z[15:7];
  assign celloutsig_1_18z = { celloutsig_1_8z[7:5], celloutsig_1_5z } <= { celloutsig_1_15z[12:10], celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_3z[20:14] <= { celloutsig_0_6z[12:7], celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[51:48], celloutsig_0_7z, celloutsig_0_0z, _00_ } <= { celloutsig_0_6z[15:10], _00_ };
  assign celloutsig_0_9z = { celloutsig_0_4z[5:1], celloutsig_0_7z, celloutsig_0_7z } <= in_data[21:15];
  assign celloutsig_0_10z = in_data[41:39] <= { celloutsig_0_3z[27:26], celloutsig_0_7z };
  assign celloutsig_0_14z = { _00_, _00_, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2] } <= in_data[14:3];
  assign celloutsig_0_18z = { celloutsig_0_17z[6:1], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_17z } <= { celloutsig_0_17z[8], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_19z = celloutsig_0_2z[8:6] <= { celloutsig_0_4z[4], celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_21z } <= { celloutsig_0_2z[9:2], celloutsig_0_19z };
  assign celloutsig_0_26z = { in_data[64:61], celloutsig_0_16z } <= in_data[38:32];
  assign celloutsig_0_35z = ~ celloutsig_0_4z[8:3];
  assign celloutsig_1_7z = ~ { celloutsig_1_0z[6:4], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_8z = ~ { in_data[127:107], celloutsig_1_0z };
  assign celloutsig_1_11z = ~ celloutsig_1_8z[11:9];
  assign celloutsig_1_14z = ~ { celloutsig_1_8z[15], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_15z = ~ { celloutsig_1_7z[7:4], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~ { celloutsig_1_15z[8:6], celloutsig_1_11z };
  assign celloutsig_0_15z = ~ celloutsig_0_12z;
  assign celloutsig_0_21z = ~ in_data[44:39];
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_18z, celloutsig_0_30z } | { _02_[7:2], _01_, celloutsig_0_21z, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[127:121] | in_data[168:162];
  assign celloutsig_1_3z = in_data[185:157] | { in_data[151:130], celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[25:16] | in_data[29:20];
  assign celloutsig_1_6z = { celloutsig_1_3z[11:9], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } | { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_0z[6:2] | celloutsig_1_6z[4:0];
  assign celloutsig_0_11z = celloutsig_0_2z[13:1] | { celloutsig_0_3z[14], celloutsig_0_3z[27:20], celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2] };
  assign celloutsig_0_12z = { celloutsig_0_0z, _00_, celloutsig_0_8z } | { celloutsig_0_4z[0], _00_, celloutsig_0_10z };
  assign celloutsig_0_16z = celloutsig_0_6z[6:4] | _01_;
  assign celloutsig_0_17z = { celloutsig_0_2z[8:1], celloutsig_0_7z, celloutsig_0_12z } | { celloutsig_0_3z[21:14], celloutsig_0_3z[27:22] };
  assign celloutsig_0_2z = { in_data[27:25], celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_0z } | in_data[64:51];
  assign celloutsig_0_30z = { celloutsig_0_11z[7:6], celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_10z } | { celloutsig_0_4z[9:1], celloutsig_0_10z };
  assign celloutsig_0_1z[3:2] = ~ { in_data[90], celloutsig_0_0z };
  assign { celloutsig_0_3z[27:14], celloutsig_0_3z[28] } = { celloutsig_0_2z, celloutsig_0_0z } | { celloutsig_0_2z, in_data[25] };
  assign { celloutsig_0_6z[10:4], celloutsig_0_6z[17:11] } = ~ celloutsig_0_3z[27:14];
  assign celloutsig_0_1z[1:0] = { celloutsig_0_1z[2], celloutsig_0_1z[2] };
  assign celloutsig_0_3z[13:0] = celloutsig_0_3z[27:14];
  assign celloutsig_0_6z[3:0] = celloutsig_0_6z[17:14];
  assign { out_data[128], out_data[101:96], out_data[47:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
