;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/9/2018 11:38:08 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0xB0000	0xFFFC2000  	536936444
0xB0004	0x22F5000B  	729845
0xB0008	0x229D000B  	729757
0xB000C	0x229D000B  	729757
0xB0010	0x229D000B  	729757
0xB0014	0x229D000B  	729757
0xB0018	0x229D000B  	729757
0xB001C	0x229D000B  	729757
0xB0020	0x229D000B  	729757
0xB0024	0x229D000B  	729757
0xB0028	0x229D000B  	729757
0xB002C	0x229D000B  	729757
0xB0030	0x229D000B  	729757
0xB0034	0x229D000B  	729757
0xB0038	0x229D000B  	729757
0xB003C	0x229D000B  	729757
0xB0040	0x229D000B  	729757
0xB0044	0x229D000B  	729757
0xB0048	0x229D000B  	729757
0xB004C	0x229D000B  	729757
0xB0050	0x229D000B  	729757
0xB0054	0x229D000B  	729757
0xB0058	0x229D000B  	729757
0xB005C	0x229D000B  	729757
0xB0060	0x229D000B  	729757
0xB0064	0x229D000B  	729757
0xB0068	0x229D000B  	729757
0xB006C	0x229D000B  	729757
0xB0070	0x229D000B  	729757
0xB0074	0x229D000B  	729757
0xB0078	0x229D000B  	729757
0xB007C	0x229D000B  	729757
0xB0080	0x229D000B  	729757
0xB0084	0x229D000B  	729757
0xB0088	0x229D000B  	729757
0xB008C	0x229D000B  	729757
0xB0090	0x229D000B  	729757
0xB0094	0x229D000B  	729757
0xB0098	0x229D000B  	729757
0xB009C	0x229D000B  	729757
0xB00A0	0x229D000B  	729757
0xB00A4	0x229D000B  	729757
0xB00A8	0x229D000B  	729757
0xB00AC	0x229D000B  	729757
0xB00B0	0x229D000B  	729757
0xB00B4	0x229D000B  	729757
0xB00B8	0x229D000B  	729757
0xB00BC	0x229D000B  	729757
0xB00C0	0x229D000B  	729757
0xB00C4	0x229D000B  	729757
0xB00C8	0x229D000B  	729757
0xB00CC	0x229D000B  	729757
0xB00D0	0x229D000B  	729757
0xB00D4	0x229D000B  	729757
0xB00D8	0x229D000B  	729757
0xB00DC	0x229D000B  	729757
0xB00E0	0x229D000B  	729757
0xB00E4	0x229D000B  	729757
0xB00E8	0x229D000B  	729757
0xB00EC	0x229D000B  	729757
0xB00F0	0x229D000B  	729757
0xB00F4	0x229D000B  	729757
0xB00F8	0x229D000B  	729757
0xB00FC	0x229D000B  	729757
0xB0100	0x229D000B  	729757
0xB0104	0x229D000B  	729757
0xB0108	0x229D000B  	729757
0xB010C	0x229D000B  	729757
0xB0110	0x229D000B  	729757
0xB0114	0x229D000B  	729757
0xB0118	0x229D000B  	729757
0xB011C	0x229D000B  	729757
0xB0120	0x229D000B  	729757
0xB0124	0x229D000B  	729757
0xB0128	0x229D000B  	729757
0xB012C	0x229D000B  	729757
0xB0130	0x229D000B  	729757
0xB0134	0x229D000B  	729757
0xB0138	0x229D000B  	729757
0xB013C	0x229D000B  	729757
0xB0140	0x229D000B  	729757
0xB0144	0x229D000B  	729757
0xB0148	0x229D000B  	729757
0xB014C	0x229D000B  	729757
0xB0150	0x229D000B  	729757
0xB0154	0x229D000B  	729757
0xB0158	0x229D000B  	729757
0xB015C	0x229D000B  	729757
0xB0160	0x229D000B  	729757
0xB0164	0x229D000B  	729757
0xB0168	0x229D000B  	729757
0xB016C	0x229D000B  	729757
0xB0170	0x229D000B  	729757
0xB0174	0x229D000B  	729757
0xB0178	0x229D000B  	729757
0xB017C	0x229D000B  	729757
0xB0180	0x229D000B  	729757
0xB0184	0x229D000B  	729757
0xB0188	0x229D000B  	729757
0xB018C	0x229D000B  	729757
0xB0190	0x229D000B  	729757
0xB0194	0x229D000B  	729757
0xB0198	0x229D000B  	729757
0xB019C	0x229D000B  	729757
0xB01A0	0x229D000B  	729757
0xB01A4	0x229D000B  	729757
0xB01A8	0x229D000B  	729757
0xB01AC	0x229D000B  	729757
0xB01B0	0x229D000B  	729757
0xB01B4	0x229D000B  	729757
0xB01B8	0x229D000B  	729757
0xB01BC	0x229D000B  	729757
0xB01C0	0x229D000B  	729757
0xB01C4	0x229D000B  	729757
0xB01C8	0x229D000B  	729757
0xB01CC	0x229D000B  	729757
0xB01D0	0x229D000B  	729757
0xB01D4	0x229D000B  	729757
0xB01D8	0x229D000B  	729757
0xB01DC	0x229D000B  	729757
0xB01E0	0x229D000B  	729757
0xB01E4	0x229D000B  	729757
0xB01E8	0x229D000B  	729757
0xB01EC	0x229D000B  	729757
0xB01F0	0x229D000B  	729757
0xB01F4	0x229D000B  	729757
0xB01F8	0x229D000B  	729757
0xB01FC	0x229D000B  	729757
0xB0200	0x229D000B  	729757
0xB0204	0x229D000B  	729757
0xB0208	0x229D000B  	729757
0xB020C	0x229D000B  	729757
0xB0210	0x229D000B  	729757
0xB0214	0x229D000B  	729757
0xB0218	0x229D000B  	729757
0xB021C	0x229D000B  	729757
0xB0220	0x229D000B  	729757
0xB0224	0x229D000B  	729757
0xB0228	0x229D000B  	729757
0xB022C	0x229D000B  	729757
0xB0230	0x229D000B  	729757
0xB0234	0x229D000B  	729757
0xB0238	0x229D000B  	729757
0xB023C	0x229D000B  	729757
0xB0240	0x229D000B  	729757
0xB0244	0x229D000B  	729757
0xB0248	0x229D000B  	729757
0xB024C	0x229D000B  	729757
0xB0250	0x229D000B  	729757
0xB0254	0x229D000B  	729757
0xB0258	0x229D000B  	729757
0xB025C	0x229D000B  	729757
0xB0260	0x229D000B  	729757
0xB0264	0x229D000B  	729757
0xB0268	0x229D000B  	729757
0xB026C	0x229D000B  	729757
0xB0270	0x229D000B  	729757
0xB0274	0x229D000B  	729757
0xB0278	0x229D000B  	729757
0xB027C	0x229D000B  	729757
0xB0280	0x229D000B  	729757
0xB0284	0x229D000B  	729757
0xB0288	0x229D000B  	729757
0xB028C	0x229D000B  	729757
0xB0290	0x229D000B  	729757
0xB0294	0x229D000B  	729757
0xB0298	0x229D000B  	729757
0xB029C	0x229D000B  	729757
0xB02A0	0x229D000B  	729757
0xB02A4	0x229D000B  	729757
0xB02A8	0x229D000B  	729757
; end of ____SysVT
_main:
;Click_3D_Hall_3_CEC.c, 76 :: 		void main( )
0xB22F4	0xF7FFFFEC  BL	729808
0xB22F8	0xF000F810  BL	729884
0xB22FC	0xF7FFFFD2  BL	729764
0xB2300	0xF000F994  BL	730668
0xB2304	0xF000F85A  BL	730044
0xB2308	0xF000F942  BL	730512
;Click_3D_Hall_3_CEC.c, 78 :: 		systemInit( );
0xB230C	0xF7FFFF26  BL	_systemInit+0
;Click_3D_Hall_3_CEC.c, 79 :: 		applicationInit( );
0xB2310	0xF7FFFF00  BL	_applicationInit+0
;Click_3D_Hall_3_CEC.c, 81 :: 		while (1)
L_main6:
;Click_3D_Hall_3_CEC.c, 83 :: 		applicationTask( );
0xB2314	0xF7FFFF56  BL	_applicationTask+0
;Click_3D_Hall_3_CEC.c, 84 :: 		}
0xB2318	0xE7FC    B	L_main6
;Click_3D_Hall_3_CEC.c, 85 :: 		}
L_end_main:
L__main_end_loop:
0xB231A	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_CEC1702.c, 45 :: 		
0xB2100	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 47 :: 		
L_loopDW:
;__Lib_System_CEC1702.c, 48 :: 		
0xB2102	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_CEC1702.c, 49 :: 		
0xB2106	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_CEC1702.c, 50 :: 		
0xB210A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_CEC1702.c, 51 :: 		
0xB210E	0xD1F8    BNE	L_loopDW
;__Lib_System_CEC1702.c, 53 :: 		
L_end___CC2DW:
0xB2110	0xB001    ADD	SP, SP, #4
0xB2112	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_CEC1702.c, 87 :: 		
0xB2260	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 89 :: 		
0xB2262	0xF04F0900  MOV	R9, #0
;__Lib_System_CEC1702.c, 90 :: 		
0xB2266	0xF04F0C00  MOV	R12, #0
;__Lib_System_CEC1702.c, 91 :: 		
0xB226A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_CEC1702.c, 92 :: 		
0xB226E	0xDC04    BGT	L_loopFZs
;__Lib_System_CEC1702.c, 93 :: 		
0xB2270	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_CEC1702.c, 94 :: 		
0xB2274	0xDB01    BLT	L_loopFZs
;__Lib_System_CEC1702.c, 95 :: 		
0xB2276	0x46D4    MOV	R12, R10
;__Lib_System_CEC1702.c, 96 :: 		
0xB2278	0x46EA    MOV	R10, SP
;__Lib_System_CEC1702.c, 97 :: 		
L_loopFZs:
;__Lib_System_CEC1702.c, 98 :: 		
0xB227A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_CEC1702.c, 99 :: 		
0xB227E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_CEC1702.c, 100 :: 		
0xB2282	0xD1FA    BNE	L_loopFZs
;__Lib_System_CEC1702.c, 101 :: 		
0xB2284	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_CEC1702.c, 102 :: 		
0xB2288	0xDD05    BLE	L_norep
;__Lib_System_CEC1702.c, 103 :: 		
0xB228A	0x46E2    MOV	R10, R12
;__Lib_System_CEC1702.c, 104 :: 		
0xB228C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_CEC1702.c, 105 :: 		
0xB2290	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_CEC1702.c, 106 :: 		
0xB2294	0xE7F1    B	L_loopFZs
;__Lib_System_CEC1702.c, 107 :: 		
L_norep:
;__Lib_System_CEC1702.c, 109 :: 		
L_end___FillZeros:
0xB2296	0xB001    ADD	SP, SP, #4
0xB2298	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_3D_Hall_3_CEC.c, 33 :: 		void systemInit( )
0xB215C	0xB081    SUB	SP, SP, #4
0xB215E	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_CEC.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0xB2162	0x2201    MOVS	R2, #1
0xB2164	0x2107    MOVS	R1, #7
0xB2166	0x2000    MOVS	R0, #0
0xB2168	0xF7FFFEA2  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_CEC.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0xB216C	0x2200    MOVS	R2, #0
0xB216E	0x2101    MOVS	R1, #1
0xB2170	0x2000    MOVS	R0, #0
0xB2172	0xF7FFFE9D  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_CEC.c, 37 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0xB2176	0x2200    MOVS	R2, #0
0xB2178	0x2102    MOVS	R1, #2
0xB217A	0x2000    MOVS	R0, #0
0xB217C	0xF7FFFE98  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_CEC.c, 39 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL3_I2C_CFG[0] );
0xB2180	0x480E    LDR	R0, [PC, #56]
0xB2182	0x4601    MOV	R1, R0
0xB2184	0x2000    MOVS	R0, #0
0xB2186	0xF7FFFF73  BL	_mikrobus_i2cInit+0
;Click_3D_Hall_3_CEC.c, 41 :: 		mikrobus_logInit( _MIKROBUS2, 9600 );
0xB218A	0xF2425180  MOVW	R1, #9600
0xB218E	0x2001    MOVS	R0, #1
0xB2190	0xF7FFFF92  BL	_mikrobus_logInit+0
;Click_3D_Hall_3_CEC.c, 43 :: 		Delay_ms(100);
0xB2194	0xF64617FE  MOVW	R7, #27134
0xB2198	0xF2C00718  MOVT	R7, #24
0xB219C	0xBF00    NOP
0xB219E	0xBF00    NOP
L_systemInit0:
0xB21A0	0x1E7F    SUBS	R7, R7, #1
0xB21A2	0xD1FD    BNE	L_systemInit0
0xB21A4	0xBF00    NOP
0xB21A6	0xBF00    NOP
0xB21A8	0xBF00    NOP
;Click_3D_Hall_3_CEC.c, 45 :: 		mikrobus_logWrite( "  ... system init done ...  ", _LOG_LINE );
0xB21AA	0x4805    LDR	R0, [PC, #20]
0xB21AC	0x2102    MOVS	R1, #2
0xB21AE	0xF7FFFEEB  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 46 :: 		}
L_end_systemInit:
0xB21B2	0xF8DDE000  LDR	LR, [SP, #0]
0xB21B6	0xB001    ADD	SP, SP, #4
0xB21B8	0x4770    BX	LR
0xB21BA	0xBF00    NOP
0xB21BC	0x258C000B  	__C3DHALL3_I2C_CFG+0
0xB21C0	0x00002000  	?lstr1_Click_3D_Hall_3_CEC+0
; end of _systemInit
_mikrobus_gpioInit:
;clicker_2_CEC1702.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0xB1EB0	0xB081    SUB	SP, SP, #4
0xB1EB2	0xF8CDE000  STR	LR, [SP, #0]
0xB1EB6	0xFA5FF981  UXTB	R9, R1
0xB1EBA	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;clicker_2_CEC1702.c, 164 :: 		switch( bus )
0xB1EBE	0xE01D    B	L_mikrobus_gpioInit160
; bus end address is: 0 (R0)
;clicker_2_CEC1702.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit162:
0xB1EC0	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0xB1EC4	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0xB1EC8	0xF7FFFEC0  BL	clicker_2_CEC1702__gpioInit_1+0
0xB1ECC	0xE01F    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit163:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0xB1ECE	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0xB1ED2	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0xB1ED6	0xF7FFFB71  BL	clicker_2_CEC1702__gpioInit_2+0
0xB1EDA	0xE018    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit164:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0xB1EDC	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0xB1EE0	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0xB1EE4	0xF7FFFA88  BL	clicker_2_CEC1702__gpioInit_3+0
0xB1EE8	0xE011    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 176 :: 		case _MIKROBUS4 : return _gpioInit_4(pin, direction);
L_mikrobus_gpioInit165:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0xB1EEA	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0xB1EEE	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0xB1EF2	0xF7FFFCBD  BL	clicker_2_CEC1702__gpioInit_4+0
0xB1EF6	0xE00A    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit166:
0xB1EF8	0x2001    MOVS	R0, #1
0xB1EFA	0xE008    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 185 :: 		}
L_mikrobus_gpioInit160:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0xB1EFC	0x2800    CMP	R0, #0
0xB1EFE	0xD0DF    BEQ	L_mikrobus_gpioInit162
0xB1F00	0x2801    CMP	R0, #1
0xB1F02	0xD0E4    BEQ	L_mikrobus_gpioInit163
0xB1F04	0x2802    CMP	R0, #2
0xB1F06	0xD0E9    BEQ	L_mikrobus_gpioInit164
0xB1F08	0x2803    CMP	R0, #3
0xB1F0A	0xD0EE    BEQ	L_mikrobus_gpioInit165
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0xB1F0C	0xE7F4    B	L_mikrobus_gpioInit166
;clicker_2_CEC1702.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0xB1F0E	0xF8DDE000  LDR	LR, [SP, #0]
0xB1F12	0xB001    ADD	SP, SP, #4
0xB1F14	0x4770    BX	LR
; end of _mikrobus_gpioInit
clicker_2_CEC1702__gpioInit_1:
;__c2_cec1702_gpio.c, 131 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1C4C	0xB081    SUB	SP, SP, #4
0xB1C4E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_cec1702_gpio.c, 133 :: 		switch( pin )
0xB1C52	0xE0A9    B	L_clicker_2_CEC1702__gpioInit_10
; pin end address is: 0 (R0)
;__c2_cec1702_gpio.c, 135 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_200_207, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_200_207, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_12:
0xB1C54	0x2901    CMP	R1, #1
0xB1C56	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_13
; dir end address is: 4 (R1)
0xB1C58	0xF2400101  MOVW	R1, #1
0xB1C5C	0x4865    LDR	R0, [PC, #404]
0xB1C5E	0xF7FFFAC5  BL	_GPIO_Digital_Input+0
0xB1C62	0xE004    B	L_clicker_2_CEC1702__gpioInit_14
L_clicker_2_CEC1702__gpioInit_13:
0xB1C64	0xF2400101  MOVW	R1, #1
0xB1C68	0x4862    LDR	R0, [PC, #392]
0xB1C6A	0xF7FFF9BF  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_14:
0xB1C6E	0xE0BB    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 136 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_040_047, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_040_047, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_15:
; dir start address is: 4 (R1)
0xB1C70	0x2901    CMP	R1, #1
0xB1C72	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_16
; dir end address is: 4 (R1)
0xB1C74	0xF2400120  MOVW	R1, #32
0xB1C78	0x485F    LDR	R0, [PC, #380]
0xB1C7A	0xF7FFFAB7  BL	_GPIO_Digital_Input+0
0xB1C7E	0xE004    B	L_clicker_2_CEC1702__gpioInit_17
L_clicker_2_CEC1702__gpioInit_16:
0xB1C80	0xF2400120  MOVW	R1, #32
0xB1C84	0x485C    LDR	R0, [PC, #368]
0xB1C86	0xF7FFF9B1  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_17:
0xB1C8A	0xE0AD    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 137 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_3); break;
L_clicker_2_CEC1702__gpioInit_18:
; dir start address is: 4 (R1)
0xB1C8C	0x2901    CMP	R1, #1
0xB1C8E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_19
; dir end address is: 4 (R1)
0xB1C90	0xF2400108  MOVW	R1, #8
0xB1C94	0x4859    LDR	R0, [PC, #356]
0xB1C96	0xF7FFFAA9  BL	_GPIO_Digital_Input+0
0xB1C9A	0xE004    B	L_clicker_2_CEC1702__gpioInit_110
L_clicker_2_CEC1702__gpioInit_19:
0xB1C9C	0xF2400108  MOVW	R1, #8
0xB1CA0	0x4856    LDR	R0, [PC, #344]
0xB1CA2	0xF7FFF9A3  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_110:
0xB1CA6	0xE09F    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 138 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_111:
; dir start address is: 4 (R1)
0xB1CA8	0x2901    CMP	R1, #1
0xB1CAA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_112
; dir end address is: 4 (R1)
0xB1CAC	0xF2400110  MOVW	R1, #16
0xB1CB0	0x4853    LDR	R0, [PC, #332]
0xB1CB2	0xF7FFFA9B  BL	_GPIO_Digital_Input+0
0xB1CB6	0xE004    B	L_clicker_2_CEC1702__gpioInit_113
L_clicker_2_CEC1702__gpioInit_112:
0xB1CB8	0xF2400110  MOVW	R1, #16
0xB1CBC	0x4850    LDR	R0, [PC, #320]
0xB1CBE	0xF7FFF995  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_113:
0xB1CC2	0xE091    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 139 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_6); break;
L_clicker_2_CEC1702__gpioInit_114:
; dir start address is: 4 (R1)
0xB1CC4	0x2901    CMP	R1, #1
0xB1CC6	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_115
; dir end address is: 4 (R1)
0xB1CC8	0xF2400140  MOVW	R1, #64
0xB1CCC	0x484C    LDR	R0, [PC, #304]
0xB1CCE	0xF7FFFA8D  BL	_GPIO_Digital_Input+0
0xB1CD2	0xE004    B	L_clicker_2_CEC1702__gpioInit_116
L_clicker_2_CEC1702__gpioInit_115:
0xB1CD4	0xF2400140  MOVW	R1, #64
0xB1CD8	0x4849    LDR	R0, [PC, #292]
0xB1CDA	0xF7FFF987  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_116:
0xB1CDE	0xE083    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 140 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_117:
; dir start address is: 4 (R1)
0xB1CE0	0x2901    CMP	R1, #1
0xB1CE2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_118
; dir end address is: 4 (R1)
0xB1CE4	0xF2400110  MOVW	R1, #16
0xB1CE8	0x4844    LDR	R0, [PC, #272]
0xB1CEA	0xF7FFFA7F  BL	_GPIO_Digital_Input+0
0xB1CEE	0xE004    B	L_clicker_2_CEC1702__gpioInit_119
L_clicker_2_CEC1702__gpioInit_118:
0xB1CF0	0xF2400110  MOVW	R1, #16
0xB1CF4	0x4841    LDR	R0, [PC, #260]
0xB1CF6	0xF7FFF979  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_119:
0xB1CFA	0xE075    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 141 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_130_137, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_130_137, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_120:
; dir start address is: 4 (R1)
0xB1CFC	0x2901    CMP	R1, #1
0xB1CFE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_121
; dir end address is: 4 (R1)
0xB1D00	0xF2400110  MOVW	R1, #16
0xB1D04	0x483F    LDR	R0, [PC, #252]
0xB1D06	0xF7FFFA71  BL	_GPIO_Digital_Input+0
0xB1D0A	0xE004    B	L_clicker_2_CEC1702__gpioInit_122
L_clicker_2_CEC1702__gpioInit_121:
0xB1D0C	0xF2400110  MOVW	R1, #16
0xB1D10	0x483C    LDR	R0, [PC, #240]
0xB1D12	0xF7FFF96B  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_122:
0xB1D16	0xE067    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 142 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_123:
; dir start address is: 4 (R1)
0xB1D18	0x2901    CMP	R1, #1
0xB1D1A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_124
; dir end address is: 4 (R1)
0xB1D1C	0xF2400101  MOVW	R1, #1
0xB1D20	0x4837    LDR	R0, [PC, #220]
0xB1D22	0xF7FFFA63  BL	_GPIO_Digital_Input+0
0xB1D26	0xE004    B	L_clicker_2_CEC1702__gpioInit_125
L_clicker_2_CEC1702__gpioInit_124:
0xB1D28	0xF2400101  MOVW	R1, #1
0xB1D2C	0x4834    LDR	R0, [PC, #208]
0xB1D2E	0xF7FFF95D  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_125:
0xB1D32	0xE059    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 143 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_126:
; dir start address is: 4 (R1)
0xB1D34	0x2901    CMP	R1, #1
0xB1D36	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_127
; dir end address is: 4 (R1)
0xB1D38	0xF2400120  MOVW	R1, #32
0xB1D3C	0x4832    LDR	R0, [PC, #200]
0xB1D3E	0xF7FFFA55  BL	_GPIO_Digital_Input+0
0xB1D42	0xE004    B	L_clicker_2_CEC1702__gpioInit_128
L_clicker_2_CEC1702__gpioInit_127:
0xB1D44	0xF2400120  MOVW	R1, #32
0xB1D48	0x482F    LDR	R0, [PC, #188]
0xB1D4A	0xF7FFF94F  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_128:
0xB1D4E	0xE04B    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 144 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_129:
; dir start address is: 4 (R1)
0xB1D50	0x2901    CMP	R1, #1
0xB1D52	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_130
; dir end address is: 4 (R1)
0xB1D54	0xF2400110  MOVW	R1, #16
0xB1D58	0x482B    LDR	R0, [PC, #172]
0xB1D5A	0xF7FFFA47  BL	_GPIO_Digital_Input+0
0xB1D5E	0xE004    B	L_clicker_2_CEC1702__gpioInit_131
L_clicker_2_CEC1702__gpioInit_130:
0xB1D60	0xF2400110  MOVW	R1, #16
0xB1D64	0x4828    LDR	R0, [PC, #160]
0xB1D66	0xF7FFF941  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_131:
0xB1D6A	0xE03D    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 145 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_010_017, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_010_017, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_132:
; dir start address is: 4 (R1)
0xB1D6C	0x2901    CMP	R1, #1
0xB1D6E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_133
; dir end address is: 4 (R1)
0xB1D70	0xF2400101  MOVW	R1, #1
0xB1D74	0x4825    LDR	R0, [PC, #148]
0xB1D76	0xF7FFFA39  BL	_GPIO_Digital_Input+0
0xB1D7A	0xE004    B	L_clicker_2_CEC1702__gpioInit_134
L_clicker_2_CEC1702__gpioInit_133:
0xB1D7C	0xF2400101  MOVW	R1, #1
0xB1D80	0x4822    LDR	R0, [PC, #136]
0xB1D82	0xF7FFF933  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_134:
0xB1D86	0xE02F    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 146 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_135:
; dir start address is: 4 (R1)
0xB1D88	0x2901    CMP	R1, #1
0xB1D8A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_136
; dir end address is: 4 (R1)
0xB1D8C	0xF2400180  MOVW	R1, #128
0xB1D90	0x481A    LDR	R0, [PC, #104]
0xB1D92	0xF7FFFA2B  BL	_GPIO_Digital_Input+0
0xB1D96	0xE004    B	L_clicker_2_CEC1702__gpioInit_137
L_clicker_2_CEC1702__gpioInit_136:
0xB1D98	0xF2400180  MOVW	R1, #128
0xB1D9C	0x4817    LDR	R0, [PC, #92]
0xB1D9E	0xF7FFF925  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_137:
0xB1DA2	0xE021    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 147 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_CEC1702__gpioInit_138:
0xB1DA4	0x2001    MOVS	R0, #1
0xB1DA6	0xE020    B	L_end__gpioInit_1
;__c2_cec1702_gpio.c, 148 :: 		}
L_clicker_2_CEC1702__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1DA8	0x2800    CMP	R0, #0
0xB1DAA	0xF43FAF53  BEQ	L_clicker_2_CEC1702__gpioInit_12
0xB1DAE	0x2801    CMP	R0, #1
0xB1DB0	0xF43FAF5E  BEQ	L_clicker_2_CEC1702__gpioInit_15
0xB1DB4	0x2802    CMP	R0, #2
0xB1DB6	0xF43FAF69  BEQ	L_clicker_2_CEC1702__gpioInit_18
0xB1DBA	0x2803    CMP	R0, #3
0xB1DBC	0xF43FAF74  BEQ	L_clicker_2_CEC1702__gpioInit_111
0xB1DC0	0x2804    CMP	R0, #4
0xB1DC2	0xF43FAF7F  BEQ	L_clicker_2_CEC1702__gpioInit_114
0xB1DC6	0x2805    CMP	R0, #5
0xB1DC8	0xF43FAF8A  BEQ	L_clicker_2_CEC1702__gpioInit_117
0xB1DCC	0x2806    CMP	R0, #6
0xB1DCE	0xF43FAF95  BEQ	L_clicker_2_CEC1702__gpioInit_120
0xB1DD2	0x2807    CMP	R0, #7
0xB1DD4	0xD0A0    BEQ	L_clicker_2_CEC1702__gpioInit_123
0xB1DD6	0x2808    CMP	R0, #8
0xB1DD8	0xD0AC    BEQ	L_clicker_2_CEC1702__gpioInit_126
0xB1DDA	0x2809    CMP	R0, #9
0xB1DDC	0xD0B8    BEQ	L_clicker_2_CEC1702__gpioInit_129
0xB1DDE	0x280A    CMP	R0, #10
0xB1DE0	0xD0C4    BEQ	L_clicker_2_CEC1702__gpioInit_132
0xB1DE2	0x280B    CMP	R0, #11
0xB1DE4	0xD0D0    BEQ	L_clicker_2_CEC1702__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xB1DE6	0xE7DD    B	L_clicker_2_CEC1702__gpioInit_138
L_clicker_2_CEC1702__gpioInit_11:
;__c2_cec1702_gpio.c, 149 :: 		return _MIKROBUS_OK;
0xB1DE8	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_gpio.c, 150 :: 		}
L_end__gpioInit_1:
0xB1DEA	0xF8DDE000  LDR	LR, [SP, #0]
0xB1DEE	0xB001    ADD	SP, SP, #4
0xB1DF0	0x4770    BX	LR
0xB1DF2	0xBF00    NOP
0xB1DF4	0x12004008  	GPIO_PORT_200_207+0
0xB1DF8	0x10804008  	GPIO_PORT_040_047+0
0xB1DFC	0x10004008  	GPIO_PORT_000_007+0
0xB1E00	0x10604008  	GPIO_PORT_030_037+0
0xB1E04	0x11604008  	GPIO_PORT_130_137+0
0xB1E08	0x11004008  	GPIO_PORT_100_107+0
0xB1E0C	0x10204008  	GPIO_PORT_010_017+0
; end of clicker_2_CEC1702__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_CEC1702.c, 631 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB11EC	0xB081    SUB	SP, SP, #4
0xB11EE	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_CEC1702.c, 633 :: 		
0xB11F2	0x4A04    LDR	R2, [PC, #16]
0xB11F4	0xB2C9    UXTB	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0xB11F6	0xF7FFFC41  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1702.c, 634 :: 		
L_end_GPIO_Digital_Input:
0xB11FA	0xF8DDE000  LDR	LR, [SP, #0]
0xB11FE	0xB001    ADD	SP, SP, #4
0xB1200	0x4770    BX	LR
0xB1202	0xBF00    NOP
0xB1204	0x04000010  	#1049600
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_CEC1702.c, 415 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0A7C	0xB081    SUB	SP, SP, #4
0xB0A7E	0x4614    MOV	R4, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 418 :: 		
;__Lib_GPIO_CEC1702.c, 419 :: 		
;__Lib_GPIO_CEC1702.c, 420 :: 		
;__Lib_GPIO_CEC1702.c, 428 :: 		
0xB0A80	0x4B31    LDR	R3, [PC, #196]
0xB0A82	0x4298    CMP	R0, R3
0xB0A84	0xD803    BHI	L__GPIO_Config42
0xB0A86	0x4B31    LDR	R3, [PC, #196]
0xB0A88	0x4298    CMP	R0, R3
0xB0A8A	0xD300    BCC	L__GPIO_Config41
0xB0A8C	0xE000    B	L_GPIO_Config2
; port end address is: 0 (R0)
; pinMask end address is: 4 (R1)
; config end address is: 16 (R4)
L__GPIO_Config42:
L__GPIO_Config41:
;__Lib_GPIO_CEC1702.c, 429 :: 		
0xB0A8E	0xE058    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1702.c, 430 :: 		
L_GPIO_Config2:
;__Lib_GPIO_CEC1702.c, 433 :: 		
; config start address is: 16 (R4)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0A90	0x4B2E    LDR	R3, [PC, #184]
0xB0A92	0x1AC3    SUB	R3, R0, R3
0xB0A94	0xF003031F  AND	R3, R3, #31
0xB0A98	0xB103    CBZ	R3, L_GPIO_Config3
; port end address is: 0 (R0)
; pinMask end address is: 4 (R1)
; config end address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 434 :: 		
0xB0A9A	0xE052    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1702.c, 435 :: 		
L_GPIO_Config3:
;__Lib_GPIO_CEC1702.c, 438 :: 		
; CtrlReg start address is: 24 (R6)
; config start address is: 16 (R4)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0A9C	0x4606    MOV	R6, R0
;__Lib_GPIO_CEC1702.c, 439 :: 		
0xB0A9E	0xF50062A0  ADD	R2, R0, #1280
; port end address is: 0 (R0)
; CtrlReg2 start address is: 8 (R2)
;__Lib_GPIO_CEC1702.c, 442 :: 		
0xB0AA2	0xF64F73FF  MOVW	R3, #65535
0xB0AA6	0xEA040303  AND	R3, R4, R3, LSL #0
; ctrlConfig start address is: 0 (R0)
0xB0AAA	0x4618    MOV	R0, R3
;__Lib_GPIO_CEC1702.c, 443 :: 		
0xB0AAC	0x4B28    LDR	R3, [PC, #160]
0xB0AAE	0xEA040303  AND	R3, R4, R3, LSL #0
; config end address is: 16 (R4)
0xB0AB2	0x0C1B    LSRS	R3, R3, #16
; ctrl2config start address is: 12 (R3)
;__Lib_GPIO_CEC1702.c, 446 :: 		
; pinNum start address is: 32 (R8)
0xB0AB4	0xF2400800  MOVW	R8, #0
; pinMask end address is: 4 (R1)
; ctrlConfig end address is: 0 (R0)
; ctrl2config end address is: 12 (R3)
; pinNum end address is: 32 (R8)
0xB0AB8	0xB2CF    UXTB	R7, R1
0xB0ABA	0x4601    MOV	R1, R0
0xB0ABC	0x4618    MOV	R0, R3
L_GPIO_Config4:
; pinNum start address is: 32 (R8)
; pinMask start address is: 28 (R7)
; ctrlConfig start address is: 4 (R1)
; ctrl2config start address is: 0 (R0)
; ctrl2config start address is: 0 (R0)
; ctrl2config end address is: 0 (R0)
; ctrlConfig start address is: 4 (R1)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 start address is: 8 (R2)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg start address is: 24 (R6)
; CtrlReg end address is: 24 (R6)
; pinMask start address is: 28 (R7)
; pinMask end address is: 28 (R7)
0xB0ABE	0xF1B80F08  CMP	R8, #8
0xB0AC2	0xD23E    BCS	L_GPIO_Config5
; ctrl2config end address is: 0 (R0)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg end address is: 24 (R6)
; pinMask end address is: 28 (R7)
;__Lib_GPIO_CEC1702.c, 448 :: 		
; pinMask start address is: 28 (R7)
; CtrlReg start address is: 24 (R6)
; CtrlReg2 start address is: 8 (R2)
; ctrlConfig start address is: 4 (R1)
; ctrl2config start address is: 0 (R0)
0xB0AC4	0x2301    MOVS	R3, #1
0xB0AC6	0xB21B    SXTH	R3, R3
0xB0AC8	0xFA03F308  LSL	R3, R3, R8
0xB0ACC	0xB21B    SXTH	R3, R3
; pos start address is: 16 (R4)
0xB0ACE	0xB21C    SXTH	R4, R3
;__Lib_GPIO_CEC1702.c, 451 :: 		
0xB0AD0	0xEA070304  AND	R3, R7, R4, LSL #0
;__Lib_GPIO_CEC1702.c, 452 :: 		
0xB0AD4	0x42A3    CMP	R3, R4
0xB0AD6	0xD131    BNE	L_GPIO_Config7
; pos end address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 456 :: 		
0xB0AD8	0xF4015340  AND	R3, R1, #12288
0xB0ADC	0xB18B    CBZ	R3, L_GPIO_Config8
;__Lib_GPIO_CEC1702.c, 457 :: 		
0xB0ADE	0xEA4F0388  LSL	R3, R8, #2
0xB0AE2	0x18F5    ADDS	R5, R6, R3
0xB0AE4	0x682C    LDR	R4, [R5, #0]
0xB0AE6	0xF46F5340  MVN	R3, #12288
0xB0AEA	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0AEE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 458 :: 		
0xB0AF0	0xEA4F0388  LSL	R3, R8, #2
0xB0AF4	0x18F5    ADDS	R5, R6, R3
0xB0AF6	0xF4015440  AND	R4, R1, #12288
0xB0AFA	0x682B    LDR	R3, [R5, #0]
0xB0AFC	0x4323    ORRS	R3, R4
0xB0AFE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 459 :: 		
0xB0B00	0xE01C    B	L_GPIO_Config9
L_GPIO_Config8:
;__Lib_GPIO_CEC1702.c, 460 :: 		
0xB0B02	0xEA4F0388  LSL	R3, R8, #2
0xB0B06	0x18F5    ADDS	R5, R6, R3
0xB0B08	0x682C    LDR	R4, [R5, #0]
0xB0B0A	0x4B11    LDR	R3, [PC, #68]
0xB0B0C	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0B10	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 461 :: 		
0xB0B12	0xEA4F0388  LSL	R3, R8, #2
0xB0B16	0x18F4    ADDS	R4, R6, R3
0xB0B18	0x6823    LDR	R3, [R4, #0]
0xB0B1A	0x430B    ORRS	R3, R1
0xB0B1C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_CEC1702.c, 462 :: 		
0xB0B1E	0xEA4F0388  LSL	R3, R8, #2
0xB0B22	0x18D5    ADDS	R5, R2, R3
0xB0B24	0x682C    LDR	R4, [R5, #0]
0xB0B26	0xF06F03FF  MVN	R3, #255
0xB0B2A	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0B2E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 463 :: 		
0xB0B30	0xEA4F0388  LSL	R3, R8, #2
0xB0B34	0x18D4    ADDS	R4, R2, R3
0xB0B36	0x6823    LDR	R3, [R4, #0]
0xB0B38	0x4303    ORRS	R3, R0
0xB0B3A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_CEC1702.c, 464 :: 		
L_GPIO_Config9:
;__Lib_GPIO_CEC1702.c, 465 :: 		
L_GPIO_Config7:
;__Lib_GPIO_CEC1702.c, 446 :: 		
0xB0B3C	0xF1080801  ADD	R8, R8, #1
;__Lib_GPIO_CEC1702.c, 466 :: 		
; ctrl2config end address is: 0 (R0)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg end address is: 24 (R6)
; pinMask end address is: 28 (R7)
; pinNum end address is: 32 (R8)
0xB0B40	0xE7BD    B	L_GPIO_Config4
L_GPIO_Config5:
;__Lib_GPIO_CEC1702.c, 467 :: 		
L_end_GPIO_Config:
0xB0B42	0xB001    ADD	SP, SP, #4
0xB0B44	0x4770    BX	LR
0xB0B46	0xBF00    NOP
0xB0B48	0x12C04008  	#1074270912
0xB0B4C	0x10004008  	#1074270208
0xB0B50	0x0000FFFF  	#-65536
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO_CEC1702.c, 621 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0FEC	0xB081    SUB	SP, SP, #4
0xB0FEE	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_CEC1702.c, 623 :: 		
0xB0FF2	0x4A04    LDR	R2, [PC, #16]
0xB0FF4	0xB2C9    UXTB	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0xB0FF6	0xF7FFFD41  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1702.c, 624 :: 		
L_end_GPIO_Digital_Output:
0xB0FFA	0xF8DDE000  LDR	LR, [SP, #0]
0xB0FFE	0xB001    ADD	SP, SP, #4
0xB1000	0x4770    BX	LR
0xB1002	0xBF00    NOP
0xB1004	0x06000020  	#2098688
; end of _GPIO_Digital_Output
clicker_2_CEC1702__gpioInit_2:
;__c2_cec1702_gpio.c, 152 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB15BC	0xB081    SUB	SP, SP, #4
0xB15BE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_cec1702_gpio.c, 154 :: 		switch( pin )
0xB15C2	0xE0A9    B	L_clicker_2_CEC1702__gpioInit_239
; pin end address is: 0 (R0)
;__c2_cec1702_gpio.c, 156 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_200_207, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_200_207, _GPIO_PINMASK_1); break;
L_clicker_2_CEC1702__gpioInit_241:
0xB15C4	0x2901    CMP	R1, #1
0xB15C6	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_242
; dir end address is: 4 (R1)
0xB15C8	0xF2400102  MOVW	R1, #2
0xB15CC	0x4865    LDR	R0, [PC, #404]
0xB15CE	0xF7FFFE0D  BL	_GPIO_Digital_Input+0
0xB15D2	0xE004    B	L_clicker_2_CEC1702__gpioInit_243
L_clicker_2_CEC1702__gpioInit_242:
0xB15D4	0xF2400102  MOVW	R1, #2
0xB15D8	0x4862    LDR	R0, [PC, #392]
0xB15DA	0xF7FFFD07  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_243:
0xB15DE	0xE0BB    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 157 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_040_047, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_040_047, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_244:
; dir start address is: 4 (R1)
0xB15E0	0x2901    CMP	R1, #1
0xB15E2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_245
; dir end address is: 4 (R1)
0xB15E4	0xF2400180  MOVW	R1, #128
0xB15E8	0x485F    LDR	R0, [PC, #380]
0xB15EA	0xF7FFFDFF  BL	_GPIO_Digital_Input+0
0xB15EE	0xE004    B	L_clicker_2_CEC1702__gpioInit_246
L_clicker_2_CEC1702__gpioInit_245:
0xB15F0	0xF2400180  MOVW	R1, #128
0xB15F4	0x485C    LDR	R0, [PC, #368]
0xB15F6	0xF7FFFCF9  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_246:
0xB15FA	0xE0AD    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 158 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_247:
; dir start address is: 4 (R1)
0xB15FC	0x2901    CMP	R1, #1
0xB15FE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_248
; dir end address is: 4 (R1)
0xB1600	0xF2400120  MOVW	R1, #32
0xB1604	0x4859    LDR	R0, [PC, #356]
0xB1606	0xF7FFFDF1  BL	_GPIO_Digital_Input+0
0xB160A	0xE004    B	L_clicker_2_CEC1702__gpioInit_249
L_clicker_2_CEC1702__gpioInit_248:
0xB160C	0xF2400120  MOVW	R1, #32
0xB1610	0x4856    LDR	R0, [PC, #344]
0xB1612	0xF7FFFCEB  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_249:
0xB1616	0xE09F    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 159 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_250:
; dir start address is: 4 (R1)
0xB1618	0x2901    CMP	R1, #1
0xB161A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_251
; dir end address is: 4 (R1)
0xB161C	0xF2400110  MOVW	R1, #16
0xB1620	0x4853    LDR	R0, [PC, #332]
0xB1622	0xF7FFFDE3  BL	_GPIO_Digital_Input+0
0xB1626	0xE004    B	L_clicker_2_CEC1702__gpioInit_252
L_clicker_2_CEC1702__gpioInit_251:
0xB1628	0xF2400110  MOVW	R1, #16
0xB162C	0x4850    LDR	R0, [PC, #320]
0xB162E	0xF7FFFCDD  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_252:
0xB1632	0xE091    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 160 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_6); break;
L_clicker_2_CEC1702__gpioInit_253:
; dir start address is: 4 (R1)
0xB1634	0x2901    CMP	R1, #1
0xB1636	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_254
; dir end address is: 4 (R1)
0xB1638	0xF2400140  MOVW	R1, #64
0xB163C	0x484C    LDR	R0, [PC, #304]
0xB163E	0xF7FFFDD5  BL	_GPIO_Digital_Input+0
0xB1642	0xE004    B	L_clicker_2_CEC1702__gpioInit_255
L_clicker_2_CEC1702__gpioInit_254:
0xB1644	0xF2400140  MOVW	R1, #64
0xB1648	0x4849    LDR	R0, [PC, #292]
0xB164A	0xF7FFFCCF  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_255:
0xB164E	0xE083    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 161 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_256:
; dir start address is: 4 (R1)
0xB1650	0x2901    CMP	R1, #1
0xB1652	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_257
; dir end address is: 4 (R1)
0xB1654	0xF2400110  MOVW	R1, #16
0xB1658	0x4846    LDR	R0, [PC, #280]
0xB165A	0xF7FFFDC7  BL	_GPIO_Digital_Input+0
0xB165E	0xE004    B	L_clicker_2_CEC1702__gpioInit_258
L_clicker_2_CEC1702__gpioInit_257:
0xB1660	0xF2400110  MOVW	R1, #16
0xB1664	0x4843    LDR	R0, [PC, #268]
0xB1666	0xF7FFFCC1  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_258:
0xB166A	0xE075    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 162 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_259:
; dir start address is: 4 (R1)
0xB166C	0x2901    CMP	R1, #1
0xB166E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_260
; dir end address is: 4 (R1)
0xB1670	0xF2400104  MOVW	R1, #4
0xB1674	0x483F    LDR	R0, [PC, #252]
0xB1676	0xF7FFFDB9  BL	_GPIO_Digital_Input+0
0xB167A	0xE004    B	L_clicker_2_CEC1702__gpioInit_261
L_clicker_2_CEC1702__gpioInit_260:
0xB167C	0xF2400104  MOVW	R1, #4
0xB1680	0x483C    LDR	R0, [PC, #240]
0xB1682	0xF7FFFCB3  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_261:
0xB1686	0xE067    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 163 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_110_117, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_110_117, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_262:
; dir start address is: 4 (R1)
0xB1688	0x2901    CMP	R1, #1
0xB168A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_263
; dir end address is: 4 (R1)
0xB168C	0xF2400104  MOVW	R1, #4
0xB1690	0x4839    LDR	R0, [PC, #228]
0xB1692	0xF7FFFDAB  BL	_GPIO_Digital_Input+0
0xB1696	0xE004    B	L_clicker_2_CEC1702__gpioInit_264
L_clicker_2_CEC1702__gpioInit_263:
0xB1698	0xF2400104  MOVW	R1, #4
0xB169C	0x4836    LDR	R0, [PC, #216]
0xB169E	0xF7FFFCA5  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_264:
0xB16A2	0xE059    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 164 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_265:
; dir start address is: 4 (R1)
0xB16A4	0x2901    CMP	R1, #1
0xB16A6	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_266
; dir end address is: 4 (R1)
0xB16A8	0xF2400120  MOVW	R1, #32
0xB16AC	0x4833    LDR	R0, [PC, #204]
0xB16AE	0xF7FFFD9D  BL	_GPIO_Digital_Input+0
0xB16B2	0xE004    B	L_clicker_2_CEC1702__gpioInit_267
L_clicker_2_CEC1702__gpioInit_266:
0xB16B4	0xF2400120  MOVW	R1, #32
0xB16B8	0x4830    LDR	R0, [PC, #192]
0xB16BA	0xF7FFFC97  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_267:
0xB16BE	0xE04B    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 165 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_268:
; dir start address is: 4 (R1)
0xB16C0	0x2901    CMP	R1, #1
0xB16C2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_269
; dir end address is: 4 (R1)
0xB16C4	0xF2400110  MOVW	R1, #16
0xB16C8	0x482C    LDR	R0, [PC, #176]
0xB16CA	0xF7FFFD8F  BL	_GPIO_Digital_Input+0
0xB16CE	0xE004    B	L_clicker_2_CEC1702__gpioInit_270
L_clicker_2_CEC1702__gpioInit_269:
0xB16D0	0xF2400110  MOVW	R1, #16
0xB16D4	0x4829    LDR	R0, [PC, #164]
0xB16D6	0xF7FFFC89  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_270:
0xB16DA	0xE03D    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 166 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_010_017, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_010_017, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_271:
; dir start address is: 4 (R1)
0xB16DC	0x2901    CMP	R1, #1
0xB16DE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_272
; dir end address is: 4 (R1)
0xB16E0	0xF2400101  MOVW	R1, #1
0xB16E4	0x4826    LDR	R0, [PC, #152]
0xB16E6	0xF7FFFD81  BL	_GPIO_Digital_Input+0
0xB16EA	0xE004    B	L_clicker_2_CEC1702__gpioInit_273
L_clicker_2_CEC1702__gpioInit_272:
0xB16EC	0xF2400101  MOVW	R1, #1
0xB16F0	0x4823    LDR	R0, [PC, #140]
0xB16F2	0xF7FFFC7B  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_273:
0xB16F6	0xE02F    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 167 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_274:
; dir start address is: 4 (R1)
0xB16F8	0x2901    CMP	R1, #1
0xB16FA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_275
; dir end address is: 4 (R1)
0xB16FC	0xF2400180  MOVW	R1, #128
0xB1700	0x481C    LDR	R0, [PC, #112]
0xB1702	0xF7FFFD73  BL	_GPIO_Digital_Input+0
0xB1706	0xE004    B	L_clicker_2_CEC1702__gpioInit_276
L_clicker_2_CEC1702__gpioInit_275:
0xB1708	0xF2400180  MOVW	R1, #128
0xB170C	0x4819    LDR	R0, [PC, #100]
0xB170E	0xF7FFFC6D  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_276:
0xB1712	0xE021    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 168 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_CEC1702__gpioInit_277:
0xB1714	0x2001    MOVS	R0, #1
0xB1716	0xE020    B	L_end__gpioInit_2
;__c2_cec1702_gpio.c, 169 :: 		}
L_clicker_2_CEC1702__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1718	0x2800    CMP	R0, #0
0xB171A	0xF43FAF53  BEQ	L_clicker_2_CEC1702__gpioInit_241
0xB171E	0x2801    CMP	R0, #1
0xB1720	0xF43FAF5E  BEQ	L_clicker_2_CEC1702__gpioInit_244
0xB1724	0x2802    CMP	R0, #2
0xB1726	0xF43FAF69  BEQ	L_clicker_2_CEC1702__gpioInit_247
0xB172A	0x2803    CMP	R0, #3
0xB172C	0xF43FAF74  BEQ	L_clicker_2_CEC1702__gpioInit_250
0xB1730	0x2804    CMP	R0, #4
0xB1732	0xF43FAF7F  BEQ	L_clicker_2_CEC1702__gpioInit_253
0xB1736	0x2805    CMP	R0, #5
0xB1738	0xF43FAF8A  BEQ	L_clicker_2_CEC1702__gpioInit_256
0xB173C	0x2806    CMP	R0, #6
0xB173E	0xF43FAF95  BEQ	L_clicker_2_CEC1702__gpioInit_259
0xB1742	0x2807    CMP	R0, #7
0xB1744	0xD0A0    BEQ	L_clicker_2_CEC1702__gpioInit_262
0xB1746	0x2808    CMP	R0, #8
0xB1748	0xD0AC    BEQ	L_clicker_2_CEC1702__gpioInit_265
0xB174A	0x2809    CMP	R0, #9
0xB174C	0xD0B8    BEQ	L_clicker_2_CEC1702__gpioInit_268
0xB174E	0x280A    CMP	R0, #10
0xB1750	0xD0C4    BEQ	L_clicker_2_CEC1702__gpioInit_271
0xB1752	0x280B    CMP	R0, #11
0xB1754	0xD0D0    BEQ	L_clicker_2_CEC1702__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xB1756	0xE7DD    B	L_clicker_2_CEC1702__gpioInit_277
L_clicker_2_CEC1702__gpioInit_240:
;__c2_cec1702_gpio.c, 170 :: 		return _MIKROBUS_OK;
0xB1758	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_gpio.c, 171 :: 		}
L_end__gpioInit_2:
0xB175A	0xF8DDE000  LDR	LR, [SP, #0]
0xB175E	0xB001    ADD	SP, SP, #4
0xB1760	0x4770    BX	LR
0xB1762	0xBF00    NOP
0xB1764	0x12004008  	GPIO_PORT_200_207+0
0xB1768	0x10804008  	GPIO_PORT_040_047+0
0xB176C	0x11C04008  	GPIO_PORT_160_167+0
0xB1770	0x10604008  	GPIO_PORT_030_037+0
0xB1774	0x10004008  	GPIO_PORT_000_007+0
0xB1778	0x11204008  	GPIO_PORT_110_117+0
0xB177C	0x11004008  	GPIO_PORT_100_107+0
0xB1780	0x10204008  	GPIO_PORT_010_017+0
; end of clicker_2_CEC1702__gpioInit_2
clicker_2_CEC1702__gpioInit_3:
;__c2_cec1702_gpio.c, 174 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB13F8	0xB081    SUB	SP, SP, #4
0xB13FA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_cec1702_gpio.c, 176 :: 		switch( pin )
0xB13FE	0xE0A9    B	L_clicker_2_CEC1702__gpioInit_378
; pin end address is: 0 (R0)
;__c2_cec1702_gpio.c, 178 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_200_207, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_200_207, _GPIO_PINMASK_3); break;
L_clicker_2_CEC1702__gpioInit_380:
0xB1400	0x2901    CMP	R1, #1
0xB1402	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_381
; dir end address is: 4 (R1)
0xB1404	0xF2400108  MOVW	R1, #8
0xB1408	0x4865    LDR	R0, [PC, #404]
0xB140A	0xF7FFFEEF  BL	_GPIO_Digital_Input+0
0xB140E	0xE004    B	L_clicker_2_CEC1702__gpioInit_382
L_clicker_2_CEC1702__gpioInit_381:
0xB1410	0xF2400108  MOVW	R1, #8
0xB1414	0x4862    LDR	R0, [PC, #392]
0xB1416	0xF7FFFDE9  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_382:
0xB141A	0xE0BB    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 179 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_383:
; dir start address is: 4 (R1)
0xB141C	0x2901    CMP	R1, #1
0xB141E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_384
; dir end address is: 4 (R1)
0xB1420	0xF2400120  MOVW	R1, #32
0xB1424	0x485F    LDR	R0, [PC, #380]
0xB1426	0xF7FFFEE1  BL	_GPIO_Digital_Input+0
0xB142A	0xE004    B	L_clicker_2_CEC1702__gpioInit_385
L_clicker_2_CEC1702__gpioInit_384:
0xB142C	0xF2400120  MOVW	R1, #32
0xB1430	0x485C    LDR	R0, [PC, #368]
0xB1432	0xF7FFFDDB  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_385:
0xB1436	0xE0AD    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 180 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_386:
; dir start address is: 4 (R1)
0xB1438	0x2901    CMP	R1, #1
0xB143A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_387
; dir end address is: 4 (R1)
0xB143C	0xF2400101  MOVW	R1, #1
0xB1440	0x4859    LDR	R0, [PC, #356]
0xB1442	0xF7FFFED3  BL	_GPIO_Digital_Input+0
0xB1446	0xE004    B	L_clicker_2_CEC1702__gpioInit_388
L_clicker_2_CEC1702__gpioInit_387:
0xB1448	0xF2400101  MOVW	R1, #1
0xB144C	0x4856    LDR	R0, [PC, #344]
0xB144E	0xF7FFFDCD  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_388:
0xB1452	0xE09F    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 181 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_389:
; dir start address is: 4 (R1)
0xB1454	0x2901    CMP	R1, #1
0xB1456	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_390
; dir end address is: 4 (R1)
0xB1458	0xF2400120  MOVW	R1, #32
0xB145C	0x4853    LDR	R0, [PC, #332]
0xB145E	0xF7FFFEC5  BL	_GPIO_Digital_Input+0
0xB1462	0xE004    B	L_clicker_2_CEC1702__gpioInit_391
L_clicker_2_CEC1702__gpioInit_390:
0xB1464	0xF2400120  MOVW	R1, #32
0xB1468	0x4850    LDR	R0, [PC, #320]
0xB146A	0xF7FFFDBF  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_391:
0xB146E	0xE091    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 182 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_392:
; dir start address is: 4 (R1)
0xB1470	0x2901    CMP	R1, #1
0xB1472	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_393
; dir end address is: 4 (R1)
0xB1474	0xF2400104  MOVW	R1, #4
0xB1478	0x484C    LDR	R0, [PC, #304]
0xB147A	0xF7FFFEB7  BL	_GPIO_Digital_Input+0
0xB147E	0xE004    B	L_clicker_2_CEC1702__gpioInit_394
L_clicker_2_CEC1702__gpioInit_393:
0xB1480	0xF2400104  MOVW	R1, #4
0xB1484	0x4849    LDR	R0, [PC, #292]
0xB1486	0xF7FFFDB1  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_394:
0xB148A	0xE083    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 183 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_1); break;
L_clicker_2_CEC1702__gpioInit_395:
; dir start address is: 4 (R1)
0xB148C	0x2901    CMP	R1, #1
0xB148E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_396
; dir end address is: 4 (R1)
0xB1490	0xF2400102  MOVW	R1, #2
0xB1494	0x4845    LDR	R0, [PC, #276]
0xB1496	0xF7FFFEA9  BL	_GPIO_Digital_Input+0
0xB149A	0xE004    B	L_clicker_2_CEC1702__gpioInit_397
L_clicker_2_CEC1702__gpioInit_396:
0xB149C	0xF2400102  MOVW	R1, #2
0xB14A0	0x4842    LDR	R0, [PC, #264]
0xB14A2	0xF7FFFDA3  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_397:
0xB14A6	0xE075    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 184 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_3); break;
L_clicker_2_CEC1702__gpioInit_398:
; dir start address is: 4 (R1)
0xB14A8	0x2901    CMP	R1, #1
0xB14AA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_399
; dir end address is: 4 (R1)
0xB14AC	0xF2400108  MOVW	R1, #8
0xB14B0	0x483D    LDR	R0, [PC, #244]
0xB14B2	0xF7FFFE9B  BL	_GPIO_Digital_Input+0
0xB14B6	0xE004    B	L_clicker_2_CEC1702__gpioInit_3100
L_clicker_2_CEC1702__gpioInit_399:
0xB14B8	0xF2400108  MOVW	R1, #8
0xB14BC	0x483A    LDR	R0, [PC, #232]
0xB14BE	0xF7FFFD95  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3100:
0xB14C2	0xE067    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 185 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_3101:
; dir start address is: 4 (R1)
0xB14C4	0x2901    CMP	R1, #1
0xB14C6	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3102
; dir end address is: 4 (R1)
0xB14C8	0xF2400101  MOVW	R1, #1
0xB14CC	0x4838    LDR	R0, [PC, #224]
0xB14CE	0xF7FFFE8D  BL	_GPIO_Digital_Input+0
0xB14D2	0xE004    B	L_clicker_2_CEC1702__gpioInit_3103
L_clicker_2_CEC1702__gpioInit_3102:
0xB14D4	0xF2400101  MOVW	R1, #1
0xB14D8	0x4835    LDR	R0, [PC, #212]
0xB14DA	0xF7FFFD87  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3103:
0xB14DE	0xE059    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 186 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_3104:
; dir start address is: 4 (R1)
0xB14E0	0x2901    CMP	R1, #1
0xB14E2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3105
; dir end address is: 4 (R1)
0xB14E4	0xF2400120  MOVW	R1, #32
0xB14E8	0x4832    LDR	R0, [PC, #200]
0xB14EA	0xF7FFFE7F  BL	_GPIO_Digital_Input+0
0xB14EE	0xE004    B	L_clicker_2_CEC1702__gpioInit_3106
L_clicker_2_CEC1702__gpioInit_3105:
0xB14F0	0xF2400120  MOVW	R1, #32
0xB14F4	0x482F    LDR	R0, [PC, #188]
0xB14F6	0xF7FFFD79  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3106:
0xB14FA	0xE04B    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 187 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_3107:
; dir start address is: 4 (R1)
0xB14FC	0x2901    CMP	R1, #1
0xB14FE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3108
; dir end address is: 4 (R1)
0xB1500	0xF2400110  MOVW	R1, #16
0xB1504	0x482B    LDR	R0, [PC, #172]
0xB1506	0xF7FFFE71  BL	_GPIO_Digital_Input+0
0xB150A	0xE004    B	L_clicker_2_CEC1702__gpioInit_3109
L_clicker_2_CEC1702__gpioInit_3108:
0xB150C	0xF2400110  MOVW	R1, #16
0xB1510	0x4828    LDR	R0, [PC, #160]
0xB1512	0xF7FFFD6B  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3109:
0xB1516	0xE03D    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 188 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_3110:
; dir start address is: 4 (R1)
0xB1518	0x2901    CMP	R1, #1
0xB151A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3111
; dir end address is: 4 (R1)
0xB151C	0xF2400120  MOVW	R1, #32
0xB1520	0x4825    LDR	R0, [PC, #148]
0xB1522	0xF7FFFE63  BL	_GPIO_Digital_Input+0
0xB1526	0xE004    B	L_clicker_2_CEC1702__gpioInit_3112
L_clicker_2_CEC1702__gpioInit_3111:
0xB1528	0xF2400120  MOVW	R1, #32
0xB152C	0x4822    LDR	R0, [PC, #136]
0xB152E	0xF7FFFD5D  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3112:
0xB1532	0xE02F    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 189 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_3113:
; dir start address is: 4 (R1)
0xB1534	0x2901    CMP	R1, #1
0xB1536	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3114
; dir end address is: 4 (R1)
0xB1538	0xF2400110  MOVW	R1, #16
0xB153C	0x481E    LDR	R0, [PC, #120]
0xB153E	0xF7FFFE55  BL	_GPIO_Digital_Input+0
0xB1542	0xE004    B	L_clicker_2_CEC1702__gpioInit_3115
L_clicker_2_CEC1702__gpioInit_3114:
0xB1544	0xF2400110  MOVW	R1, #16
0xB1548	0x481B    LDR	R0, [PC, #108]
0xB154A	0xF7FFFD4F  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3115:
0xB154E	0xE021    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 190 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_CEC1702__gpioInit_3116:
0xB1550	0x2001    MOVS	R0, #1
0xB1552	0xE020    B	L_end__gpioInit_3
;__c2_cec1702_gpio.c, 191 :: 		}
L_clicker_2_CEC1702__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1554	0x2800    CMP	R0, #0
0xB1556	0xF43FAF53  BEQ	L_clicker_2_CEC1702__gpioInit_380
0xB155A	0x2801    CMP	R0, #1
0xB155C	0xF43FAF5E  BEQ	L_clicker_2_CEC1702__gpioInit_383
0xB1560	0x2802    CMP	R0, #2
0xB1562	0xF43FAF69  BEQ	L_clicker_2_CEC1702__gpioInit_386
0xB1566	0x2803    CMP	R0, #3
0xB1568	0xF43FAF74  BEQ	L_clicker_2_CEC1702__gpioInit_389
0xB156C	0x2804    CMP	R0, #4
0xB156E	0xF43FAF7F  BEQ	L_clicker_2_CEC1702__gpioInit_392
0xB1572	0x2805    CMP	R0, #5
0xB1574	0xF43FAF8A  BEQ	L_clicker_2_CEC1702__gpioInit_395
0xB1578	0x2806    CMP	R0, #6
0xB157A	0xF43FAF95  BEQ	L_clicker_2_CEC1702__gpioInit_398
0xB157E	0x2807    CMP	R0, #7
0xB1580	0xD0A0    BEQ	L_clicker_2_CEC1702__gpioInit_3101
0xB1582	0x2808    CMP	R0, #8
0xB1584	0xD0AC    BEQ	L_clicker_2_CEC1702__gpioInit_3104
0xB1586	0x2809    CMP	R0, #9
0xB1588	0xD0B8    BEQ	L_clicker_2_CEC1702__gpioInit_3107
0xB158A	0x280A    CMP	R0, #10
0xB158C	0xD0C4    BEQ	L_clicker_2_CEC1702__gpioInit_3110
0xB158E	0x280B    CMP	R0, #11
0xB1590	0xD0D0    BEQ	L_clicker_2_CEC1702__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xB1592	0xE7DD    B	L_clicker_2_CEC1702__gpioInit_3116
L_clicker_2_CEC1702__gpioInit_379:
;__c2_cec1702_gpio.c, 192 :: 		return _MIKROBUS_OK;
0xB1594	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_gpio.c, 193 :: 		}
L_end__gpioInit_3:
0xB1596	0xF8DDE000  LDR	LR, [SP, #0]
0xB159A	0xB001    ADD	SP, SP, #4
0xB159C	0x4770    BX	LR
0xB159E	0xBF00    NOP
0xB15A0	0x12004008  	GPIO_PORT_200_207+0
0xB15A4	0x11C04008  	GPIO_PORT_160_167+0
0xB15A8	0x10A04008  	GPIO_PORT_050_057+0
0xB15AC	0x11404008  	GPIO_PORT_120_127+0
0xB15B0	0x10604008  	GPIO_PORT_030_037+0
0xB15B4	0x11004008  	GPIO_PORT_100_107+0
0xB15B8	0x11A04008  	GPIO_PORT_150_157+0
; end of clicker_2_CEC1702__gpioInit_3
clicker_2_CEC1702__gpioInit_4:
;__c2_cec1702_gpio.c, 196 :: 		static T_mikrobus_ret _gpioInit_4(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1870	0xB081    SUB	SP, SP, #4
0xB1872	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_cec1702_gpio.c, 198 :: 		switch( pin )
0xB1876	0xE0A9    B	L_clicker_2_CEC1702__gpioInit_4117
; pin end address is: 0 (R0)
;__c2_cec1702_gpio.c, 200 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_4119:
0xB1878	0x2901    CMP	R1, #1
0xB187A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4120
; dir end address is: 4 (R1)
0xB187C	0xF2400180  MOVW	R1, #128
0xB1880	0x4865    LDR	R0, [PC, #404]
0xB1882	0xF7FFFCB3  BL	_GPIO_Digital_Input+0
0xB1886	0xE004    B	L_clicker_2_CEC1702__gpioInit_4121
L_clicker_2_CEC1702__gpioInit_4120:
0xB1888	0xF2400180  MOVW	R1, #128
0xB188C	0x4862    LDR	R0, [PC, #392]
0xB188E	0xF7FFFBAD  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4121:
0xB1892	0xE0BB    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 201 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_4122:
; dir start address is: 4 (R1)
0xB1894	0x2901    CMP	R1, #1
0xB1896	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4123
; dir end address is: 4 (R1)
0xB1898	0xF2400110  MOVW	R1, #16
0xB189C	0x485F    LDR	R0, [PC, #380]
0xB189E	0xF7FFFCA5  BL	_GPIO_Digital_Input+0
0xB18A2	0xE004    B	L_clicker_2_CEC1702__gpioInit_4124
L_clicker_2_CEC1702__gpioInit_4123:
0xB18A4	0xF2400110  MOVW	R1, #16
0xB18A8	0x485C    LDR	R0, [PC, #368]
0xB18AA	0xF7FFFB9F  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4124:
0xB18AE	0xE0AD    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 202 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_040_047, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_040_047, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_4125:
; dir start address is: 4 (R1)
0xB18B0	0x2901    CMP	R1, #1
0xB18B2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4126
; dir end address is: 4 (R1)
0xB18B4	0xF2400180  MOVW	R1, #128
0xB18B8	0x4859    LDR	R0, [PC, #356]
0xB18BA	0xF7FFFC97  BL	_GPIO_Digital_Input+0
0xB18BE	0xE004    B	L_clicker_2_CEC1702__gpioInit_4127
L_clicker_2_CEC1702__gpioInit_4126:
0xB18C0	0xF2400180  MOVW	R1, #128
0xB18C4	0x4856    LDR	R0, [PC, #344]
0xB18C6	0xF7FFFB91  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4127:
0xB18CA	0xE09F    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 203 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_4128:
; dir start address is: 4 (R1)
0xB18CC	0x2901    CMP	R1, #1
0xB18CE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4129
; dir end address is: 4 (R1)
0xB18D0	0xF2400120  MOVW	R1, #32
0xB18D4	0x4853    LDR	R0, [PC, #332]
0xB18D6	0xF7FFFC89  BL	_GPIO_Digital_Input+0
0xB18DA	0xE004    B	L_clicker_2_CEC1702__gpioInit_4130
L_clicker_2_CEC1702__gpioInit_4129:
0xB18DC	0xF2400120  MOVW	R1, #32
0xB18E0	0x4850    LDR	R0, [PC, #320]
0xB18E2	0xF7FFFB83  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4130:
0xB18E6	0xE091    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 204 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_4131:
; dir start address is: 4 (R1)
0xB18E8	0x2901    CMP	R1, #1
0xB18EA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4132
; dir end address is: 4 (R1)
0xB18EC	0xF2400104  MOVW	R1, #4
0xB18F0	0x484C    LDR	R0, [PC, #304]
0xB18F2	0xF7FFFC7B  BL	_GPIO_Digital_Input+0
0xB18F6	0xE004    B	L_clicker_2_CEC1702__gpioInit_4133
L_clicker_2_CEC1702__gpioInit_4132:
0xB18F8	0xF2400104  MOVW	R1, #4
0xB18FC	0x4849    LDR	R0, [PC, #292]
0xB18FE	0xF7FFFB75  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4133:
0xB1902	0xE083    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 205 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_1); break;
L_clicker_2_CEC1702__gpioInit_4134:
; dir start address is: 4 (R1)
0xB1904	0x2901    CMP	R1, #1
0xB1906	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4135
; dir end address is: 4 (R1)
0xB1908	0xF2400102  MOVW	R1, #2
0xB190C	0x4845    LDR	R0, [PC, #276]
0xB190E	0xF7FFFC6D  BL	_GPIO_Digital_Input+0
0xB1912	0xE004    B	L_clicker_2_CEC1702__gpioInit_4136
L_clicker_2_CEC1702__gpioInit_4135:
0xB1914	0xF2400102  MOVW	R1, #2
0xB1918	0x4842    LDR	R0, [PC, #264]
0xB191A	0xF7FFFB67  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4136:
0xB191E	0xE075    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 206 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_4137:
; dir start address is: 4 (R1)
0xB1920	0x2901    CMP	R1, #1
0xB1922	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4138
; dir end address is: 4 (R1)
0xB1924	0xF2400110  MOVW	R1, #16
0xB1928	0x483F    LDR	R0, [PC, #252]
0xB192A	0xF7FFFC5F  BL	_GPIO_Digital_Input+0
0xB192E	0xE004    B	L_clicker_2_CEC1702__gpioInit_4139
L_clicker_2_CEC1702__gpioInit_4138:
0xB1930	0xF2400110  MOVW	R1, #16
0xB1934	0x483C    LDR	R0, [PC, #240]
0xB1936	0xF7FFFB59  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4139:
0xB193A	0xE067    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 207 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_110_117, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_110_117, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_4140:
; dir start address is: 4 (R1)
0xB193C	0x2901    CMP	R1, #1
0xB193E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4141
; dir end address is: 4 (R1)
0xB1940	0xF2400104  MOVW	R1, #4
0xB1944	0x4839    LDR	R0, [PC, #228]
0xB1946	0xF7FFFC51  BL	_GPIO_Digital_Input+0
0xB194A	0xE004    B	L_clicker_2_CEC1702__gpioInit_4142
L_clicker_2_CEC1702__gpioInit_4141:
0xB194C	0xF2400104  MOVW	R1, #4
0xB1950	0x4836    LDR	R0, [PC, #216]
0xB1952	0xF7FFFB4B  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4142:
0xB1956	0xE059    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 208 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_4143:
; dir start address is: 4 (R1)
0xB1958	0x2901    CMP	R1, #1
0xB195A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4144
; dir end address is: 4 (R1)
0xB195C	0xF2400120  MOVW	R1, #32
0xB1960	0x482D    LDR	R0, [PC, #180]
0xB1962	0xF7FFFC43  BL	_GPIO_Digital_Input+0
0xB1966	0xE004    B	L_clicker_2_CEC1702__gpioInit_4145
L_clicker_2_CEC1702__gpioInit_4144:
0xB1968	0xF2400120  MOVW	R1, #32
0xB196C	0x482A    LDR	R0, [PC, #168]
0xB196E	0xF7FFFB3D  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4145:
0xB1972	0xE04B    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 209 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_4146:
; dir start address is: 4 (R1)
0xB1974	0x2901    CMP	R1, #1
0xB1976	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4147
; dir end address is: 4 (R1)
0xB1978	0xF2400110  MOVW	R1, #16
0xB197C	0x4826    LDR	R0, [PC, #152]
0xB197E	0xF7FFFC35  BL	_GPIO_Digital_Input+0
0xB1982	0xE004    B	L_clicker_2_CEC1702__gpioInit_4148
L_clicker_2_CEC1702__gpioInit_4147:
0xB1984	0xF2400110  MOVW	R1, #16
0xB1988	0x4823    LDR	R0, [PC, #140]
0xB198A	0xF7FFFB2F  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4148:
0xB198E	0xE03D    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 210 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_4149:
; dir start address is: 4 (R1)
0xB1990	0x2901    CMP	R1, #1
0xB1992	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4150
; dir end address is: 4 (R1)
0xB1994	0xF2400120  MOVW	R1, #32
0xB1998	0x4820    LDR	R0, [PC, #128]
0xB199A	0xF7FFFC27  BL	_GPIO_Digital_Input+0
0xB199E	0xE004    B	L_clicker_2_CEC1702__gpioInit_4151
L_clicker_2_CEC1702__gpioInit_4150:
0xB19A0	0xF2400120  MOVW	R1, #32
0xB19A4	0x481D    LDR	R0, [PC, #116]
0xB19A6	0xF7FFFB21  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4151:
0xB19AA	0xE02F    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 211 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_4152:
; dir start address is: 4 (R1)
0xB19AC	0x2901    CMP	R1, #1
0xB19AE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4153
; dir end address is: 4 (R1)
0xB19B0	0xF2400110  MOVW	R1, #16
0xB19B4	0x4819    LDR	R0, [PC, #100]
0xB19B6	0xF7FFFC19  BL	_GPIO_Digital_Input+0
0xB19BA	0xE004    B	L_clicker_2_CEC1702__gpioInit_4154
L_clicker_2_CEC1702__gpioInit_4153:
0xB19BC	0xF2400110  MOVW	R1, #16
0xB19C0	0x4816    LDR	R0, [PC, #88]
0xB19C2	0xF7FFFB13  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4154:
0xB19C6	0xE021    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 212 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_CEC1702__gpioInit_4155:
0xB19C8	0x2001    MOVS	R0, #1
0xB19CA	0xE020    B	L_end__gpioInit_4
;__c2_cec1702_gpio.c, 213 :: 		}
L_clicker_2_CEC1702__gpioInit_4117:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB19CC	0x2800    CMP	R0, #0
0xB19CE	0xF43FAF53  BEQ	L_clicker_2_CEC1702__gpioInit_4119
0xB19D2	0x2801    CMP	R0, #1
0xB19D4	0xF43FAF5E  BEQ	L_clicker_2_CEC1702__gpioInit_4122
0xB19D8	0x2802    CMP	R0, #2
0xB19DA	0xF43FAF69  BEQ	L_clicker_2_CEC1702__gpioInit_4125
0xB19DE	0x2803    CMP	R0, #3
0xB19E0	0xF43FAF74  BEQ	L_clicker_2_CEC1702__gpioInit_4128
0xB19E4	0x2804    CMP	R0, #4
0xB19E6	0xF43FAF7F  BEQ	L_clicker_2_CEC1702__gpioInit_4131
0xB19EA	0x2805    CMP	R0, #5
0xB19EC	0xF43FAF8A  BEQ	L_clicker_2_CEC1702__gpioInit_4134
0xB19F0	0x2806    CMP	R0, #6
0xB19F2	0xF43FAF95  BEQ	L_clicker_2_CEC1702__gpioInit_4137
0xB19F6	0x2807    CMP	R0, #7
0xB19F8	0xD0A0    BEQ	L_clicker_2_CEC1702__gpioInit_4140
0xB19FA	0x2808    CMP	R0, #8
0xB19FC	0xD0AC    BEQ	L_clicker_2_CEC1702__gpioInit_4143
0xB19FE	0x2809    CMP	R0, #9
0xB1A00	0xD0B8    BEQ	L_clicker_2_CEC1702__gpioInit_4146
0xB1A02	0x280A    CMP	R0, #10
0xB1A04	0xD0C4    BEQ	L_clicker_2_CEC1702__gpioInit_4149
0xB1A06	0x280B    CMP	R0, #11
0xB1A08	0xD0D0    BEQ	L_clicker_2_CEC1702__gpioInit_4152
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xB1A0A	0xE7DD    B	L_clicker_2_CEC1702__gpioInit_4155
L_clicker_2_CEC1702__gpioInit_4118:
;__c2_cec1702_gpio.c, 214 :: 		return _MIKROBUS_OK;
0xB1A0C	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_gpio.c, 215 :: 		}
L_end__gpioInit_4:
0xB1A0E	0xF8DDE000  LDR	LR, [SP, #0]
0xB1A12	0xB001    ADD	SP, SP, #4
0xB1A14	0x4770    BX	LR
0xB1A16	0xBF00    NOP
0xB1A18	0x11004008  	GPIO_PORT_100_107+0
0xB1A1C	0x11A04008  	GPIO_PORT_150_157+0
0xB1A20	0x10804008  	GPIO_PORT_040_047+0
0xB1A24	0x11404008  	GPIO_PORT_120_127+0
0xB1A28	0x10A04008  	GPIO_PORT_050_057+0
0xB1A2C	0x11204008  	GPIO_PORT_110_117+0
; end of clicker_2_CEC1702__gpioInit_4
_mikrobus_i2cInit:
;clicker_2_CEC1702.c, 221 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xB2070	0xB081    SUB	SP, SP, #4
0xB2072	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;clicker_2_CEC1702.c, 223 :: 		switch( bus )
0xB2076	0xE011    B	L_mikrobus_i2cInit174
; bus end address is: 0 (R0)
;clicker_2_CEC1702.c, 226 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit176:
0xB2078	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB207A	0xF7FFFB8F  BL	clicker_2_CEC1702__i2cInit_1+0
0xB207E	0xE016    B	L_end_mikrobus_i2cInit
;clicker_2_CEC1702.c, 229 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit177:
; cfg start address is: 4 (R1)
0xB2080	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB2082	0xF7FFF9A9  BL	clicker_2_CEC1702__i2cInit_2+0
0xB2086	0xE012    B	L_end_mikrobus_i2cInit
;clicker_2_CEC1702.c, 232 :: 		case _MIKROBUS3 : return _i2cInit_3( cfg );
L_mikrobus_i2cInit178:
; cfg start address is: 4 (R1)
0xB2088	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB208A	0xF7FFF995  BL	clicker_2_CEC1702__i2cInit_3+0
0xB208E	0xE00E    B	L_end_mikrobus_i2cInit
;clicker_2_CEC1702.c, 235 :: 		case _MIKROBUS4 : return _i2cInit_4( cfg );
L_mikrobus_i2cInit179:
; cfg start address is: 4 (R1)
0xB2090	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB2092	0xF7FFF981  BL	clicker_2_CEC1702__i2cInit_4+0
0xB2096	0xE00A    B	L_end_mikrobus_i2cInit
;clicker_2_CEC1702.c, 243 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit180:
0xB2098	0x2001    MOVS	R0, #1
0xB209A	0xE008    B	L_end_mikrobus_i2cInit
;clicker_2_CEC1702.c, 244 :: 		}
L_mikrobus_i2cInit174:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xB209C	0x2800    CMP	R0, #0
0xB209E	0xD0EB    BEQ	L_mikrobus_i2cInit176
0xB20A0	0x2801    CMP	R0, #1
0xB20A2	0xD0ED    BEQ	L_mikrobus_i2cInit177
0xB20A4	0x2802    CMP	R0, #2
0xB20A6	0xD0EF    BEQ	L_mikrobus_i2cInit178
0xB20A8	0x2803    CMP	R0, #3
0xB20AA	0xD0F1    BEQ	L_mikrobus_i2cInit179
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0xB20AC	0xE7F4    B	L_mikrobus_i2cInit180
;clicker_2_CEC1702.c, 247 :: 		}
L_end_mikrobus_i2cInit:
0xB20AE	0xF8DDE000  LDR	LR, [SP, #0]
0xB20B2	0xB001    ADD	SP, SP, #4
0xB20B4	0x4770    BX	LR
; end of _mikrobus_i2cInit
clicker_2_CEC1702__i2cInit_1:
;__c2_cec1702_i2c.c, 44 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB179C	0xB081    SUB	SP, SP, #4
0xB179E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_cec1702_i2c.c, 46 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C_port02_P155_P154 );
0xB17A2	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB17A4	0x4608    MOV	R0, R1
0xB17A6	0x4904    LDR	R1, [PC, #16]
0xB17A8	0xF7FFFC2E  BL	_I2C0_Init_Advanced+0
;__c2_cec1702_i2c.c, 47 :: 		return _MIKROBUS_OK;
0xB17AC	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_i2c.c, 48 :: 		}
L_end__i2cInit_1:
0xB17AE	0xF8DDE000  LDR	LR, [SP, #0]
0xB17B2	0xB001    ADD	SP, SP, #4
0xB17B4	0x4770    BX	LR
0xB17B6	0xBF00    NOP
0xB17B8	0x2448000B  	__GPIO_MODULE_I2C_port02_P155_P154+0
; end of clicker_2_CEC1702__i2cInit_1
_I2C0_Init_Advanced:
;__Lib_I2C_1702.c, 360 :: 		
; module start address is: 4 (R1)
; bitrate start address is: 0 (R0)
0xB1008	0xB081    SUB	SP, SP, #4
0xB100A	0xF8CDE000  STR	LR, [SP, #0]
0xB100E	0x4683    MOV	R11, R0
0xB1010	0x468C    MOV	R12, R1
; module end address is: 4 (R1)
; bitrate end address is: 0 (R0)
; bitrate start address is: 44 (R11)
; module start address is: 48 (R12)
;__Lib_I2C_1702.c, 361 :: 		
0xB1012	0x2300    MOVS	R3, #0
0xB1014	0x4A0D    LDR	R2, [PC, #52]
0xB1016	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_1702.c, 362 :: 		
0xB1018	0x4660    MOV	R0, R12
0xB101A	0xF7FFFE59  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_1702.c, 363 :: 		
0xB101E	0x4C0C    LDR	R4, [PC, #48]
0xB1020	0x4B0C    LDR	R3, [PC, #48]
0xB1022	0x4A0D    LDR	R2, [PC, #52]
0xB1024	0x4619    MOV	R1, R3
0xB1026	0x4610    MOV	R0, R2
0xB1028	0x4622    MOV	R2, R4
0xB102A	0xF7FFFDB3  BL	_I2C_Set_Active+0
;__Lib_I2C_1702.c, 364 :: 		
0xB102E	0xF10C020C  ADD	R2, R12, #12
; module end address is: 48 (R12)
0xB1032	0x6812    LDR	R2, [R2, #0]
0xB1034	0xB2D3    UXTB	R3, R2
0xB1036	0x4A09    LDR	R2, [PC, #36]
0xB1038	0x6812    LDR	R2, [R2, #0]
0xB103A	0x4659    MOV	R1, R11
0xB103C	0x4610    MOV	R0, R2
; bitrate end address is: 44 (R11)
0xB103E	0xB2DA    UXTB	R2, R3
0xB1040	0xF7FFFDB8  BL	__Lib_I2C_1702_I2Cx_Init_Advanced+0
;__Lib_I2C_1702.c, 365 :: 		
L_end_I2C0_Init_Advanced:
0xB1044	0xF8DDE000  LDR	LR, [SP, #0]
0xB1048	0xB001    ADD	SP, SP, #4
0xB104A	0x4770    BX	LR
0xB104C	0x00582000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB1050	0x0A35000B  	_I2C0_Write+0
0xB1054	0x0CAD000B  	_I2C0_Read+0
0xB1058	0x09C9000B  	_I2C0_Start+0
0xB105C	0x00542000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_CEC1702.c, 603 :: 		
; module start address is: 0 (R0)
0xB0CD0	0xB081    SUB	SP, SP, #4
0xB0CD2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 608 :: 		
; i start address is: 40 (R10)
0xB0CD6	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0xB0CDA	0x4681    MOV	R9, R0
;__Lib_GPIO_CEC1702.c, 609 :: 		
L_GPIO_Alternate_Function_Enable32:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0xB0CDC	0xEA4F018A  LSL	R1, R10, #2
0xB0CE0	0xEB090101  ADD	R1, R9, R1, LSL #0
0xB0CE4	0x6809    LDR	R1, [R1, #0]
0xB0CE6	0xF1B13FFF  CMP	R1, #-1
0xB0CEA	0xD012    BEQ	L_GPIO_Alternate_Function_Enable33
;__Lib_GPIO_CEC1702.c, 611 :: 		
0xB0CEC	0xF1090134  ADD	R1, R9, #52
0xB0CF0	0xEA4F038A  LSL	R3, R10, #2
0xB0CF4	0x18C9    ADDS	R1, R1, R3
0xB0CF6	0x6809    LDR	R1, [R1, #0]
0xB0CF8	0x460A    MOV	R2, R1
0xB0CFA	0xEB090103  ADD	R1, R9, R3, LSL #0
0xB0CFE	0x6809    LDR	R1, [R1, #0]
0xB0D00	0x4608    MOV	R0, R1
0xB0D02	0x4611    MOV	R1, R2
0xB0D04	0xF7FFFC2C  BL	__Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO_CEC1702.c, 612 :: 		
0xB0D08	0xF10A0A01  ADD	R10, R10, #1
0xB0D0C	0xFA1FFA8A  UXTH	R10, R10
;__Lib_GPIO_CEC1702.c, 613 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0xB0D10	0xE7E4    B	L_GPIO_Alternate_Function_Enable32
L_GPIO_Alternate_Function_Enable33:
;__Lib_GPIO_CEC1702.c, 614 :: 		
L_end_GPIO_Alternate_Function_Enable:
0xB0D12	0xF8DDE000  LDR	LR, [SP, #0]
0xB0D16	0xB001    ADD	SP, SP, #4
0xB0D18	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_CEC1702.c, 580 :: 		
; muxconfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0xB0560	0xB082    SUB	SP, SP, #8
0xB0562	0xF8CDE000  STR	LR, [SP, #0]
; muxconfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 0 (R0)
; muxconfig start address is: 4 (R1)
;__Lib_GPIO_CEC1702.c, 589 :: 		
0xB0566	0xF00002FF  AND	R2, R0, #255
; muxPin end address is: 0 (R0)
0xB056A	0x0913    LSRS	R3, R2, #4
;__Lib_GPIO_CEC1702.c, 590 :: 		
0xB056C	0xF002020F  AND	R2, R2, #15
; pin start address is: 16 (R4)
0xB0570	0x4614    MOV	R4, R2
;__Lib_GPIO_CEC1702.c, 592 :: 		
0xB0572	0xB2D8    UXTB	R0, R3
0xB0574	0xF7FFFE9A  BL	__Lib_GPIO_CEC1702_GetPortBaseAddr+0
;__Lib_GPIO_CEC1702.c, 595 :: 		
0xB0578	0x2201    MOVS	R2, #1
0xB057A	0xB212    SXTH	R2, R2
0xB057C	0x40A2    LSLS	R2, R4
; pin end address is: 16 (R4)
0xB057E	0xF8AD2004  STRH	R2, [SP, #4]
; muxconfig end address is: 4 (R1)
0xB0582	0x4600    MOV	R0, R0
0xB0584	0x460A    MOV	R2, R1
0xB0586	0xF89D1004  LDRB	R1, [SP, #4]
0xB058A	0xF000FA77  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1702.c, 596 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0xB058E	0xF8DDE000  LDR	LR, [SP, #0]
0xB0592	0xB002    ADD	SP, SP, #8
0xB0594	0x4770    BX	LR
; end of __Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function
__Lib_GPIO_CEC1702_GetPortBaseAddr:
;__Lib_GPIO_CEC1702.c, 469 :: 		
; portNumber start address is: 0 (R0)
0xB02AC	0xB081    SUB	SP, SP, #4
; portNumber end address is: 0 (R0)
; portNumber start address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 470 :: 		
0xB02AE	0xE027    B	L___Lib_GPIO_CEC1702_GetPortBaseAddr10
; portNumber end address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 471 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr12:
;__Lib_GPIO_CEC1702.c, 473 :: 		
0xB02B0	0x4828    LDR	R0, [PC, #160]
0xB02B2	0xE04D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 476 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr13:
;__Lib_GPIO_CEC1702.c, 478 :: 		
0xB02B4	0x4828    LDR	R0, [PC, #160]
0xB02B6	0xE04B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 481 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr14:
;__Lib_GPIO_CEC1702.c, 483 :: 		
0xB02B8	0x4828    LDR	R0, [PC, #160]
0xB02BA	0xE049    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 486 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr15:
;__Lib_GPIO_CEC1702.c, 488 :: 		
0xB02BC	0x4828    LDR	R0, [PC, #160]
0xB02BE	0xE047    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 491 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr16:
;__Lib_GPIO_CEC1702.c, 493 :: 		
0xB02C0	0x4828    LDR	R0, [PC, #160]
0xB02C2	0xE045    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 496 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr17:
;__Lib_GPIO_CEC1702.c, 498 :: 		
0xB02C4	0x4828    LDR	R0, [PC, #160]
0xB02C6	0xE043    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 501 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr18:
;__Lib_GPIO_CEC1702.c, 503 :: 		
0xB02C8	0x4828    LDR	R0, [PC, #160]
0xB02CA	0xE041    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 506 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr19:
;__Lib_GPIO_CEC1702.c, 508 :: 		
0xB02CC	0x4828    LDR	R0, [PC, #160]
0xB02CE	0xE03F    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 511 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr20:
;__Lib_GPIO_CEC1702.c, 513 :: 		
0xB02D0	0x4828    LDR	R0, [PC, #160]
0xB02D2	0xE03D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 516 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr21:
;__Lib_GPIO_CEC1702.c, 518 :: 		
0xB02D4	0x4828    LDR	R0, [PC, #160]
0xB02D6	0xE03B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 521 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr22:
;__Lib_GPIO_CEC1702.c, 523 :: 		
0xB02D8	0x4828    LDR	R0, [PC, #160]
0xB02DA	0xE039    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 526 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr23:
;__Lib_GPIO_CEC1702.c, 528 :: 		
0xB02DC	0x4828    LDR	R0, [PC, #160]
0xB02DE	0xE037    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 531 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr24:
;__Lib_GPIO_CEC1702.c, 533 :: 		
0xB02E0	0x4828    LDR	R0, [PC, #160]
0xB02E2	0xE035    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 536 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr25:
;__Lib_GPIO_CEC1702.c, 538 :: 		
0xB02E4	0x4828    LDR	R0, [PC, #160]
0xB02E6	0xE033    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 541 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr26:
;__Lib_GPIO_CEC1702.c, 543 :: 		
0xB02E8	0x4828    LDR	R0, [PC, #160]
0xB02EA	0xE031    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 546 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr27:
;__Lib_GPIO_CEC1702.c, 548 :: 		
0xB02EC	0x4828    LDR	R0, [PC, #160]
0xB02EE	0xE02F    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 551 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr28:
;__Lib_GPIO_CEC1702.c, 553 :: 		
0xB02F0	0x4828    LDR	R0, [PC, #160]
0xB02F2	0xE02D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 556 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr29:
;__Lib_GPIO_CEC1702.c, 558 :: 		
0xB02F4	0x4828    LDR	R0, [PC, #160]
0xB02F6	0xE02B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 561 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr30:
;__Lib_GPIO_CEC1702.c, 563 :: 		
0xB02F8	0x4828    LDR	R0, [PC, #160]
0xB02FA	0xE029    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 566 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr31:
;__Lib_GPIO_CEC1702.c, 568 :: 		
0xB02FC	0x4828    LDR	R0, [PC, #160]
0xB02FE	0xE027    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 571 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr10:
; portNumber start address is: 0 (R0)
0xB0300	0x2800    CMP	R0, #0
0xB0302	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr12
0xB0304	0x2801    CMP	R0, #1
0xB0306	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr13
0xB0308	0x2802    CMP	R0, #2
0xB030A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr14
0xB030C	0x2803    CMP	R0, #3
0xB030E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr15
0xB0310	0x2804    CMP	R0, #4
0xB0312	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr16
0xB0314	0x2805    CMP	R0, #5
0xB0316	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr17
0xB0318	0x2806    CMP	R0, #6
0xB031A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr18
0xB031C	0x2807    CMP	R0, #7
0xB031E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr19
0xB0320	0x2808    CMP	R0, #8
0xB0322	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr20
0xB0324	0x2809    CMP	R0, #9
0xB0326	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr21
0xB0328	0x280A    CMP	R0, #10
0xB032A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr22
0xB032C	0x280B    CMP	R0, #11
0xB032E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr23
0xB0330	0x280C    CMP	R0, #12
0xB0332	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr24
0xB0334	0x280D    CMP	R0, #13
0xB0336	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr25
0xB0338	0x280E    CMP	R0, #14
0xB033A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr26
0xB033C	0x280F    CMP	R0, #15
0xB033E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr27
0xB0340	0x2810    CMP	R0, #16
0xB0342	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr28
0xB0344	0x2811    CMP	R0, #17
0xB0346	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr29
0xB0348	0x2812    CMP	R0, #18
0xB034A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr30
0xB034C	0x2813    CMP	R0, #19
0xB034E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr31
; portNumber end address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 572 :: 		
L_end_GetPortBaseAddr:
0xB0350	0xB001    ADD	SP, SP, #4
0xB0352	0x4770    BX	LR
0xB0354	0x10004008  	GPIO_PORT_000_007+0
0xB0358	0x10204008  	GPIO_PORT_010_017+0
0xB035C	0x10404008  	GPIO_PORT_020_027+0
0xB0360	0x10604008  	GPIO_PORT_030_037+0
0xB0364	0x10804008  	GPIO_PORT_040_047+0
0xB0368	0x10A04008  	GPIO_PORT_050_057+0
0xB036C	0x10C04008  	GPIO_PORT_060_067+0
0xB0370	0x10E04008  	GPIO_PORT_070_077+0
0xB0374	0x11004008  	GPIO_PORT_100_107+0
0xB0378	0x11204008  	GPIO_PORT_110_117+0
0xB037C	0x11404008  	GPIO_PORT_120_127+0
0xB0380	0x11604008  	GPIO_PORT_130_137+0
0xB0384	0x11804008  	GPIO_PORT_140_147+0
0xB0388	0x11A04008  	GPIO_PORT_150_157+0
0xB038C	0x11C04008  	GPIO_PORT_160_167+0
0xB0390	0x11E04008  	GPIO_PORT_170_177+0
0xB0394	0x12004008  	GPIO_PORT_200_207+0
0xB0398	0x12204008  	GPIO_PORT_210_217+0
0xB039C	0x12404008  	GPIO_PORT_220_227+0
0xB03A0	0x12604008  	GPIO_PORT_230_237+0
; end of __Lib_GPIO_CEC1702_GetPortBaseAddr
_I2C_Set_Active:
;__Lib_I2C_1702.c, 90 :: 		
; write_ptr start address is: 8 (R2)
; read_ptr start address is: 4 (R1)
; start_ptr start address is: 0 (R0)
0xB0B94	0xB081    SUB	SP, SP, #4
; write_ptr end address is: 8 (R2)
; read_ptr end address is: 4 (R1)
; start_ptr end address is: 0 (R0)
; start_ptr start address is: 0 (R0)
; read_ptr start address is: 4 (R1)
; write_ptr start address is: 8 (R2)
;__Lib_I2C_1702.c, 91 :: 		
0xB0B96	0x4B04    LDR	R3, [PC, #16]
0xB0B98	0x6018    STR	R0, [R3, #0]
; start_ptr end address is: 0 (R0)
;__Lib_I2C_1702.c, 92 :: 		
0xB0B9A	0x4B04    LDR	R3, [PC, #16]
0xB0B9C	0x6019    STR	R1, [R3, #0]
; read_ptr end address is: 4 (R1)
;__Lib_I2C_1702.c, 93 :: 		
0xB0B9E	0x4B04    LDR	R3, [PC, #16]
0xB0BA0	0x601A    STR	R2, [R3, #0]
; write_ptr end address is: 8 (R2)
;__Lib_I2C_1702.c, 94 :: 		
L_end_I2C_Set_Active:
0xB0BA2	0xB001    ADD	SP, SP, #4
0xB0BA4	0x4770    BX	LR
0xB0BA6	0xBF00    NOP
0xB0BA8	0x00E02000  	_I2C_Start_Ptr+0
0xB0BAC	0x00E42000  	_I2C_Read_Ptr+0
0xB0BB0	0x00E82000  	_I2C_Write_Ptr+0
; end of _I2C_Set_Active
__Lib_I2C_1702_I2Cx_Init_Advanced:
;__Lib_I2C_1702.c, 327 :: 		
; port start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0xB0BB4	0xB081    SUB	SP, SP, #4
; port end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; port start address is: 8 (R2)
;__Lib_I2C_1702.c, 329 :: 		
0xB0BB6	0xF2000428  ADDW	R4, R0, #40
0xB0BBA	0xF2402300  MOVW	R3, #512
0xB0BBE	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 330 :: 		
0xB0BC0	0xF2000428  ADDW	R4, R0, #40
0xB0BC4	0x2300    MOVS	R3, #0
0xB0BC6	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 332 :: 		
0xB0BC8	0x2380    MOVS	R3, #128
0xB0BCA	0x7003    STRB	R3, [R0, #0]
;__Lib_I2C_1702.c, 333 :: 		
0xB0BCC	0x1D04    ADDS	R4, R0, #4
0xB0BCE	0x2301    MOVS	R3, #1
0xB0BD0	0x8023    STRH	R3, [R4, #0]
;__Lib_I2C_1702.c, 335 :: 		
0xB0BD2	0x2901    CMP	R1, #1
0xB0BD4	0xD115    BNE	L___Lib_I2C_1702_I2Cx_Init_Advanced63
; I2C_ClockSpeed end address is: 4 (R1)
;__Lib_I2C_1702.c, 336 :: 		
0xB0BD6	0xF200042C  ADDW	R4, R0, #44
0xB0BDA	0xF644734F  MOVW	R3, #20303
0xB0BDE	0x8023    STRH	R3, [R4, #0]
;__Lib_I2C_1702.c, 337 :: 		
0xB0BE0	0xF2000440  ADDW	R4, R0, #64
0xB0BE4	0x4B23    LDR	R3, [PC, #140]
0xB0BE6	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 338 :: 		
0xB0BE8	0xF2000424  ADDW	R4, R0, #36
0xB0BEC	0x4B22    LDR	R3, [PC, #136]
0xB0BEE	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 339 :: 		
0xB0BF0	0xF2000444  ADDW	R4, R0, #68
0xB0BF4	0x4B21    LDR	R3, [PC, #132]
0xB0BF6	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 340 :: 		
0xB0BF8	0xF2000418  ADDW	R4, R0, #24
0xB0BFC	0x234D    MOVS	R3, #77
0xB0BFE	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_1702.c, 341 :: 		
0xB0C00	0xE02E    B	L___Lib_I2C_1702_I2Cx_Init_Advanced64
L___Lib_I2C_1702_I2Cx_Init_Advanced63:
;__Lib_I2C_1702.c, 342 :: 		
; I2C_ClockSpeed start address is: 4 (R1)
0xB0C02	0x2904    CMP	R1, #4
0xB0C04	0xD115    BNE	L___Lib_I2C_1702_I2Cx_Init_Advanced65
; I2C_ClockSpeed end address is: 4 (R1)
;__Lib_I2C_1702.c, 343 :: 		
0xB0C06	0xF200042C  ADDW	R4, R0, #44
0xB0C0A	0xF6407317  MOVW	R3, #3863
0xB0C0E	0x8023    STRH	R3, [R4, #0]
;__Lib_I2C_1702.c, 344 :: 		
0xB0C10	0xF2000440  ADDW	R4, R0, #64
0xB0C14	0x4B1A    LDR	R3, [PC, #104]
0xB0C16	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 345 :: 		
0xB0C18	0xF2000424  ADDW	R4, R0, #36
0xB0C1C	0x4B19    LDR	R3, [PC, #100]
0xB0C1E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 346 :: 		
0xB0C20	0xF2000444  ADDW	R4, R0, #68
0xB0C24	0x4B18    LDR	R3, [PC, #96]
0xB0C26	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 347 :: 		
0xB0C28	0xF2000418  ADDW	R4, R0, #24
0xB0C2C	0x230A    MOVS	R3, #10
0xB0C2E	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_1702.c, 348 :: 		
0xB0C30	0xE016    B	L___Lib_I2C_1702_I2Cx_Init_Advanced66
L___Lib_I2C_1702_I2Cx_Init_Advanced65:
;__Lib_I2C_1702.c, 349 :: 		
; I2C_ClockSpeed start address is: 4 (R1)
0xB0C32	0x2910    CMP	R1, #16
0xB0C34	0xD114    BNE	L___Lib_I2C_1702_I2Cx_Init_Advanced67
; I2C_ClockSpeed end address is: 4 (R1)
;__Lib_I2C_1702.c, 350 :: 		
0xB0C36	0xF200042C  ADDW	R4, R0, #44
0xB0C3A	0xF2405309  MOVW	R3, #1289
0xB0C3E	0x8023    STRH	R3, [R4, #0]
;__Lib_I2C_1702.c, 351 :: 		
0xB0C40	0xF2000440  ADDW	R4, R0, #64
0xB0C44	0x4B11    LDR	R3, [PC, #68]
0xB0C46	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 352 :: 		
0xB0C48	0xF2000424  ADDW	R4, R0, #36
0xB0C4C	0x4B0D    LDR	R3, [PC, #52]
0xB0C4E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 353 :: 		
0xB0C50	0xF2000444  ADDW	R4, R0, #68
0xB0C54	0x4B0C    LDR	R3, [PC, #48]
0xB0C56	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 354 :: 		
0xB0C58	0xF2000418  ADDW	R4, R0, #24
0xB0C5C	0x2306    MOVS	R3, #6
0xB0C5E	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_1702.c, 355 :: 		
L___Lib_I2C_1702_I2Cx_Init_Advanced67:
L___Lib_I2C_1702_I2Cx_Init_Advanced66:
L___Lib_I2C_1702_I2Cx_Init_Advanced64:
;__Lib_I2C_1702.c, 356 :: 		
0xB0C60	0x23C1    MOVS	R3, #193
0xB0C62	0x7003    STRB	R3, [R0, #0]
;__Lib_I2C_1702.c, 357 :: 		
0xB0C64	0xF2000428  ADDW	R4, R0, #40
; I2C_BASE end address is: 0 (R0)
0xB0C68	0xF44253E0  ORR	R3, R2, #7168
0xB0C6C	0xB21B    SXTH	R3, R3
; port end address is: 8 (R2)
0xB0C6E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_1702.c, 358 :: 		
L_end_I2Cx_Init_Advanced:
0xB0C70	0xB001    ADD	SP, SP, #4
0xB0C72	0x4770    BX	LR
0xB0C74	0x43060C4D  	#206390022
0xB0C78	0x01ED01FC  	#33292781
0xB0C7C	0xC2C74B9C  	#1268564679
0xB0C80	0x0A01040A  	#67766785
0xB0C84	0x00500100  	#16777296
0xB0C88	0xC2C7149C  	#345817799
0xB0C8C	0x06010606  	#101058049
; end of __Lib_I2C_1702_I2Cx_Init_Advanced
clicker_2_CEC1702__i2cInit_2:
;__c2_cec1702_i2c.c, 50 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB13D8	0xB081    SUB	SP, SP, #4
0xB13DA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_cec1702_i2c.c, 52 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C_port02_P155_P154 );
0xB13DE	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB13E0	0x4608    MOV	R0, R1
0xB13E2	0x4904    LDR	R1, [PC, #16]
0xB13E4	0xF7FFFE10  BL	_I2C0_Init_Advanced+0
;__c2_cec1702_i2c.c, 53 :: 		return _MIKROBUS_OK;
0xB13E8	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_i2c.c, 54 :: 		}
L_end__i2cInit_2:
0xB13EA	0xF8DDE000  LDR	LR, [SP, #0]
0xB13EE	0xB001    ADD	SP, SP, #4
0xB13F0	0x4770    BX	LR
0xB13F2	0xBF00    NOP
0xB13F4	0x2448000B  	__GPIO_MODULE_I2C_port02_P155_P154+0
; end of clicker_2_CEC1702__i2cInit_2
clicker_2_CEC1702__i2cInit_3:
;__c2_cec1702_i2c.c, 56 :: 		static T_mikrobus_ret _i2cInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB13B8	0xB081    SUB	SP, SP, #4
0xB13BA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_cec1702_i2c.c, 58 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C_port02_P155_P154 );
0xB13BE	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB13C0	0x4608    MOV	R0, R1
0xB13C2	0x4904    LDR	R1, [PC, #16]
0xB13C4	0xF7FFFE20  BL	_I2C0_Init_Advanced+0
;__c2_cec1702_i2c.c, 59 :: 		return _MIKROBUS_OK;
0xB13C8	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_i2c.c, 60 :: 		}
L_end__i2cInit_3:
0xB13CA	0xF8DDE000  LDR	LR, [SP, #0]
0xB13CE	0xB001    ADD	SP, SP, #4
0xB13D0	0x4770    BX	LR
0xB13D2	0xBF00    NOP
0xB13D4	0x2448000B  	__GPIO_MODULE_I2C_port02_P155_P154+0
; end of clicker_2_CEC1702__i2cInit_3
clicker_2_CEC1702__i2cInit_4:
;__c2_cec1702_i2c.c, 62 :: 		static T_mikrobus_ret _i2cInit_4(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB1398	0xB081    SUB	SP, SP, #4
0xB139A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_cec1702_i2c.c, 64 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C_port02_P155_P154 );
0xB139E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB13A0	0x4608    MOV	R0, R1
0xB13A2	0x4904    LDR	R1, [PC, #16]
0xB13A4	0xF7FFFE30  BL	_I2C0_Init_Advanced+0
;__c2_cec1702_i2c.c, 65 :: 		return _MIKROBUS_OK;
0xB13A8	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_i2c.c, 66 :: 		}
L_end__i2cInit_4:
0xB13AA	0xF8DDE000  LDR	LR, [SP, #0]
0xB13AE	0xB001    ADD	SP, SP, #4
0xB13B0	0x4770    BX	LR
0xB13B2	0xBF00    NOP
0xB13B4	0x2448000B  	__GPIO_MODULE_I2C_port02_P155_P154+0
; end of clicker_2_CEC1702__i2cInit_4
_mikrobus_logInit:
;clicker_2_CEC1702.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0xB20B8	0xB081    SUB	SP, SP, #4
0xB20BA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;clicker_2_CEC1702.c, 284 :: 		switch( port )
0xB20BE	0xE011    B	L_mikrobus_logInit181
; port end address is: 0 (R0)
;clicker_2_CEC1702.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit183:
0xB20C0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB20C2	0xF7FFFDAF  BL	clicker_2_CEC1702__log_init1+0
0xB20C6	0xE016    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit184:
; baud start address is: 4 (R1)
0xB20C8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB20CA	0xF7FFFD97  BL	clicker_2_CEC1702__log_init2+0
0xB20CE	0xE012    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit185:
; baud start address is: 4 (R1)
0xB20D0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB20D2	0xF7FFFD7F  BL	clicker_2_CEC1702__log_init3+0
0xB20D6	0xE00E    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 296 :: 		case _MIKROBUS4: return _log_init4( baud );
L_mikrobus_logInit186:
; baud start address is: 4 (R1)
0xB20D8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB20DA	0xF7FFFE99  BL	clicker_2_CEC1702__log_init4+0
0xB20DE	0xE00A    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit187:
0xB20E0	0x2001    MOVS	R0, #1
0xB20E2	0xE008    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 314 :: 		}
L_mikrobus_logInit181:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0xB20E4	0x2800    CMP	R0, #0
0xB20E6	0xD0EB    BEQ	L_mikrobus_logInit183
0xB20E8	0x2801    CMP	R0, #1
0xB20EA	0xD0ED    BEQ	L_mikrobus_logInit184
0xB20EC	0x2802    CMP	R0, #2
0xB20EE	0xD0EF    BEQ	L_mikrobus_logInit185
0xB20F0	0x2803    CMP	R0, #3
0xB20F2	0xD0F1    BEQ	L_mikrobus_logInit186
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0xB20F4	0xE7F4    B	L_mikrobus_logInit187
;clicker_2_CEC1702.c, 316 :: 		}
L_end_mikrobus_logInit:
0xB20F6	0xF8DDE000  LDR	LR, [SP, #0]
0xB20FA	0xB001    ADD	SP, SP, #4
0xB20FC	0x4770    BX	LR
; end of _mikrobus_logInit
clicker_2_CEC1702__log_init1:
;__c2_cec1702_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0xB1C24	0xB081    SUB	SP, SP, #4
0xB1C26	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 25 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB1C2A	0x2300    MOVS	R3, #0
0xB1C2C	0x2200    MOVS	R2, #0
0xB1C2E	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB1C30	0xF7FFFA16  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 26 :: 		logger = UART0_Write;
0xB1C34	0x4A03    LDR	R2, [PC, #12]
0xB1C36	0x4904    LDR	R1, [PC, #16]
0xB1C38	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 27 :: 		return 0;
0xB1C3A	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 28 :: 		}
L_end__log_init1:
0xB1C3C	0xF8DDE000  LDR	LR, [SP, #0]
0xB1C40	0xB001    ADD	SP, SP, #4
0xB1C42	0x4770    BX	LR
0xB1C44	0x1209000B  	_UART0_Write+0
0xB1C48	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_init1
_UART0_Init_Advanced:
;__Lib_UART_01.c, 76 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0xB1060	0xB084    SUB	SP, SP, #16
0xB1062	0xF8CDE000  STR	LR, [SP, #0]
0xB1066	0xFA1FFB82  UXTH	R11, R2
0xB106A	0xFA1FFC83  UXTH	R12, R3
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 44 (R11)
; stop_bits start address is: 48 (R12)
;__Lib_UART_01.c, 78 :: 		
;__Lib_UART_01.c, 79 :: 		
; LCRMask start address is: 8 (R2)
0xB106E	0x2200    MOVS	R2, #0
;__Lib_UART_01.c, 81 :: 		
0xB1070	0xF88D2004  STRB	R2, [SP, #4]
0xB1074	0xF8AD1008  STRH	R1, [SP, #8]
0xB1078	0x9003    STR	R0, [SP, #12]
0xB107A	0x484A    LDR	R0, [PC, #296]
0xB107C	0xF7FFFE28  BL	_GPIO_Alternate_Function_Enable+0
0xB1080	0x9803    LDR	R0, [SP, #12]
0xB1082	0xF8BD1008  LDRH	R1, [SP, #8]
0xB1086	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_UART_01.c, 83 :: 		
0xB108A	0xF8AD1004  STRH	R1, [SP, #4]
0xB108E	0x9002    STR	R0, [SP, #8]
0xB1090	0xF7FFFBE8  BL	__Lib_UART_01_RST_DLAB0+0
0xB1094	0x9802    LDR	R0, [SP, #8]
0xB1096	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 84 :: 		
0xB109A	0x2500    MOVS	R5, #0
0xB109C	0x4C42    LDR	R4, [PC, #264]
0xB109E	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 85 :: 		
0xB10A0	0x2500    MOVS	R5, #0
0xB10A2	0x4C42    LDR	R4, [PC, #264]
0xB10A4	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 87 :: 		
0xB10A6	0xF5B03FE1  CMP	R0, #115200
0xB10AA	0xD906    BLS	L__UART0_Init_Advanced87
0xB10AC	0x4C40    LDR	R4, [PC, #256]
0xB10AE	0x42A0    CMP	R0, R4
0xB10B0	0xD803    BHI	L__UART0_Init_Advanced86
L__UART0_Init_Advanced85:
;__Lib_UART_01.c, 88 :: 		
0xB10B2	0x4C3F    LDR	R4, [PC, #252]
0xB10B4	0xFBB4F3F0  UDIV	R3, R4, R0
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
0xB10B8	0xE008    B	L_UART0_Init_Advanced3
;__Lib_UART_01.c, 87 :: 		
L__UART0_Init_Advanced87:
L__UART0_Init_Advanced86:
;__Lib_UART_01.c, 89 :: 		
0xB10BA	0xF5B03FE1  CMP	R0, #115200
0xB10BE	0xD804    BHI	L_UART0_Init_Advanced4
;__Lib_UART_01.c, 90 :: 		
0xB10C0	0xF44F34E1  MOV	R4, #115200
0xB10C4	0xFBB4F3F0  UDIV	R3, R4, R0
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
0xB10C8	0xE000    B	L_UART0_Init_Advanced5
L_UART0_Init_Advanced4:
;__Lib_UART_01.c, 92 :: 		
; tempBaudRate start address is: 12 (R3)
0xB10CA	0x2301    MOVS	R3, #1
; tempBaudRate end address is: 12 (R3)
L_UART0_Init_Advanced5:
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
L_UART0_Init_Advanced3:
;__Lib_UART_01.c, 94 :: 		
; tempBaudRate start address is: 12 (R3)
0xB10CC	0xF8AD1004  STRH	R1, [SP, #4]
0xB10D0	0x9002    STR	R0, [SP, #8]
0xB10D2	0xF7FFFBD3  BL	__Lib_UART_01_SET_DLAB0+0
0xB10D6	0x9802    LDR	R0, [SP, #8]
0xB10D8	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 96 :: 		
0xB10DC	0xF00304FF  AND	R4, R3, #255
0xB10E0	0xB2E5    UXTB	R5, R4
0xB10E2	0x4C34    LDR	R4, [PC, #208]
0xB10E4	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 97 :: 		
0xB10E6	0x0A1C    LSRS	R4, R3, #8
; tempBaudRate end address is: 12 (R3)
0xB10E8	0xF004047F  AND	R4, R4, #127
0xB10EC	0xB2E5    UXTB	R5, R4
0xB10EE	0x4C32    LDR	R4, [PC, #200]
0xB10F0	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 99 :: 		
0xB10F2	0xF5B03FE1  CMP	R0, #115200
0xB10F6	0xD906    BLS	L_UART0_Init_Advanced6
; baud_rate end address is: 0 (R0)
;__Lib_UART_01.c, 100 :: 		
0xB10F8	0x4C2F    LDR	R4, [PC, #188]
0xB10FA	0x7824    LDRB	R4, [R4, #0]
0xB10FC	0xF0440580  ORR	R5, R4, #128
0xB1100	0x4C2D    LDR	R4, [PC, #180]
0xB1102	0x7025    STRB	R5, [R4, #0]
0xB1104	0xE005    B	L_UART0_Init_Advanced7
L_UART0_Init_Advanced6:
;__Lib_UART_01.c, 102 :: 		
0xB1106	0x4C2C    LDR	R4, [PC, #176]
0xB1108	0x7824    LDRB	R4, [R4, #0]
0xB110A	0xF004057F  AND	R5, R4, #127
0xB110E	0x4C2A    LDR	R4, [PC, #168]
0xB1110	0x7025    STRB	R5, [R4, #0]
L_UART0_Init_Advanced7:
;__Lib_UART_01.c, 103 :: 		
0xB1112	0xF8AD1004  STRH	R1, [SP, #4]
0xB1116	0xF7FFFBA5  BL	__Lib_UART_01_RST_DLAB0+0
0xB111A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 105 :: 		
0xB111E	0x2500    MOVS	R5, #0
0xB1120	0x4C26    LDR	R4, [PC, #152]
0xB1122	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 106 :: 		
0xB1124	0xE00B    B	L_UART0_Init_Advanced8
; data_bits end address is: 4 (R1)
;__Lib_UART_01.c, 107 :: 		
L_UART0_Init_Advanced10:
;__Lib_UART_01.c, 108 :: 		
0xB1126	0xF0420001  ORR	R0, R2, #1
0xB112A	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 109 :: 		
; LCRMask end address is: 0 (R0)
0xB112C	0xE00E    B	L_UART0_Init_Advanced9
;__Lib_UART_01.c, 110 :: 		
L_UART0_Init_Advanced11:
;__Lib_UART_01.c, 111 :: 		
; LCRMask start address is: 8 (R2)
0xB112E	0xF0420002  ORR	R0, R2, #2
0xB1132	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 112 :: 		
; LCRMask end address is: 0 (R0)
0xB1134	0xE00A    B	L_UART0_Init_Advanced9
;__Lib_UART_01.c, 113 :: 		
L_UART0_Init_Advanced12:
;__Lib_UART_01.c, 114 :: 		
; LCRMask start address is: 8 (R2)
L_UART0_Init_Advanced13:
;__Lib_UART_01.c, 115 :: 		
0xB1136	0xF0420003  ORR	R0, R2, #3
0xB113A	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 116 :: 		
; LCRMask end address is: 0 (R0)
0xB113C	0xE006    B	L_UART0_Init_Advanced9
L_UART0_Init_Advanced8:
; LCRMask start address is: 8 (R2)
; data_bits start address is: 4 (R1)
0xB113E	0x2901    CMP	R1, #1
0xB1140	0xD0F1    BEQ	L_UART0_Init_Advanced10
0xB1142	0x2902    CMP	R1, #2
0xB1144	0xD0F3    BEQ	L_UART0_Init_Advanced11
0xB1146	0x2903    CMP	R1, #3
0xB1148	0xD0F5    BEQ	L_UART0_Init_Advanced13
; data_bits end address is: 4 (R1)
0xB114A	0xE7F4    B	L_UART0_Init_Advanced12
; LCRMask end address is: 8 (R2)
L_UART0_Init_Advanced9:
;__Lib_UART_01.c, 117 :: 		
; LCRMask start address is: 0 (R0)
0xB114C	0xEA4F048C  LSL	R4, R12, #2
0xB1150	0xB2A4    UXTH	R4, R4
; stop_bits end address is: 48 (R12)
0xB1152	0xEA400404  ORR	R4, R0, R4, LSL #0
; LCRMask end address is: 0 (R0)
;__Lib_UART_01.c, 118 :: 		
0xB1156	0xEA4F05CB  LSL	R5, R11, #3
0xB115A	0xB2AD    UXTH	R5, R5
; parity end address is: 44 (R11)
0xB115C	0xB2E4    UXTB	R4, R4
0xB115E	0x432C    ORRS	R4, R5
;__Lib_UART_01.c, 119 :: 		
0xB1160	0xB2E4    UXTB	R4, R4
0xB1162	0xF004057F  AND	R5, R4, #127
;__Lib_UART_01.c, 120 :: 		
0xB1166	0x4C15    LDR	R4, [PC, #84]
0xB1168	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 121 :: 		
0xB116A	0x2500    MOVS	R5, #0
0xB116C	0x4C14    LDR	R4, [PC, #80]
0xB116E	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 122 :: 		
0xB1170	0x2500    MOVS	R5, #0
0xB1172	0x4C14    LDR	R4, [PC, #80]
0xB1174	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 124 :: 		
0xB1176	0x4D14    LDR	R5, [PC, #80]
0xB1178	0x4C14    LDR	R4, [PC, #80]
0xB117A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 125 :: 		
0xB117C	0x4D14    LDR	R5, [PC, #80]
0xB117E	0x4C15    LDR	R4, [PC, #84]
0xB1180	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 126 :: 		
0xB1182	0x4D15    LDR	R5, [PC, #84]
0xB1184	0x4C15    LDR	R4, [PC, #84]
0xB1186	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 127 :: 		
0xB1188	0x4D15    LDR	R5, [PC, #84]
0xB118A	0x4C16    LDR	R4, [PC, #88]
0xB118C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 128 :: 		
0xB118E	0x4C16    LDR	R4, [PC, #88]
0xB1190	0x7824    LDRB	R4, [R4, #0]
0xB1192	0xF0440501  ORR	R5, R4, #1
0xB1196	0x4C14    LDR	R4, [PC, #80]
0xB1198	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 129 :: 		
L_end_UART0_Init_Advanced:
0xB119A	0xF8DDE000  LDR	LR, [SP, #0]
0xB119E	0xB004    ADD	SP, SP, #16
0xB11A0	0x4770    BX	LR
0xB11A2	0xBF00    NOP
0xB11A4	0x23E0000B  	__GPIO_MODULE_UART0_P105_P104+0
0xB11A8	0x27F0400F  	UART0_INST_CONFIG+0
0xB11AC	0x2401400F  	UART0_INST_INT_EN+0
0xB11B0	0xE3600016  	#1500000
0xB11B4	0x2400400F  	UART0_INST_BAUDRATE_LSB+0
0xB11B8	0x2401400F  	UART0_INST_BAUDRATE_MSB+0
0xB11BC	0x2403400F  	UART0_INST_LINE_CR+0
0xB11C0	0x2404400F  	UART0_INST_MODEM_CR+0
0xB11C4	0x2402400F  	UART0_INST_FIFO_CR+0
0xB11C8	0x08B1000B  	_UART0_Read+0
0xB11CC	0x00F42000  	_UART_Rd_Ptr+0
0xB11D0	0x1209000B  	_UART0_Write+0
0xB11D4	0x00F82000  	_UART_Wr_Ptr+0
0xB11D8	0x0895000B  	_UART0_Data_Ready+0
0xB11DC	0x00FC2000  	_UART_Rdy_Ptr+0
0xB11E0	0x08DD000B  	_UART0_Tx_Idle+0
0xB11E4	0x01002000  	_UART_Tx_Idle_Ptr+0
0xB11E8	0x2730400F  	UART0_INST_ACTIVATE+0
; end of _UART0_Init_Advanced
__Lib_UART_01_RST_DLAB0:
;__Lib_UART_01.c, 44 :: 		
0xB0864	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 45 :: 		
0xB0866	0x4804    LDR	R0, [PC, #16]
0xB0868	0x7800    LDRB	R0, [R0, #0]
0xB086A	0xF000017F  AND	R1, R0, #127
0xB086E	0x4802    LDR	R0, [PC, #8]
0xB0870	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 46 :: 		
L_end_RST_DLAB0:
0xB0872	0xB001    ADD	SP, SP, #4
0xB0874	0x4770    BX	LR
0xB0876	0xBF00    NOP
0xB0878	0x2403400F  	UART0_INST_LINE_CR+0
; end of __Lib_UART_01_RST_DLAB0
__Lib_UART_01_SET_DLAB0:
;__Lib_UART_01.c, 35 :: 		
0xB087C	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 36 :: 		
0xB087E	0x4804    LDR	R0, [PC, #16]
0xB0880	0x7800    LDRB	R0, [R0, #0]
0xB0882	0xF0400180  ORR	R1, R0, #128
0xB0886	0x4802    LDR	R0, [PC, #8]
0xB0888	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 37 :: 		
L_end_SET_DLAB0:
0xB088A	0xB001    ADD	SP, SP, #4
0xB088C	0x4770    BX	LR
0xB088E	0xBF00    NOP
0xB0890	0x2403400F  	UART0_INST_LINE_CR+0
; end of __Lib_UART_01_SET_DLAB0
clicker_2_CEC1702__log_init2:
;__c2_cec1702_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0xB1BFC	0xB081    SUB	SP, SP, #4
0xB1BFE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 32 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB1C02	0x2300    MOVS	R3, #0
0xB1C04	0x2200    MOVS	R2, #0
0xB1C06	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB1C08	0xF7FFFA2A  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 33 :: 		logger = UART0_Write;
0xB1C0C	0x4A03    LDR	R2, [PC, #12]
0xB1C0E	0x4904    LDR	R1, [PC, #16]
0xB1C10	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 34 :: 		return 0;
0xB1C12	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 35 :: 		}
L_end__log_init2:
0xB1C14	0xF8DDE000  LDR	LR, [SP, #0]
0xB1C18	0xB001    ADD	SP, SP, #4
0xB1C1A	0x4770    BX	LR
0xB1C1C	0x1209000B  	_UART0_Write+0
0xB1C20	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_init2
clicker_2_CEC1702__log_init3:
;__c2_cec1702_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0xB1BD4	0xB081    SUB	SP, SP, #4
0xB1BD6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 39 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB1BDA	0x2300    MOVS	R3, #0
0xB1BDC	0x2200    MOVS	R2, #0
0xB1BDE	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB1BE0	0xF7FFFA3E  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 40 :: 		logger = UART0_Write;
0xB1BE4	0x4A03    LDR	R2, [PC, #12]
0xB1BE6	0x4904    LDR	R1, [PC, #16]
0xB1BE8	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 41 :: 		return 0;
0xB1BEA	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 42 :: 		}
L_end__log_init3:
0xB1BEC	0xF8DDE000  LDR	LR, [SP, #0]
0xB1BF0	0xB001    ADD	SP, SP, #4
0xB1BF2	0x4770    BX	LR
0xB1BF4	0x1209000B  	_UART0_Write+0
0xB1BF8	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_init3
clicker_2_CEC1702__log_init4:
;__c2_cec1702_log.c, 44 :: 		static T_mikrobus_ret _log_init4(uint32_t baud)
; baud start address is: 0 (R0)
0xB1E10	0xB081    SUB	SP, SP, #4
0xB1E12	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 46 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB1E16	0x2300    MOVS	R3, #0
0xB1E18	0x2200    MOVS	R2, #0
0xB1E1A	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB1E1C	0xF7FFF920  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 47 :: 		logger = UART0_Write;
0xB1E20	0x4A03    LDR	R2, [PC, #12]
0xB1E22	0x4904    LDR	R1, [PC, #16]
0xB1E24	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 48 :: 		return 0;
0xB1E26	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 49 :: 		}
L_end__log_init4:
0xB1E28	0xF8DDE000  LDR	LR, [SP, #0]
0xB1E2C	0xB001    ADD	SP, SP, #4
0xB1E2E	0x4770    BX	LR
0xB1E30	0x1209000B  	_UART0_Write+0
0xB1E34	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_init4
_mikrobus_logWrite:
;clicker_2_CEC1702.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0xB1F88	0xB083    SUB	SP, SP, #12
0xB1F8A	0xF8CDE000  STR	LR, [SP, #0]
0xB1F8E	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;clicker_2_CEC1702.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0xB1F90	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;clicker_2_CEC1702.c, 321 :: 		uint8_t row = 13;
0xB1F92	0x220D    MOVS	R2, #13
0xB1F94	0xF88D2008  STRB	R2, [SP, #8]
0xB1F98	0x220A    MOVS	R2, #10
0xB1F9A	0xF88D2009  STRB	R2, [SP, #9]
;clicker_2_CEC1702.c, 322 :: 		uint8_t line = 10;
;clicker_2_CEC1702.c, 323 :: 		switch( format )
0xB1F9E	0xE01F    B	L_mikrobus_logWrite188
; format end address is: 4 (R1)
;clicker_2_CEC1702.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite190:
;clicker_2_CEC1702.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0xB1FA0	0xF7FFFDB6  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 327 :: 		break;
0xB1FA4	0xE023    B	L_mikrobus_logWrite189
;clicker_2_CEC1702.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite191:
;clicker_2_CEC1702.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite192:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0xB1FA6	0x7802    LDRB	R2, [R0, #0]
0xB1FA8	0xB12A    CBZ	R2, L_mikrobus_logWrite193
;clicker_2_CEC1702.c, 331 :: 		_log_write( ptr );
0xB1FAA	0x9001    STR	R0, [SP, #4]
0xB1FAC	0xF7FFFDB0  BL	clicker_2_CEC1702__log_write+0
0xB1FB0	0x9801    LDR	R0, [SP, #4]
;clicker_2_CEC1702.c, 332 :: 		ptr++;
0xB1FB2	0x1C40    ADDS	R0, R0, #1
;clicker_2_CEC1702.c, 333 :: 		}
; ptr end address is: 0 (R0)
0xB1FB4	0xE7F7    B	L_mikrobus_logWrite192
L_mikrobus_logWrite193:
;clicker_2_CEC1702.c, 334 :: 		break;
0xB1FB6	0xE01A    B	L_mikrobus_logWrite189
;clicker_2_CEC1702.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite194:
;clicker_2_CEC1702.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite195:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0xB1FB8	0x7802    LDRB	R2, [R0, #0]
0xB1FBA	0xB12A    CBZ	R2, L_mikrobus_logWrite196
;clicker_2_CEC1702.c, 338 :: 		_log_write( ptr );
0xB1FBC	0x9001    STR	R0, [SP, #4]
0xB1FBE	0xF7FFFDA7  BL	clicker_2_CEC1702__log_write+0
0xB1FC2	0x9801    LDR	R0, [SP, #4]
;clicker_2_CEC1702.c, 339 :: 		ptr++;
0xB1FC4	0x1C40    ADDS	R0, R0, #1
;clicker_2_CEC1702.c, 340 :: 		}
; ptr end address is: 0 (R0)
0xB1FC6	0xE7F7    B	L_mikrobus_logWrite195
L_mikrobus_logWrite196:
;clicker_2_CEC1702.c, 341 :: 		_log_write( &row );
0xB1FC8	0xAA02    ADD	R2, SP, #8
0xB1FCA	0x4610    MOV	R0, R2
0xB1FCC	0xF7FFFDA0  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 342 :: 		_log_write( &line );
0xB1FD0	0xF10D0209  ADD	R2, SP, #9
0xB1FD4	0x4610    MOV	R0, R2
0xB1FD6	0xF7FFFD9B  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 343 :: 		break;
0xB1FDA	0xE008    B	L_mikrobus_logWrite189
;clicker_2_CEC1702.c, 344 :: 		default :
L_mikrobus_logWrite197:
;clicker_2_CEC1702.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0xB1FDC	0x2006    MOVS	R0, #6
0xB1FDE	0xE007    B	L_end_mikrobus_logWrite
;clicker_2_CEC1702.c, 346 :: 		}
L_mikrobus_logWrite188:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0xB1FE0	0x2900    CMP	R1, #0
0xB1FE2	0xD0DD    BEQ	L_mikrobus_logWrite190
0xB1FE4	0x2901    CMP	R1, #1
0xB1FE6	0xD0DE    BEQ	L_mikrobus_logWrite191
0xB1FE8	0x2902    CMP	R1, #2
0xB1FEA	0xD0E5    BEQ	L_mikrobus_logWrite194
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0xB1FEC	0xE7F6    B	L_mikrobus_logWrite197
L_mikrobus_logWrite189:
;clicker_2_CEC1702.c, 347 :: 		return 0;
0xB1FEE	0x2000    MOVS	R0, #0
;clicker_2_CEC1702.c, 348 :: 		}
L_end_mikrobus_logWrite:
0xB1FF0	0xF8DDE000  LDR	LR, [SP, #0]
0xB1FF4	0xB003    ADD	SP, SP, #12
0xB1FF6	0x4770    BX	LR
; end of _mikrobus_logWrite
clicker_2_CEC1702__log_write:
;__c2_cec1702_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0xB1B10	0xB081    SUB	SP, SP, #4
0xB1B12	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__c2_cec1702_log.c, 19 :: 		logger( *data_ );
0xB1B16	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0xB1B18	0xB2CC    UXTB	R4, R1
0xB1B1A	0xB2E0    UXTB	R0, R4
0xB1B1C	0x4C03    LDR	R4, [PC, #12]
0xB1B1E	0x6824    LDR	R4, [R4, #0]
0xB1B20	0x47A0    BLX	R4
;__c2_cec1702_log.c, 20 :: 		return 0;
0xB1B22	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 21 :: 		}
L_end__log_write:
0xB1B24	0xF8DDE000  LDR	LR, [SP, #0]
0xB1B28	0xB001    ADD	SP, SP, #4
0xB1B2A	0x4770    BX	LR
0xB1B2C	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_write
_UART0_Write:
;__Lib_UART_01.c, 180 :: 		
0xB1208	0xB082    SUB	SP, SP, #8
0xB120A	0xF8CDE000  STR	LR, [SP, #0]
0xB120E	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_UART_01.c, 181 :: 		
0xB1212	0xF7FFFB27  BL	__Lib_UART_01_RST_DLAB0+0
;__Lib_UART_01.c, 182 :: 		
L_UART0_Write20:
0xB1216	0x4908    LDR	R1, [PC, #32]
0xB1218	0x7809    LDRB	R1, [R1, #0]
0xB121A	0xF0010120  AND	R1, R1, #32
0xB121E	0xB2C9    UXTB	R1, R1
0xB1220	0xB901    CBNZ	R1, L_UART0_Write21
0xB1222	0xE7F8    B	L_UART0_Write20
L_UART0_Write21:
;__Lib_UART_01.c, 183 :: 		
0xB1224	0xF89D1004  LDRB	R1, [SP, #4]
0xB1228	0xF00102FF  AND	R2, R1, #255
0xB122C	0x4903    LDR	R1, [PC, #12]
0xB122E	0x700A    STRB	R2, [R1, #0]
;__Lib_UART_01.c, 184 :: 		
L_end_UART0_Write:
0xB1230	0xF8DDE000  LDR	LR, [SP, #0]
0xB1234	0xB002    ADD	SP, SP, #8
0xB1236	0x4770    BX	LR
0xB1238	0x2405400F  	UART0_INST_LINE_STS+0
0xB123C	0x2400400F  	UART0_INST_TX_DATA+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_01.c, 387 :: 		
0xB1260	0xB082    SUB	SP, SP, #8
0xB1262	0xF8CDE000  STR	LR, [SP, #0]
0xB1266	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_UART_01.c, 388 :: 		
0xB126A	0xF7FFFB65  BL	__Lib_UART_01_RST_DLAB1+0
;__Lib_UART_01.c, 389 :: 		
L_UART1_Write57:
0xB126E	0x4908    LDR	R1, [PC, #32]
0xB1270	0x7809    LDRB	R1, [R1, #0]
0xB1272	0xF0010120  AND	R1, R1, #32
0xB1276	0xB2C9    UXTB	R1, R1
0xB1278	0xB901    CBNZ	R1, L_UART1_Write58
0xB127A	0xE7F8    B	L_UART1_Write57
L_UART1_Write58:
;__Lib_UART_01.c, 390 :: 		
0xB127C	0xF89D1004  LDRB	R1, [SP, #4]
0xB1280	0xF00102FF  AND	R2, R1, #255
0xB1284	0x4903    LDR	R1, [PC, #12]
0xB1286	0x700A    STRB	R2, [R1, #0]
;__Lib_UART_01.c, 391 :: 		
L_end_UART1_Write:
0xB1288	0xF8DDE000  LDR	LR, [SP, #0]
0xB128C	0xB002    ADD	SP, SP, #8
0xB128E	0x4770    BX	LR
0xB1290	0x2805400F  	UART1_INST_LINE_STS+0
0xB1294	0x2800400F  	UART1_INST_TX_DATA+0
; end of _UART1_Write
__Lib_UART_01_RST_DLAB1:
;__Lib_UART_01.c, 252 :: 		
0xB0938	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 253 :: 		
0xB093A	0x4804    LDR	R0, [PC, #16]
0xB093C	0x7800    LDRB	R0, [R0, #0]
0xB093E	0xF000017F  AND	R1, R0, #127
0xB0942	0x4802    LDR	R0, [PC, #8]
0xB0944	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 254 :: 		
L_end_RST_DLAB1:
0xB0946	0xB001    ADD	SP, SP, #4
0xB0948	0x4770    BX	LR
0xB094A	0xBF00    NOP
0xB094C	0x2803400F  	UART1_INST_LINE_CR+0
; end of __Lib_UART_01_RST_DLAB1
clicker_2_CEC1702__setAN_1:
;__c2_cec1702_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value)         { GPIO_OUTPUT_200_207.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1250	0x4A02    LDR	R2, [PC, #8]
0xB1252	0x7811    LDRB	R1, [R2, #0]
0xB1254	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB1258	0x7011    STRB	R1, [R2, #0]
L_end__setAN_1:
0xB125A	0x4770    BX	LR
0xB125C	0x13904008  	GPIO_OUTPUT_200_207+0
; end of clicker_2_CEC1702__setAN_1
clicker_2_CEC1702__setRST_1:
;__c2_cec1702_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value)         { GPIO_OUTPUT_040_047.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1240	0x4A02    LDR	R2, [PC, #8]
0xB1242	0x7811    LDRB	R1, [R2, #0]
0xB1244	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB1248	0x7011    STRB	R1, [R2, #0]
L_end__setRST_1:
0xB124A	0x4770    BX	LR
0xB124C	0x13844008  	GPIO_OUTPUT_040_047+0
; end of clicker_2_CEC1702__setRST_1
clicker_2_CEC1702__setCS_1:
;__c2_cec1702_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value)         { GPIO_OUTPUT_000_007.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F9C	0x4A02    LDR	R2, [PC, #8]
0xB0F9E	0x7811    LDRB	R1, [R2, #0]
0xB0FA0	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0xB0FA4	0x7011    STRB	R1, [R2, #0]
L_end__setCS_1:
0xB0FA6	0x4770    BX	LR
0xB0FA8	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setCS_1
clicker_2_CEC1702__setSCK_1:
;__c2_cec1702_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value)         { GPIO_OUTPUT_030_037.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F8C	0x4A02    LDR	R2, [PC, #8]
0xB0F8E	0x7811    LDRB	R1, [R2, #0]
0xB0F90	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0F94	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_1:
0xB0F96	0x4770    BX	LR
0xB0F98	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setSCK_1
clicker_2_CEC1702__setMISO_1:
;__c2_cec1702_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value)         { GPIO_OUTPUT_030_037.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F7C	0x4A02    LDR	R2, [PC, #8]
0xB0F7E	0x7811    LDRB	R1, [R2, #0]
0xB0F80	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0xB0F84	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_1:
0xB0F86	0x4770    BX	LR
0xB0F88	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setMISO_1
clicker_2_CEC1702__setMOSI_1:
;__c2_cec1702_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value)         { GPIO_OUTPUT_000_007.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0FAC	0x4A02    LDR	R2, [PC, #8]
0xB0FAE	0x7811    LDRB	R1, [R2, #0]
0xB0FB0	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0FB4	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_1:
0xB0FB6	0x4770    BX	LR
0xB0FB8	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setMOSI_1
clicker_2_CEC1702__setPWM_1:
;__c2_cec1702_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value)         { GPIO_OUTPUT_130_137.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0FDC	0x4A02    LDR	R2, [PC, #8]
0xB0FDE	0x7811    LDRB	R1, [R2, #0]
0xB0FE0	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0FE4	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_1:
0xB0FE6	0x4770    BX	LR
0xB0FE8	0x138B4008  	GPIO_OUTPUT_130_137+0
; end of clicker_2_CEC1702__setPWM_1
clicker_2_CEC1702__setINT_1:
;__c2_cec1702_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value)         { GPIO_OUTPUT_030_037.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0FCC	0x4A02    LDR	R2, [PC, #8]
0xB0FCE	0x7811    LDRB	R1, [R2, #0]
0xB0FD0	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB0FD4	0x7011    STRB	R1, [R2, #0]
L_end__setINT_1:
0xB0FD6	0x4770    BX	LR
0xB0FD8	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setINT_1
clicker_2_CEC1702__setRX_1:
;__c2_cec1702_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0FBC	0x4A02    LDR	R2, [PC, #8]
0xB0FBE	0x7811    LDRB	R1, [R2, #0]
0xB0FC0	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0FC4	0x7011    STRB	R1, [R2, #0]
L_end__setRX_1:
0xB0FC6	0x4770    BX	LR
0xB0FC8	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_1
clicker_2_CEC1702__setTX_1:
;__c2_cec1702_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value)         { GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1298	0x4A02    LDR	R2, [PC, #8]
0xB129A	0x7811    LDRB	R1, [R2, #0]
0xB129C	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB12A0	0x7011    STRB	R1, [R2, #0]
L_end__setTX_1:
0xB12A2	0x4770    BX	LR
0xB12A4	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_1
clicker_2_CEC1702__setSCL_1:
;__c2_cec1702_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value)         { GPIO_OUTPUT_010_017.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1388	0x4A02    LDR	R2, [PC, #8]
0xB138A	0x7811    LDRB	R1, [R2, #0]
0xB138C	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB1390	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_1:
0xB1392	0x4770    BX	LR
0xB1394	0x13814008  	GPIO_OUTPUT_010_017+0
; end of clicker_2_CEC1702__setSCL_1
clicker_2_CEC1702__setSDA_1:
;__c2_cec1702_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value)         { GPIO_OUTPUT_000_007.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1358	0x4A02    LDR	R2, [PC, #8]
0xB135A	0x7811    LDRB	R1, [R2, #0]
0xB135C	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB1360	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_1:
0xB1362	0x4770    BX	LR
0xB1364	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setSDA_1
clicker_2_CEC1702__setAN_2:
;__c2_cec1702_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)         { GPIO_OUTPUT_200_207.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1328	0x4A02    LDR	R2, [PC, #8]
0xB132A	0x7811    LDRB	R1, [R2, #0]
0xB132C	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0xB1330	0x7011    STRB	R1, [R2, #0]
L_end__setAN_2:
0xB1332	0x4770    BX	LR
0xB1334	0x13904008  	GPIO_OUTPUT_200_207+0
; end of clicker_2_CEC1702__setAN_2
clicker_2_CEC1702__setRST_2:
;__c2_cec1702_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)         { GPIO_OUTPUT_040_047.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1348	0x4A02    LDR	R2, [PC, #8]
0xB134A	0x7811    LDRB	R1, [R2, #0]
0xB134C	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB1350	0x7011    STRB	R1, [R2, #0]
L_end__setRST_2:
0xB1352	0x4770    BX	LR
0xB1354	0x13844008  	GPIO_OUTPUT_040_047+0
; end of clicker_2_CEC1702__setRST_2
clicker_2_CEC1702__setCS_2:
;__c2_cec1702_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1338	0x4A02    LDR	R2, [PC, #8]
0xB133A	0x7811    LDRB	R1, [R2, #0]
0xB133C	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB1340	0x7011    STRB	R1, [R2, #0]
L_end__setCS_2:
0xB1342	0x4770    BX	LR
0xB1344	0x138E4008  	GPIO_OUTPUT_160_167+0
; end of clicker_2_CEC1702__setCS_2
clicker_2_CEC1702__setSCK_2:
;__c2_cec1702_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)         { GPIO_OUTPUT_030_037.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1378	0x4A02    LDR	R2, [PC, #8]
0xB137A	0x7811    LDRB	R1, [R2, #0]
0xB137C	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB1380	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_2:
0xB1382	0x4770    BX	LR
0xB1384	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setSCK_2
clicker_2_CEC1702__setMISO_2:
;__c2_cec1702_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)         { GPIO_OUTPUT_030_037.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1368	0x4A02    LDR	R2, [PC, #8]
0xB136A	0x7811    LDRB	R1, [R2, #0]
0xB136C	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0xB1370	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_2:
0xB1372	0x4770    BX	LR
0xB1374	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setMISO_2
clicker_2_CEC1702__setMOSI_2:
;__c2_cec1702_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)         { GPIO_OUTPUT_000_007.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12C8	0x4A02    LDR	R2, [PC, #8]
0xB12CA	0x7811    LDRB	R1, [R2, #0]
0xB12CC	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB12D0	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_2:
0xB12D2	0x4770    BX	LR
0xB12D4	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setMOSI_2
clicker_2_CEC1702__setPWM_2:
;__c2_cec1702_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)         { GPIO_OUTPUT_000_007.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12A8	0x4A02    LDR	R2, [PC, #8]
0xB12AA	0x7811    LDRB	R1, [R2, #0]
0xB12AC	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB12B0	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_2:
0xB12B2	0x4770    BX	LR
0xB12B4	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setPWM_2
clicker_2_CEC1702__setINT_2:
;__c2_cec1702_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)         { GPIO_OUTPUT_110_117.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12D8	0x4A02    LDR	R2, [PC, #8]
0xB12DA	0x7811    LDRB	R1, [R2, #0]
0xB12DC	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB12E0	0x7011    STRB	R1, [R2, #0]
L_end__setINT_2:
0xB12E2	0x4770    BX	LR
0xB12E4	0x13894008  	GPIO_OUTPUT_110_117+0
; end of clicker_2_CEC1702__setINT_2
clicker_2_CEC1702__setRX_2:
;__c2_cec1702_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1308	0x4A02    LDR	R2, [PC, #8]
0xB130A	0x7811    LDRB	R1, [R2, #0]
0xB130C	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB1310	0x7011    STRB	R1, [R2, #0]
L_end__setRX_2:
0xB1312	0x4770    BX	LR
0xB1314	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_2
clicker_2_CEC1702__setTX_2:
;__c2_cec1702_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)         { GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12F8	0x4A02    LDR	R2, [PC, #8]
0xB12FA	0x7811    LDRB	R1, [R2, #0]
0xB12FC	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB1300	0x7011    STRB	R1, [R2, #0]
L_end__setTX_2:
0xB1302	0x4770    BX	LR
0xB1304	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_2
clicker_2_CEC1702__setSCL_2:
;__c2_cec1702_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)         { GPIO_OUTPUT_010_017.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12E8	0x4A02    LDR	R2, [PC, #8]
0xB12EA	0x7811    LDRB	R1, [R2, #0]
0xB12EC	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB12F0	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_2:
0xB12F2	0x4770    BX	LR
0xB12F4	0x13814008  	GPIO_OUTPUT_010_017+0
; end of clicker_2_CEC1702__setSCL_2
clicker_2_CEC1702__setSDA_2:
;__c2_cec1702_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)         { GPIO_OUTPUT_000_007.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12B8	0x4A02    LDR	R2, [PC, #8]
0xB12BA	0x7811    LDRB	R1, [R2, #0]
0xB12BC	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB12C0	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_2:
0xB12C2	0x4770    BX	LR
0xB12C4	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setSDA_2
clicker_2_CEC1702__setAN_3:
;__c2_cec1702_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)         { GPIO_OUTPUT_200_207.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1318	0x4A02    LDR	R2, [PC, #8]
0xB131A	0x7811    LDRB	R1, [R2, #0]
0xB131C	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0xB1320	0x7011    STRB	R1, [R2, #0]
L_end__setAN_3:
0xB1322	0x4770    BX	LR
0xB1324	0x13904008  	GPIO_OUTPUT_200_207+0
; end of clicker_2_CEC1702__setAN_3
clicker_2_CEC1702__setRST_3:
;__c2_cec1702_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0DAC	0x4A02    LDR	R2, [PC, #8]
0xB0DAE	0x7811    LDRB	R1, [R2, #0]
0xB0DB0	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0DB4	0x7011    STRB	R1, [R2, #0]
L_end__setRST_3:
0xB0DB6	0x4770    BX	LR
0xB0DB8	0x138E4008  	GPIO_OUTPUT_160_167+0
; end of clicker_2_CEC1702__setRST_3
clicker_2_CEC1702__setCS_3:
;__c2_cec1702_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)         { GPIO_OUTPUT_050_057.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D9C	0x4A02    LDR	R2, [PC, #8]
0xB0D9E	0x7811    LDRB	R1, [R2, #0]
0xB0DA0	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB0DA4	0x7011    STRB	R1, [R2, #0]
L_end__setCS_3:
0xB0DA6	0x4770    BX	LR
0xB0DA8	0x13854008  	GPIO_OUTPUT_050_057+0
; end of clicker_2_CEC1702__setCS_3
clicker_2_CEC1702__setSCK_3:
;__c2_cec1702_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)         { GPIO_OUTPUT_120_127.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D8C	0x4A02    LDR	R2, [PC, #8]
0xB0D8E	0x7811    LDRB	R1, [R2, #0]
0xB0D90	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0D94	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_3:
0xB0D96	0x4770    BX	LR
0xB0D98	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setSCK_3
clicker_2_CEC1702__setMISO_3:
;__c2_cec1702_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)         { GPIO_OUTPUT_120_127.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0DBC	0x4A02    LDR	R2, [PC, #8]
0xB0DBE	0x7811    LDRB	R1, [R2, #0]
0xB0DC0	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB0DC4	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_3:
0xB0DC6	0x4770    BX	LR
0xB0DC8	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setMISO_3
clicker_2_CEC1702__setMOSI_3:
;__c2_cec1702_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)         { GPIO_OUTPUT_120_127.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0DEC	0x4A02    LDR	R2, [PC, #8]
0xB0DEE	0x7811    LDRB	R1, [R2, #0]
0xB0DF0	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0xB0DF4	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_3:
0xB0DF6	0x4770    BX	LR
0xB0DF8	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setMOSI_3
clicker_2_CEC1702__setPWM_3:
;__c2_cec1702_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)         { GPIO_OUTPUT_050_057.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0DDC	0x4A02    LDR	R2, [PC, #8]
0xB0DDE	0x7811    LDRB	R1, [R2, #0]
0xB0DE0	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0xB0DE4	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_3:
0xB0DE6	0x4770    BX	LR
0xB0DE8	0x13854008  	GPIO_OUTPUT_050_057+0
; end of clicker_2_CEC1702__setPWM_3
clicker_2_CEC1702__setINT_3:
;__c2_cec1702_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)         { GPIO_OUTPUT_030_037.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0DCC	0x4A02    LDR	R2, [PC, #8]
0xB0DCE	0x7811    LDRB	R1, [R2, #0]
0xB0DD0	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB0DD4	0x7011    STRB	R1, [R2, #0]
L_end__setINT_3:
0xB0DD6	0x4770    BX	LR
0xB0DD8	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setINT_3
clicker_2_CEC1702__setRX_3:
;__c2_cec1702_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D2C	0x4A02    LDR	R2, [PC, #8]
0xB0D2E	0x7811    LDRB	R1, [R2, #0]
0xB0D30	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0D34	0x7011    STRB	R1, [R2, #0]
L_end__setRX_3:
0xB0D36	0x4770    BX	LR
0xB0D38	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_3
clicker_2_CEC1702__setTX_3:
;__c2_cec1702_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)         { GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D3C	0x4A02    LDR	R2, [PC, #8]
0xB0D3E	0x7811    LDRB	R1, [R2, #0]
0xB0D40	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0D44	0x7011    STRB	R1, [R2, #0]
L_end__setTX_3:
0xB0D46	0x4770    BX	LR
0xB0D48	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_3
clicker_2_CEC1702__setSCL_3:
;__c2_cec1702_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)         { GPIO_OUTPUT_150_157.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D1C	0x4A02    LDR	R2, [PC, #8]
0xB0D1E	0x7811    LDRB	R1, [R2, #0]
0xB0D20	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0D24	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_3:
0xB0D26	0x4770    BX	LR
0xB0D28	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setSCL_3
clicker_2_CEC1702__setSDA_3:
;__c2_cec1702_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)         { GPIO_OUTPUT_150_157.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D4C	0x4A02    LDR	R2, [PC, #8]
0xB0D4E	0x7811    LDRB	R1, [R2, #0]
0xB0D50	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0D54	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_3:
0xB0D56	0x4770    BX	LR
0xB0D58	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setSDA_3
clicker_2_CEC1702__setAN_4:
;__c2_cec1702_gpio.c, 118 :: 		static void _setAN_4  (uint8_t value)         { GPIO_OUTPUT_100_107.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D5C	0x4A02    LDR	R2, [PC, #8]
0xB0D5E	0x7811    LDRB	R1, [R2, #0]
0xB0D60	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB0D64	0x7011    STRB	R1, [R2, #0]
L_end__setAN_4:
0xB0D66	0x4770    BX	LR
0xB0D68	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setAN_4
clicker_2_CEC1702__setRST_4:
;__c2_cec1702_gpio.c, 119 :: 		static void _setRST_4 (uint8_t value)         { GPIO_OUTPUT_150_157.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D6C	0x4A02    LDR	R2, [PC, #8]
0xB0D6E	0x7811    LDRB	R1, [R2, #0]
0xB0D70	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0D74	0x7011    STRB	R1, [R2, #0]
L_end__setRST_4:
0xB0D76	0x4770    BX	LR
0xB0D78	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setRST_4
clicker_2_CEC1702__setCS_4:
;__c2_cec1702_gpio.c, 120 :: 		static void _setCS_4  (uint8_t value)         { GPIO_OUTPUT_040_047.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D7C	0x4A02    LDR	R2, [PC, #8]
0xB0D7E	0x7811    LDRB	R1, [R2, #0]
0xB0D80	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB0D84	0x7011    STRB	R1, [R2, #0]
L_end__setCS_4:
0xB0D86	0x4770    BX	LR
0xB0D88	0x13844008  	GPIO_OUTPUT_040_047+0
; end of clicker_2_CEC1702__setCS_4
clicker_2_CEC1702__setSCK_4:
;__c2_cec1702_gpio.c, 121 :: 		static void _setSCK_4 (uint8_t value)         { GPIO_OUTPUT_120_127.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F2C	0x4A02    LDR	R2, [PC, #8]
0xB0F2E	0x7811    LDRB	R1, [R2, #0]
0xB0F30	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0F34	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_4:
0xB0F36	0x4770    BX	LR
0xB0F38	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setSCK_4
clicker_2_CEC1702__setMISO_4:
;__c2_cec1702_gpio.c, 122 :: 		static void _setMISO_4(uint8_t value)         { GPIO_OUTPUT_120_127.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F1C	0x4A02    LDR	R2, [PC, #8]
0xB0F1E	0x7811    LDRB	R1, [R2, #0]
0xB0F20	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB0F24	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_4:
0xB0F26	0x4770    BX	LR
0xB0F28	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setMISO_4
clicker_2_CEC1702__setMOSI_4:
;__c2_cec1702_gpio.c, 123 :: 		static void _setMOSI_4(uint8_t value)         { GPIO_OUTPUT_120_127.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F0C	0x4A02    LDR	R2, [PC, #8]
0xB0F0E	0x7811    LDRB	R1, [R2, #0]
0xB0F10	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0xB0F14	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_4:
0xB0F16	0x4770    BX	LR
0xB0F18	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setMOSI_4
clicker_2_CEC1702__setPWM_4:
;__c2_cec1702_gpio.c, 124 :: 		static void _setPWM_4 (uint8_t value)         { GPIO_OUTPUT_050_057.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F3C	0x4A02    LDR	R2, [PC, #8]
0xB0F3E	0x7811    LDRB	R1, [R2, #0]
0xB0F40	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0F44	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_4:
0xB0F46	0x4770    BX	LR
0xB0F48	0x13854008  	GPIO_OUTPUT_050_057+0
; end of clicker_2_CEC1702__setPWM_4
clicker_2_CEC1702__setINT_4:
;__c2_cec1702_gpio.c, 125 :: 		static void _setINT_4 (uint8_t value)         { GPIO_OUTPUT_110_117.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F6C	0x4A02    LDR	R2, [PC, #8]
0xB0F6E	0x7811    LDRB	R1, [R2, #0]
0xB0F70	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB0F74	0x7011    STRB	R1, [R2, #0]
L_end__setINT_4:
0xB0F76	0x4770    BX	LR
0xB0F78	0x13894008  	GPIO_OUTPUT_110_117+0
; end of clicker_2_CEC1702__setINT_4
clicker_2_CEC1702__setRX_4:
;__c2_cec1702_gpio.c, 126 :: 		static void _setRX_4  (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F5C	0x4A02    LDR	R2, [PC, #8]
0xB0F5E	0x7811    LDRB	R1, [R2, #0]
0xB0F60	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0F64	0x7011    STRB	R1, [R2, #0]
L_end__setRX_4:
0xB0F66	0x4770    BX	LR
0xB0F68	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_4
clicker_2_CEC1702__setTX_4:
;__c2_cec1702_gpio.c, 127 :: 		static void _setTX_4  (uint8_t value)         { GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F4C	0x4A02    LDR	R2, [PC, #8]
0xB0F4E	0x7811    LDRB	R1, [R2, #0]
0xB0F50	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0F54	0x7011    STRB	R1, [R2, #0]
L_end__setTX_4:
0xB0F56	0x4770    BX	LR
0xB0F58	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_4
clicker_2_CEC1702__setSCL_4:
;__c2_cec1702_gpio.c, 128 :: 		static void _setSCL_4 (uint8_t value)         { GPIO_OUTPUT_150_157.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0E48	0x4A02    LDR	R2, [PC, #8]
0xB0E4A	0x7811    LDRB	R1, [R2, #0]
0xB0E4C	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0E50	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_4:
0xB0E52	0x4770    BX	LR
0xB0E54	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setSCL_4
clicker_2_CEC1702__setSDA_4:
;__c2_cec1702_gpio.c, 129 :: 		static void _setSDA_4 (uint8_t value)         { GPIO_OUTPUT_150_157.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0E38	0x4A02    LDR	R2, [PC, #8]
0xB0E3A	0x7811    LDRB	R1, [R2, #0]
0xB0E3C	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0E40	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_4:
0xB0E42	0x4770    BX	LR
0xB0E44	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setSDA_4
_applicationInit:
;Click_3D_Hall_3_CEC.c, 48 :: 		void applicationInit( )
0xB2114	0xB081    SUB	SP, SP, #4
0xB2116	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_CEC.c, 50 :: 		c3dhall3_i2cDriverInit( (T_C3DHALL3_P)&_MIKROBUS1_GPIO, (T_C3DHALL3_P)&_MIKROBUS1_I2C, 0x1E );
0xB211A	0x221E    MOVS	R2, #30
0xB211C	0x490C    LDR	R1, [PC, #48]
0xB211E	0x480D    LDR	R0, [PC, #52]
0xB2120	0xF7FFFF88  BL	_c3dhall3_i2cDriverInit+0
;Click_3D_Hall_3_CEC.c, 52 :: 		Delay_ms(500);
0xB2124	0xF24117FE  MOVW	R7, #4606
0xB2128	0xF2C0077A  MOVT	R7, #122
0xB212C	0xBF00    NOP
0xB212E	0xBF00    NOP
L_applicationInit2:
0xB2130	0x1E7F    SUBS	R7, R7, #1
0xB2132	0xD1FD    BNE	L_applicationInit2
0xB2134	0xBF00    NOP
0xB2136	0xBF00    NOP
0xB2138	0xBF00    NOP
;Click_3D_Hall_3_CEC.c, 54 :: 		c3dhall3_initilaziation( );
0xB213A	0xF7FFFF5D  BL	_c3dhall3_initilaziation+0
;Click_3D_Hall_3_CEC.c, 56 :: 		mikrobus_logWrite( "... application init done ...  ", _LOG_LINE );
0xB213E	0x4806    LDR	R0, [PC, #24]
0xB2140	0x2102    MOVS	R1, #2
0xB2142	0xF7FFFF21  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 57 :: 		}
L_end_applicationInit:
0xB2146	0xF8DDE000  LDR	LR, [SP, #0]
0xB214A	0xB001    ADD	SP, SP, #4
0xB214C	0x4770    BX	LR
0xB214E	0xBF00    NOP
0xB2150	0x2580000B  	__MIKROBUS1_I2C+0
0xB2154	0x24B0000B  	__MIKROBUS1_GPIO+0
0xB2158	0x00292000  	?lstr2_Click_3D_Hall_3_CEC+0
; end of _applicationInit
_c3dhall3_i2cDriverInit:
;__c3dhall3_driver.c, 99 :: 		void c3dhall3_i2cDriverInit(T_C3DHALL3_P gpioObj, T_C3DHALL3_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0xB2034	0xB081    SUB	SP, SP, #4
0xB2036	0xF8CDE000  STR	LR, [SP, #0]
0xB203A	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__c3dhall3_driver.c, 101 :: 		_slaveAddress = slave;
0xB203C	0x4B09    LDR	R3, [PC, #36]
0xB203E	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__c3dhall3_driver.c, 102 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0xB2040	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0xB2042	0xF7FFFDB3  BL	__c3dhall3_driver_hal_i2cMap+0
;__c3dhall3_driver.c, 103 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0xB2046	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0xB2048	0xF7FFFD72  BL	__c3dhall3_driver_hal_gpioMap+0
;__c3dhall3_driver.c, 105 :: 		c3dhall3_communicationType = 1;
0xB204C	0x2401    MOVS	R4, #1
0xB204E	0x4B06    LDR	R3, [PC, #24]
0xB2050	0x701C    STRB	R4, [R3, #0]
;__c3dhall3_driver.c, 107 :: 		hal_gpio_csSet(1);
0xB2052	0x2001    MOVS	R0, #1
0xB2054	0x4C05    LDR	R4, [PC, #20]
0xB2056	0x6824    LDR	R4, [R4, #0]
0xB2058	0x47A0    BLX	R4
;__c3dhall3_driver.c, 111 :: 		}
L_end_c3dhall3_i2cDriverInit:
0xB205A	0xF8DDE000  LDR	LR, [SP, #0]
0xB205E	0xB001    ADD	SP, SP, #4
0xB2060	0x4770    BX	LR
0xB2062	0xBF00    NOP
0xB2064	0x00492000  	__c3dhall3_driver__slaveAddress+0
0xB2068	0x004A2000  	__c3dhall3_driver_c3dhall3_communicationType+0
0xB206C	0x00AC2000  	__c3dhall3_driver_hal_gpio_csSet+0
; end of _c3dhall3_i2cDriverInit
__c3dhall3_driver_hal_i2cMap:
;__hal_cec.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_cec.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0xB1BAC	0x6802    LDR	R2, [R0, #0]
0xB1BAE	0x4906    LDR	R1, [PC, #24]
0xB1BB0	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0xB1BB2	0x1D01    ADDS	R1, R0, #4
0xB1BB4	0x680A    LDR	R2, [R1, #0]
0xB1BB6	0x4905    LDR	R1, [PC, #20]
0xB1BB8	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0xB1BBA	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0xB1BBE	0x680A    LDR	R2, [R1, #0]
0xB1BC0	0x4903    LDR	R1, [PC, #12]
0xB1BC2	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 89 :: 		}
L_end_hal_i2cMap:
0xB1BC4	0x4770    BX	LR
0xB1BC6	0xBF00    NOP
0xB1BC8	0x00B82000  	__c3dhall3_driver_fp_i2cStart+0
0xB1BCC	0x00C02000  	__c3dhall3_driver_fp_i2cWrite+0
0xB1BD0	0x00B02000  	__c3dhall3_driver_fp_i2cRead+0
; end of __c3dhall3_driver_hal_i2cMap
__c3dhall3_driver_hal_gpioMap:
;__c3dhall3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c3dhall3_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0xB1B30	0xF2000130  ADDW	R1, R0, #48
0xB1B34	0x311C    ADDS	R1, #28
0xB1B36	0x680A    LDR	R2, [R1, #0]
0xB1B38	0x4905    LDR	R1, [PC, #20]
0xB1B3A	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0xB1B3C	0xF2000108  ADDW	R1, R0, #8
0xB1B40	0x680A    LDR	R2, [R1, #0]
0xB1B42	0x4904    LDR	R1, [PC, #16]
0xB1B44	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0xB1B46	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0xB1B48	0x680A    LDR	R2, [R1, #0]
0xB1B4A	0x4903    LDR	R1, [PC, #12]
0xB1B4C	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0xB1B4E	0x4770    BX	LR
0xB1B50	0x00C42000  	__c3dhall3_driver_hal_gpio_intGet+0
0xB1B54	0x00AC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0xB1B58	0x00BC2000  	__c3dhall3_driver_hal_gpio_rstSet+0
; end of __c3dhall3_driver_hal_gpioMap
_c3dhall3_initilaziation:
;__c3dhall3_driver.c, 345 :: 		void c3dhall3_initilaziation( void )
0xB1FF8	0xB082    SUB	SP, SP, #8
0xB1FFA	0xF8CDE000  STR	LR, [SP, #0]
;__c3dhall3_driver.c, 349 :: 		auxBuffer[0] = 0x63;
0xB1FFE	0xA901    ADD	R1, SP, #4
0xB2000	0x2063    MOVS	R0, #99
0xB2002	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 350 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0xB2004	0x2201    MOVS	R2, #1
0xB2006	0x2060    MOVS	R0, #96
0xB2008	0xF7FFFD12  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 352 :: 		Delay_100ms( );
0xB200C	0xF7FFFBBA  BL	_Delay_100ms+0
;__c3dhall3_driver.c, 354 :: 		auxBuffer[0] = 0x8C;
0xB2010	0xA901    ADD	R1, SP, #4
0xB2012	0x208C    MOVS	R0, #140
0xB2014	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 355 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0xB2016	0x2201    MOVS	R2, #1
0xB2018	0x2060    MOVS	R0, #96
0xB201A	0xF7FFFD09  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 357 :: 		auxBuffer[0] = 0x11;
0xB201E	0xA901    ADD	R1, SP, #4
0xB2020	0x2011    MOVS	R0, #17
0xB2022	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 358 :: 		c3dhall3_writeRegisters( 0x62, auxBuffer, 1 );
0xB2024	0x2201    MOVS	R2, #1
0xB2026	0x2062    MOVS	R0, #98
0xB2028	0xF7FFFD02  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 359 :: 		}
L_end_c3dhall3_initilaziation:
0xB202C	0xF8DDE000  LDR	LR, [SP, #0]
0xB2030	0xB002    ADD	SP, SP, #8
0xB2032	0x4770    BX	LR
; end of _c3dhall3_initilaziation
_c3dhall3_writeRegisters:
;__c3dhall3_driver.c, 171 :: 		void c3dhall3_writeRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerBuffer start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0xB1A30	0xB086    SUB	SP, SP, #24
0xB1A32	0xF8CDE000  STR	LR, [SP, #0]
0xB1A36	0xF88D2014  STRB	R2, [SP, #20]
0xB1A3A	0x460A    MOV	R2, R1
; registerBuffer end address is: 4 (R1)
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
;__c3dhall3_driver.c, 173 :: 		if (c3dhall3_communicationType == 0)
0xB1A3C	0x4B30    LDR	R3, [PC, #192]
0xB1A3E	0x781B    LDRB	R3, [R3, #0]
0xB1A40	0xBB43    CBNZ	R3, L_c3dhall3_writeRegisters9
;__c3dhall3_driver.c, 178 :: 		spi_auxBufferIn[0] = registerAddress;
0xB1A42	0xAB01    ADD	R3, SP, #4
0xB1A44	0x7018    STRB	R0, [R3, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 0 (R0)
0xB1A46	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_c3dhall3_writeRegisters10:
; i start address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
; registerBuffer end address is: 8 (R2)
0xB1A48	0xF89D3014  LDRB	R3, [SP, #20]
0xB1A4C	0x1C5B    ADDS	R3, R3, #1
0xB1A4E	0xB21B    SXTH	R3, R3
0xB1A50	0x4298    CMP	R0, R3
0xB1A52	0xDA0A    BGE	L_c3dhall3_writeRegisters11
; registerBuffer end address is: 8 (R2)
;__c3dhall3_driver.c, 182 :: 		spi_auxBufferIn[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 8 (R2)
0xB1A54	0x1C44    ADDS	R4, R0, #1
0xB1A56	0xB224    SXTH	R4, R4
0xB1A58	0xAB01    ADD	R3, SP, #4
0xB1A5A	0x191C    ADDS	R4, R3, R4
0xB1A5C	0x1813    ADDS	R3, R2, R0
0xB1A5E	0x781B    LDRB	R3, [R3, #0]
0xB1A60	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0xB1A62	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0xB1A64	0xB2D9    UXTB	R1, R3
;__c3dhall3_driver.c, 183 :: 		}
; registerBuffer end address is: 8 (R2)
; i end address is: 4 (R1)
0xB1A66	0xB2C8    UXTB	R0, R1
0xB1A68	0xE7EE    B	L_c3dhall3_writeRegisters10
L_c3dhall3_writeRegisters11:
;__c3dhall3_driver.c, 185 :: 		hal_gpio_rstSet(1);
0xB1A6A	0x2001    MOVS	R0, #1
0xB1A6C	0x4C25    LDR	R4, [PC, #148]
0xB1A6E	0x6824    LDR	R4, [R4, #0]
0xB1A70	0x47A0    BLX	R4
;__c3dhall3_driver.c, 186 :: 		hal_gpio_csSet(0);
0xB1A72	0x2000    MOVS	R0, #0
0xB1A74	0x4C24    LDR	R4, [PC, #144]
0xB1A76	0x6824    LDR	R4, [R4, #0]
0xB1A78	0x47A0    BLX	R4
;__c3dhall3_driver.c, 187 :: 		hal_spiWrite( spi_auxBufferIn, nRegisters + 1 );
0xB1A7A	0xF89D3014  LDRB	R3, [SP, #20]
0xB1A7E	0x1C5C    ADDS	R4, R3, #1
0xB1A80	0xAB01    ADD	R3, SP, #4
0xB1A82	0xB2A1    UXTH	R1, R4
0xB1A84	0x4618    MOV	R0, R3
0xB1A86	0xF7FFF9B9  BL	__c3dhall3_driver_hal_spiWrite+0
;__c3dhall3_driver.c, 188 :: 		hal_gpio_csSet(1);
0xB1A8A	0x2001    MOVS	R0, #1
0xB1A8C	0x4C1E    LDR	R4, [PC, #120]
0xB1A8E	0x6824    LDR	R4, [R4, #0]
0xB1A90	0x47A0    BLX	R4
;__c3dhall3_driver.c, 189 :: 		}
0xB1A92	0xE030    B	L_c3dhall3_writeRegisters13
L_c3dhall3_writeRegisters9:
;__c3dhall3_driver.c, 190 :: 		else if (c3dhall3_communicationType == 1)
; registerBuffer start address is: 8 (R2)
; registerAddress start address is: 0 (R0)
0xB1A94	0x4B1A    LDR	R3, [PC, #104]
0xB1A96	0x781B    LDRB	R3, [R3, #0]
0xB1A98	0x2B01    CMP	R3, #1
0xB1A9A	0xD12C    BNE	L_c3dhall3_writeRegisters14
;__c3dhall3_driver.c, 195 :: 		i2c_auxBuffer[0] = registerAddress;
0xB1A9C	0xF10D040B  ADD	R4, SP, #11
0xB1AA0	0x7020    STRB	R0, [R4, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 196 :: 		i2c_auxBuffer[0] |= 0x80;
0xB1AA2	0x7823    LDRB	R3, [R4, #0]
0xB1AA4	0xF0430380  ORR	R3, R3, #128
0xB1AA8	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 0 (R0)
0xB1AAA	0x2000    MOVS	R0, #0
; registerBuffer end address is: 8 (R2)
; i end address is: 0 (R0)
0xB1AAC	0x4611    MOV	R1, R2
L_c3dhall3_writeRegisters15:
; registerBuffer start address is: 4 (R1)
; i start address is: 0 (R0)
; registerBuffer start address is: 4 (R1)
; registerBuffer end address is: 4 (R1)
0xB1AAE	0xF89D3014  LDRB	R3, [SP, #20]
0xB1AB2	0x1C5B    ADDS	R3, R3, #1
0xB1AB4	0xB21B    SXTH	R3, R3
0xB1AB6	0x4298    CMP	R0, R3
0xB1AB8	0xDA0A    BGE	L_c3dhall3_writeRegisters16
; registerBuffer end address is: 4 (R1)
;__c3dhall3_driver.c, 200 :: 		i2c_auxBuffer[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 4 (R1)
0xB1ABA	0x1C44    ADDS	R4, R0, #1
0xB1ABC	0xB224    SXTH	R4, R4
0xB1ABE	0xF10D030B  ADD	R3, SP, #11
0xB1AC2	0x191C    ADDS	R4, R3, R4
0xB1AC4	0x180B    ADDS	R3, R1, R0
0xB1AC6	0x781B    LDRB	R3, [R3, #0]
0xB1AC8	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0xB1ACA	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 12 (R3)
;__c3dhall3_driver.c, 201 :: 		}
; registerBuffer end address is: 4 (R1)
; i end address is: 12 (R3)
0xB1ACC	0xB2D8    UXTB	R0, R3
0xB1ACE	0xE7EE    B	L_c3dhall3_writeRegisters15
L_c3dhall3_writeRegisters16:
;__c3dhall3_driver.c, 203 :: 		hal_gpio_csSet(1);
0xB1AD0	0x2001    MOVS	R0, #1
0xB1AD2	0x4C0D    LDR	R4, [PC, #52]
0xB1AD4	0x6824    LDR	R4, [R4, #0]
0xB1AD6	0x47A0    BLX	R4
;__c3dhall3_driver.c, 205 :: 		hal_i2cStart( );
0xB1AD8	0xF7FFFA02  BL	__c3dhall3_driver_hal_i2cStart+0
;__c3dhall3_driver.c, 206 :: 		hal_i2cWrite( _slaveAddress, i2c_auxBuffer, nRegisters + 1, END_MODE_STOP );
0xB1ADC	0xF89D3014  LDRB	R3, [SP, #20]
0xB1AE0	0x1C5D    ADDS	R5, R3, #1
0xB1AE2	0xF10D040B  ADD	R4, SP, #11
0xB1AE6	0x4B09    LDR	R3, [PC, #36]
0xB1AE8	0x781B    LDRB	R3, [R3, #0]
0xB1AEA	0xB2AA    UXTH	R2, R5
0xB1AEC	0x4621    MOV	R1, R4
0xB1AEE	0xB2D8    UXTB	R0, R3
0xB1AF0	0x2301    MOVS	R3, #1
0xB1AF2	0xF7FFF9CF  BL	__c3dhall3_driver_hal_i2cWrite+0
;__c3dhall3_driver.c, 207 :: 		}
L_c3dhall3_writeRegisters14:
L_c3dhall3_writeRegisters13:
;__c3dhall3_driver.c, 208 :: 		}
L_end_c3dhall3_writeRegisters:
0xB1AF6	0xF8DDE000  LDR	LR, [SP, #0]
0xB1AFA	0xB006    ADD	SP, SP, #24
0xB1AFC	0x4770    BX	LR
0xB1AFE	0xBF00    NOP
0xB1B00	0x004A2000  	__c3dhall3_driver_c3dhall3_communicationType+0
0xB1B04	0x00BC2000  	__c3dhall3_driver_hal_gpio_rstSet+0
0xB1B08	0x00AC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0xB1B0C	0x00492000  	__c3dhall3_driver__slaveAddress+0
; end of _c3dhall3_writeRegisters
__c3dhall3_driver_hal_spiWrite:
;__hal_cec.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0xB0DFC	0xB083    SUB	SP, SP, #12
0xB0DFE	0xF8CDE000  STR	LR, [SP, #0]
0xB0E02	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_cec.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0xB0E04	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0xB0E06	0xB290    UXTH	R0, R2
;__hal_cec.c, 44 :: 		while( nBytes-- )
L___c3dhall3_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0xB0E08	0xB283    UXTH	R3, R0
0xB0E0A	0x1E42    SUBS	R2, R0, #1
0xB0E0C	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0xB0E0E	0xB16B    CBZ	R3, L___c3dhall3_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_cec.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0xB0E10	0x780A    LDRB	R2, [R1, #0]
0xB0E12	0xB2D4    UXTB	R4, R2
0xB0E14	0xF8AD0004  STRH	R0, [SP, #4]
0xB0E18	0x9102    STR	R1, [SP, #8]
0xB0E1A	0xB2A0    UXTH	R0, R4
0xB0E1C	0x4C05    LDR	R4, [PC, #20]
0xB0E1E	0x6824    LDR	R4, [R4, #0]
0xB0E20	0x47A0    BLX	R4
0xB0E22	0x9902    LDR	R1, [SP, #8]
0xB0E24	0xF8BD0004  LDRH	R0, [SP, #4]
0xB0E28	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0xB0E2A	0xE7ED    B	L___c3dhall3_driver_hal_spiWrite0
L___c3dhall3_driver_hal_spiWrite1:
;__hal_cec.c, 46 :: 		}
L_end_hal_spiWrite:
0xB0E2C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0E30	0xB003    ADD	SP, SP, #12
0xB0E32	0x4770    BX	LR
0xB0E34	0x00C82000  	__c3dhall3_driver_fp_spiWrite+0
; end of __c3dhall3_driver_hal_spiWrite
_SPI0_Write:
;__Lib_SPI_0.c, 70 :: 		
; data1 start address is: 0 (R0)
0xB0950	0xB081    SUB	SP, SP, #4
0xB0952	0xF8CDE000  STR	LR, [SP, #0]
; data1 end address is: 0 (R0)
; data1 start address is: 0 (R0)
;__Lib_SPI_0.c, 71 :: 		
; data1 end address is: 0 (R0)
0xB0956	0xF7FFFE1F  BL	_SPI0_Read+0
;__Lib_SPI_0.c, 72 :: 		
L_end_SPI0_Write:
0xB095A	0xF8DDE000  LDR	LR, [SP, #0]
0xB095E	0xB001    ADD	SP, SP, #4
0xB0960	0x4770    BX	LR
; end of _SPI0_Write
_SPI0_Read:
;__Lib_SPI_0.c, 66 :: 		
; data_out start address is: 0 (R0)
0xB0598	0xB081    SUB	SP, SP, #4
0xB059A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_0.c, 67 :: 		
; data_out end address is: 0 (R0)
0xB059E	0xF7FFFF01  BL	__Lib_SPI_0_SPIx_Read+0
;__Lib_SPI_0.c, 68 :: 		
L_end_SPI0_Read:
0xB05A2	0xF8DDE000  LDR	LR, [SP, #0]
0xB05A6	0xB001    ADD	SP, SP, #4
0xB05A8	0x4770    BX	LR
; end of _SPI0_Read
__Lib_SPI_0_SPIx_Read:
;__Lib_SPI_0.c, 48 :: 		
; data1 start address is: 0 (R0)
0xB03A4	0xB081    SUB	SP, SP, #4
; data1 end address is: 0 (R0)
; data1 start address is: 0 (R0)
;__Lib_SPI_0.c, 51 :: 		
0xB03A6	0x490A    LDR	R1, [PC, #40]
0xB03A8	0x6809    LDR	R1, [R1, #0]
0xB03AA	0xF0010104  AND	R1, R1, #4
;__Lib_SPI_0.c, 53 :: 		
L___Lib_SPI_0_SPIx_Read6:
;__Lib_SPI_0.c, 55 :: 		
0xB03AE	0x4908    LDR	R1, [PC, #32]
0xB03B0	0x6809    LDR	R1, [R1, #0]
0xB03B2	0xF0010102  AND	R1, R1, #2
;__Lib_SPI_0.c, 57 :: 		
L___Lib_SPI_0_SPIx_Read7:
;__Lib_SPI_0.c, 58 :: 		
0xB03B6	0x4907    LDR	R1, [PC, #28]
0xB03B8	0x6008    STR	R0, [R1, #0]
; data1 end address is: 0 (R0)
;__Lib_SPI_0.c, 60 :: 		
L___Lib_SPI_0_SPIx_Read8:
0xB03BA	0x4905    LDR	R1, [PC, #20]
0xB03BC	0x6809    LDR	R1, [R1, #0]
0xB03BE	0xF0010102  AND	R1, R1, #2
0xB03C2	0xB901    CBNZ	R1, L___Lib_SPI_0_SPIx_Read9
0xB03C4	0xE7F9    B	L___Lib_SPI_0_SPIx_Read8
L___Lib_SPI_0_SPIx_Read9:
;__Lib_SPI_0.c, 61 :: 		
0xB03C6	0x4904    LDR	R1, [PC, #16]
; pom start address is: 0 (R0)
0xB03C8	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_0.c, 63 :: 		
; pom end address is: 0 (R0)
;__Lib_SPI_0.c, 64 :: 		
L_end_SPIx_Read:
0xB03CA	0xB001    ADD	SP, SP, #4
0xB03CC	0x4770    BX	LR
0xB03CE	0xBF00    NOP
0xB03D0	0x94084000  	GP_SPI0_INST_STATUS+0
0xB03D4	0x940C4000  	GP_SPI0_INST_TX_DATA+0
0xB03D8	0x94104000  	GP_SPI0_INST_RX_DATA+0
; end of __Lib_SPI_0_SPIx_Read
__c3dhall3_driver_hal_i2cStart:
;__hal_cec.c, 91 :: 		static int hal_i2cStart()
0xB0EE0	0xB082    SUB	SP, SP, #8
0xB0EE2	0xF8CDE000  STR	LR, [SP, #0]
;__hal_cec.c, 93 :: 		int res = 0;
0xB0EE6	0xF2400400  MOVW	R4, #0
0xB0EEA	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 94 :: 		res |= fp_i2cStart();
0xB0EEE	0x4C06    LDR	R4, [PC, #24]
0xB0EF0	0x6824    LDR	R4, [R4, #0]
0xB0EF2	0x47A0    BLX	R4
0xB0EF4	0xF9BD1004  LDRSH	R1, [SP, #4]
0xB0EF8	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_cec.c, 95 :: 		return res;
0xB0EFC	0xB200    SXTH	R0, R0
;__hal_cec.c, 96 :: 		}
L_end_hal_i2cStart:
0xB0EFE	0xF8DDE000  LDR	LR, [SP, #0]
0xB0F02	0xB002    ADD	SP, SP, #8
0xB0F04	0x4770    BX	LR
0xB0F06	0xBF00    NOP
0xB0F08	0x00B82000  	__c3dhall3_driver_fp_i2cStart+0
; end of __c3dhall3_driver_hal_i2cStart
_I2C0_Start:
;__Lib_I2C_1702.c, 212 :: 		
0xB09C8	0xB081    SUB	SP, SP, #4
0xB09CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 213 :: 		
0xB09CE	0x4804    LDR	R0, [PC, #16]
0xB09D0	0x6800    LDR	R0, [R0, #0]
0xB09D2	0xF7FFFDEB  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 214 :: 		
0xB09D6	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 215 :: 		
L_end_I2C0_Start:
0xB09D8	0xF8DDE000  LDR	LR, [SP, #0]
0xB09DC	0xB001    ADD	SP, SP, #4
0xB09DE	0x4770    BX	LR
0xB09E0	0x00542000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Start
__Lib_I2C_1702_I2Cx_Start:
;__Lib_I2C_1702.c, 178 :: 		
; I2C_BASE start address is: 0 (R0)
0xB05AC	0xB081    SUB	SP, SP, #4
0xB05AE	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_1702.c, 179 :: 		
; timeout start address is: 8 (R2)
0xB05B2	0xF04F0200  MOV	R2, #0
;__Lib_I2C_1702.c, 182 :: 		
0xB05B6	0x4924    LDR	R1, [PC, #144]
0xB05B8	0x6809    LDR	R1, [R1, #0]
0xB05BA	0x4288    CMP	R0, R1
0xB05BC	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start29
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 183 :: 		
0xB05BE	0x4923    LDR	R1, [PC, #140]
; timeout start address is: 12 (R3)
0xB05C0	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 184 :: 		
0xB05C2	0x4923    LDR	R1, [PC, #140]
0xB05C4	0x680A    LDR	R2, [R1, #0]
0xB05C6	0x4923    LDR	R1, [PC, #140]
0xB05C8	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 185 :: 		
0xB05CA	0x461A    MOV	R2, R3
; timeout end address is: 12 (R3)
0xB05CC	0xE025    B	L___Lib_I2C_1702_I2Cx_Start30
L___Lib_I2C_1702_I2Cx_Start29:
;__Lib_I2C_1702.c, 186 :: 		
; timeout start address is: 8 (R2)
0xB05CE	0x4922    LDR	R1, [PC, #136]
0xB05D0	0x6809    LDR	R1, [R1, #0]
0xB05D2	0x4288    CMP	R0, R1
0xB05D4	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start31
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 187 :: 		
0xB05D6	0x4921    LDR	R1, [PC, #132]
; timeout start address is: 12 (R3)
0xB05D8	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 188 :: 		
0xB05DA	0x4921    LDR	R1, [PC, #132]
0xB05DC	0x680A    LDR	R2, [R1, #0]
0xB05DE	0x491D    LDR	R1, [PC, #116]
0xB05E0	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 189 :: 		
0xB05E2	0x461A    MOV	R2, R3
; timeout end address is: 12 (R3)
0xB05E4	0xE019    B	L___Lib_I2C_1702_I2Cx_Start32
L___Lib_I2C_1702_I2Cx_Start31:
;__Lib_I2C_1702.c, 190 :: 		
; timeout start address is: 8 (R2)
0xB05E6	0x491F    LDR	R1, [PC, #124]
0xB05E8	0x6809    LDR	R1, [R1, #0]
0xB05EA	0x4288    CMP	R0, R1
0xB05EC	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start33
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 191 :: 		
0xB05EE	0x491E    LDR	R1, [PC, #120]
; timeout start address is: 12 (R3)
0xB05F0	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 192 :: 		
0xB05F2	0x491E    LDR	R1, [PC, #120]
0xB05F4	0x680A    LDR	R2, [R1, #0]
0xB05F6	0x4917    LDR	R1, [PC, #92]
0xB05F8	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 193 :: 		
0xB05FA	0x4619    MOV	R1, R3
; timeout end address is: 12 (R3)
0xB05FC	0xE00C    B	L___Lib_I2C_1702_I2Cx_Start34
L___Lib_I2C_1702_I2Cx_Start33:
;__Lib_I2C_1702.c, 194 :: 		
; timeout start address is: 8 (R2)
0xB05FE	0x491C    LDR	R1, [PC, #112]
0xB0600	0x6809    LDR	R1, [R1, #0]
0xB0602	0x4288    CMP	R0, R1
0xB0604	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start76
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 195 :: 		
0xB0606	0x491B    LDR	R1, [PC, #108]
; timeout start address is: 12 (R3)
0xB0608	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 196 :: 		
0xB060A	0x491B    LDR	R1, [PC, #108]
0xB060C	0x680A    LDR	R2, [R1, #0]
0xB060E	0x4911    LDR	R1, [PC, #68]
0xB0610	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0xB0612	0x4619    MOV	R1, R3
;__Lib_I2C_1702.c, 197 :: 		
0xB0614	0xE000    B	L___Lib_I2C_1702_I2Cx_Start35
L___Lib_I2C_1702_I2Cx_Start76:
;__Lib_I2C_1702.c, 194 :: 		
0xB0616	0x4611    MOV	R1, R2
;__Lib_I2C_1702.c, 197 :: 		
L___Lib_I2C_1702_I2Cx_Start35:
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
L___Lib_I2C_1702_I2Cx_Start34:
; timeout start address is: 4 (R1)
0xB0618	0x460A    MOV	R2, R1
; timeout end address is: 4 (R1)
L___Lib_I2C_1702_I2Cx_Start32:
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
L___Lib_I2C_1702_I2Cx_Start30:
;__Lib_I2C_1702.c, 199 :: 		
; timeout start address is: 8 (R2)
0xB061A	0x4918    LDR	R1, [PC, #96]
0xB061C	0x600A    STR	R2, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 201 :: 		
L___Lib_I2C_1702_I2Cx_Start36:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB061E	0x7801    LDRB	R1, [R0, #0]
0xB0620	0xF0010101  AND	R1, R1, #1
0xB0624	0xB2C9    UXTB	R1, R1
0xB0626	0xB959    CBNZ	R1, L___Lib_I2C_1702_I2Cx_Start37
;__Lib_I2C_1702.c, 202 :: 		
0xB0628	0x4914    LDR	R1, [PC, #80]
0xB062A	0x6809    LDR	R1, [R1, #0]
0xB062C	0xB139    CBZ	R1, L___Lib_I2C_1702_I2Cx_Start77
;__Lib_I2C_1702.c, 203 :: 		
0xB062E	0xB922    CBNZ	R2, L___Lib_I2C_1702_I2Cx_Start39
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 204 :: 		
0xB0630	0x2005    MOVS	R0, #5
0xB0632	0x4C08    LDR	R4, [PC, #32]
0xB0634	0x6824    LDR	R4, [R4, #0]
0xB0636	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 205 :: 		
0xB0638	0xE002    B	L_end_I2Cx_Start
;__Lib_I2C_1702.c, 206 :: 		
L___Lib_I2C_1702_I2Cx_Start39:
;__Lib_I2C_1702.c, 207 :: 		
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB063A	0x1E52    SUBS	R2, R2, #1
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 208 :: 		
0xB063C	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Start38
L___Lib_I2C_1702_I2Cx_Start77:
;__Lib_I2C_1702.c, 202 :: 		
;__Lib_I2C_1702.c, 208 :: 		
L___Lib_I2C_1702_I2Cx_Start38:
;__Lib_I2C_1702.c, 209 :: 		
; timeout start address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
0xB063E	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Start36
L___Lib_I2C_1702_I2Cx_Start37:
;__Lib_I2C_1702.c, 210 :: 		
L_end_I2Cx_Start:
0xB0640	0xF8DDE000  LDR	LR, [SP, #0]
0xB0644	0xB001    ADD	SP, SP, #4
0xB0646	0x4770    BX	LR
0xB0648	0x00542000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB064C	0x00582000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB0650	0x00D02000  	_I2C0_Timeout_Ptr+0
0xB0654	0x00CC2000  	_I2Cx_Timeout_Ptr+0
0xB0658	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB065C	0x005C2000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB0660	0x00D42000  	_I2C1_Timeout_Ptr+0
0xB0664	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB0668	0x00602000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB066C	0x00D82000  	_I2C2_Timeout_Ptr+0
0xB0670	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB0674	0x00682000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB0678	0x00DC2000  	_I2C3_Timeout_Ptr+0
0xB067C	0x006C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Start
_I2C1_Start:
;__Lib_I2C_1702.c, 216 :: 		
0xB0988	0xB081    SUB	SP, SP, #4
0xB098A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 217 :: 		
0xB098E	0x4804    LDR	R0, [PC, #16]
0xB0990	0x6800    LDR	R0, [R0, #0]
0xB0992	0xF7FFFE0B  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 218 :: 		
0xB0996	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 219 :: 		
L_end_I2C1_Start:
0xB0998	0xF8DDE000  LDR	LR, [SP, #0]
0xB099C	0xB001    ADD	SP, SP, #4
0xB099E	0x4770    BX	LR
0xB09A0	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_1702.c, 220 :: 		
0xB08F8	0xB081    SUB	SP, SP, #4
0xB08FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 221 :: 		
0xB08FE	0x4804    LDR	R0, [PC, #16]
0xB0900	0x6800    LDR	R0, [R0, #0]
0xB0902	0xF7FFFE53  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 222 :: 		
0xB0906	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 223 :: 		
L_end_I2C2_Start:
0xB0908	0xF8DDE000  LDR	LR, [SP, #0]
0xB090C	0xB001    ADD	SP, SP, #4
0xB090E	0x4770    BX	LR
0xB0910	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Start
_I2C3_Start:
;__Lib_I2C_1702.c, 224 :: 		
0xB0848	0xB081    SUB	SP, SP, #4
0xB084A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 225 :: 		
0xB084E	0x4804    LDR	R0, [PC, #16]
0xB0850	0x6800    LDR	R0, [R0, #0]
0xB0852	0xF7FFFEAB  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 226 :: 		
0xB0856	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 227 :: 		
L_end_I2C3_Start:
0xB0858	0xF8DDE000  LDR	LR, [SP, #0]
0xB085C	0xB001    ADD	SP, SP, #4
0xB085E	0x4770    BX	LR
0xB0860	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Start
_UART0_Read:
;__Lib_UART_01.c, 169 :: 		
0xB08B0	0xB081    SUB	SP, SP, #4
0xB08B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_01.c, 170 :: 		
0xB08B6	0xF7FFFFD5  BL	__Lib_UART_01_RST_DLAB0+0
;__Lib_UART_01.c, 171 :: 		
L_UART0_Read18:
0xB08BA	0x4806    LDR	R0, [PC, #24]
0xB08BC	0x7800    LDRB	R0, [R0, #0]
0xB08BE	0xF0000001  AND	R0, R0, #1
0xB08C2	0xB2C0    UXTB	R0, R0
0xB08C4	0xB900    CBNZ	R0, L_UART0_Read19
0xB08C6	0xE7F8    B	L_UART0_Read18
L_UART0_Read19:
;__Lib_UART_01.c, 172 :: 		
0xB08C8	0x4803    LDR	R0, [PC, #12]
0xB08CA	0x7800    LDRB	R0, [R0, #0]
;__Lib_UART_01.c, 173 :: 		
L_end_UART0_Read:
0xB08CC	0xF8DDE000  LDR	LR, [SP, #0]
0xB08D0	0xB001    ADD	SP, SP, #4
0xB08D2	0x4770    BX	LR
0xB08D4	0x2405400F  	UART0_INST_LINE_STS+0
0xB08D8	0x2400400F  	UART0_INST_RX_DATA+0
; end of _UART0_Read
_UART0_Data_Ready:
;__Lib_UART_01.c, 145 :: 		
0xB0894	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 146 :: 		
0xB0896	0x4805    LDR	R0, [PC, #20]
0xB0898	0x7800    LDRB	R0, [R0, #0]
0xB089A	0xF0000001  AND	R0, R0, #1
0xB089E	0xB2C0    UXTB	R0, R0
0xB08A0	0xB108    CBZ	R0, L_UART0_Data_Ready14
;__Lib_UART_01.c, 147 :: 		
0xB08A2	0x2001    MOVS	R0, #1
0xB08A4	0xE000    B	L_end_UART0_Data_Ready
L_UART0_Data_Ready14:
;__Lib_UART_01.c, 149 :: 		
0xB08A6	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 150 :: 		
L_end_UART0_Data_Ready:
0xB08A8	0xB001    ADD	SP, SP, #4
0xB08AA	0x4770    BX	LR
0xB08AC	0x2405400F  	UART0_INST_LINE_STS+0
; end of _UART0_Data_Ready
_UART0_Tx_Idle:
;__Lib_UART_01.c, 157 :: 		
0xB08DC	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 158 :: 		
0xB08DE	0x4805    LDR	R0, [PC, #20]
0xB08E0	0x7800    LDRB	R0, [R0, #0]
0xB08E2	0xF0000040  AND	R0, R0, #64
0xB08E6	0xB2C0    UXTB	R0, R0
0xB08E8	0xB108    CBZ	R0, L_UART0_Tx_Idle16
;__Lib_UART_01.c, 159 :: 		
0xB08EA	0x2001    MOVS	R0, #1
0xB08EC	0xE000    B	L_end_UART0_Tx_Idle
L_UART0_Tx_Idle16:
;__Lib_UART_01.c, 161 :: 		
0xB08EE	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 162 :: 		
L_end_UART0_Tx_Idle:
0xB08F0	0xB001    ADD	SP, SP, #4
0xB08F2	0x4770    BX	LR
0xB08F4	0x2405400F  	UART0_INST_LINE_STS+0
; end of _UART0_Tx_Idle
_UART1_Read:
;__Lib_UART_01.c, 376 :: 		
0xB09E4	0xB081    SUB	SP, SP, #4
0xB09E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_01.c, 377 :: 		
0xB09EA	0xF7FFFFA5  BL	__Lib_UART_01_RST_DLAB1+0
;__Lib_UART_01.c, 378 :: 		
L_UART1_Read55:
0xB09EE	0x4806    LDR	R0, [PC, #24]
0xB09F0	0x7800    LDRB	R0, [R0, #0]
0xB09F2	0xF0000001  AND	R0, R0, #1
0xB09F6	0xB2C0    UXTB	R0, R0
0xB09F8	0xB900    CBNZ	R0, L_UART1_Read56
0xB09FA	0xE7F8    B	L_UART1_Read55
L_UART1_Read56:
;__Lib_UART_01.c, 379 :: 		
0xB09FC	0x4803    LDR	R0, [PC, #12]
0xB09FE	0x7800    LDRB	R0, [R0, #0]
;__Lib_UART_01.c, 380 :: 		
L_end_UART1_Read:
0xB0A00	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A04	0xB001    ADD	SP, SP, #4
0xB0A06	0x4770    BX	LR
0xB0A08	0x2805400F  	UART1_INST_LINE_STS+0
0xB0A0C	0x2800400F  	UART1_INST_RX_DATA+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_01.c, 352 :: 		
0xB0C90	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 353 :: 		
0xB0C92	0x4805    LDR	R0, [PC, #20]
0xB0C94	0x7800    LDRB	R0, [R0, #0]
0xB0C96	0xF0000001  AND	R0, R0, #1
0xB0C9A	0xB2C0    UXTB	R0, R0
0xB0C9C	0xB108    CBZ	R0, L_UART1_Data_Ready51
;__Lib_UART_01.c, 354 :: 		
0xB0C9E	0x2001    MOVS	R0, #1
0xB0CA0	0xE000    B	L_end_UART1_Data_Ready
L_UART1_Data_Ready51:
;__Lib_UART_01.c, 356 :: 		
0xB0CA2	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 357 :: 		
L_end_UART1_Data_Ready:
0xB0CA4	0xB001    ADD	SP, SP, #4
0xB0CA6	0x4770    BX	LR
0xB0CA8	0x2805400F  	UART1_INST_LINE_STS+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_01.c, 364 :: 		
0xB0B78	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 365 :: 		
0xB0B7A	0x4805    LDR	R0, [PC, #20]
0xB0B7C	0x7800    LDRB	R0, [R0, #0]
0xB0B7E	0xF0000040  AND	R0, R0, #64
0xB0B82	0xB2C0    UXTB	R0, R0
0xB0B84	0xB108    CBZ	R0, L_UART1_Tx_Idle53
;__Lib_UART_01.c, 366 :: 		
0xB0B86	0x2001    MOVS	R0, #1
0xB0B88	0xE000    B	L_end_UART1_Tx_Idle
L_UART1_Tx_Idle53:
;__Lib_UART_01.c, 368 :: 		
0xB0B8A	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 369 :: 		
L_end_UART1_Tx_Idle:
0xB0B8C	0xB001    ADD	SP, SP, #4
0xB0B8E	0x4770    BX	LR
0xB0B90	0x2805400F  	UART1_INST_LINE_STS+0
; end of _UART1_Tx_Idle
__c3dhall3_driver_hal_i2cWrite:
;__hal_cec.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0xB0E94	0xB082    SUB	SP, SP, #8
0xB0E96	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_cec.c, 100 :: 		int res = 0;
0xB0E9A	0xF2400400  MOVW	R4, #0
0xB0E9E	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0xB0EA2	0x4C05    LDR	R4, [PC, #20]
0xB0EA4	0x6824    LDR	R4, [R4, #0]
0xB0EA6	0x47A0    BLX	R4
0xB0EA8	0xF9BD4004  LDRSH	R4, [SP, #4]
0xB0EAC	0x4304    ORRS	R4, R0
;__hal_cec.c, 103 :: 		return res;
0xB0EAE	0xB220    SXTH	R0, R4
;__hal_cec.c, 104 :: 		}
L_end_hal_i2cWrite:
0xB0EB0	0xF8DDE000  LDR	LR, [SP, #0]
0xB0EB4	0xB002    ADD	SP, SP, #8
0xB0EB6	0x4770    BX	LR
0xB0EB8	0x00C02000  	__c3dhall3_driver_fp_i2cWrite+0
; end of __c3dhall3_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_1702.c, 309 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A34	0xB081    SUB	SP, SP, #4
0xB0A36	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 310 :: 		
0xB0A3A	0x4C06    LDR	R4, [PC, #24]
0xB0A3C	0x6824    LDR	R4, [R4, #0]
0xB0A3E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A40	0x4613    MOV	R3, R2
0xB0A42	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A44	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A46	0xF7FFFCC9  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0A4A	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 311 :: 		
L_end_I2C0_Write:
0xB0A4C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A50	0xB001    ADD	SP, SP, #4
0xB0A52	0x4770    BX	LR
0xB0A54	0x00542000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Write
__Lib_I2C_1702_I2Cx_Write:
;__Lib_I2C_1702.c, 229 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB03DC	0xB082    SUB	SP, SP, #8
0xB03DE	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0xB03E2	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_1702.c, 230 :: 		
; ctr start address is: 28 (R7)
0xB03E4	0xF2400700  MOVW	R7, #0
;__Lib_I2C_1702.c, 231 :: 		
; timeout start address is: 20 (R5)
0xB03E8	0xF04F0500  MOV	R5, #0
;__Lib_I2C_1702.c, 234 :: 		
0xB03EC	0x4C4E    LDR	R4, [PC, #312]
0xB03EE	0x6824    LDR	R4, [R4, #0]
0xB03F0	0x42A1    CMP	R1, R4
0xB03F2	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write40
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 235 :: 		
0xB03F4	0x4C4D    LDR	R4, [PC, #308]
; timeout start address is: 32 (R8)
0xB03F6	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 236 :: 		
0xB03FA	0x4C4D    LDR	R4, [PC, #308]
0xB03FC	0x6825    LDR	R5, [R4, #0]
0xB03FE	0x4C4D    LDR	R4, [PC, #308]
0xB0400	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 237 :: 		
0xB0402	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB0404	0xE028    B	L___Lib_I2C_1702_I2Cx_Write41
L___Lib_I2C_1702_I2Cx_Write40:
;__Lib_I2C_1702.c, 238 :: 		
; timeout start address is: 20 (R5)
0xB0406	0x4C4C    LDR	R4, [PC, #304]
0xB0408	0x6824    LDR	R4, [R4, #0]
0xB040A	0x42A1    CMP	R1, R4
0xB040C	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write42
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 239 :: 		
0xB040E	0x4C4B    LDR	R4, [PC, #300]
; timeout start address is: 32 (R8)
0xB0410	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 240 :: 		
0xB0414	0x4C4A    LDR	R4, [PC, #296]
0xB0416	0x6825    LDR	R5, [R4, #0]
0xB0418	0x4C46    LDR	R4, [PC, #280]
0xB041A	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 241 :: 		
0xB041C	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB041E	0xE01B    B	L___Lib_I2C_1702_I2Cx_Write43
L___Lib_I2C_1702_I2Cx_Write42:
;__Lib_I2C_1702.c, 242 :: 		
; timeout start address is: 20 (R5)
0xB0420	0x4C48    LDR	R4, [PC, #288]
0xB0422	0x6824    LDR	R4, [R4, #0]
0xB0424	0x42A1    CMP	R1, R4
0xB0426	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write44
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 243 :: 		
0xB0428	0x4C47    LDR	R4, [PC, #284]
; timeout start address is: 32 (R8)
0xB042A	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 244 :: 		
0xB042E	0x4C47    LDR	R4, [PC, #284]
0xB0430	0x6825    LDR	R5, [R4, #0]
0xB0432	0x4C40    LDR	R4, [PC, #256]
0xB0434	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 245 :: 		
0xB0436	0x4644    MOV	R4, R8
; timeout end address is: 32 (R8)
0xB0438	0xE00D    B	L___Lib_I2C_1702_I2Cx_Write45
L___Lib_I2C_1702_I2Cx_Write44:
;__Lib_I2C_1702.c, 246 :: 		
; timeout start address is: 20 (R5)
0xB043A	0x4C45    LDR	R4, [PC, #276]
0xB043C	0x6824    LDR	R4, [R4, #0]
0xB043E	0x42A1    CMP	R1, R4
0xB0440	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write78
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 247 :: 		
0xB0442	0x4C44    LDR	R4, [PC, #272]
; timeout start address is: 32 (R8)
0xB0444	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 248 :: 		
0xB0448	0x4C43    LDR	R4, [PC, #268]
0xB044A	0x6825    LDR	R5, [R4, #0]
0xB044C	0x4C39    LDR	R4, [PC, #228]
0xB044E	0x6025    STR	R5, [R4, #0]
; timeout end address is: 32 (R8)
0xB0450	0x4644    MOV	R4, R8
;__Lib_I2C_1702.c, 249 :: 		
0xB0452	0xE000    B	L___Lib_I2C_1702_I2Cx_Write46
L___Lib_I2C_1702_I2Cx_Write78:
;__Lib_I2C_1702.c, 246 :: 		
0xB0454	0x462C    MOV	R4, R5
;__Lib_I2C_1702.c, 249 :: 		
L___Lib_I2C_1702_I2Cx_Write46:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Write45:
; timeout start address is: 16 (R4)
0xB0456	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Write43:
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Write41:
;__Lib_I2C_1702.c, 251 :: 		
; timeout start address is: 20 (R5)
0xB0458	0x4C40    LDR	R4, [PC, #256]
0xB045A	0x6025    STR	R5, [R4, #0]
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 253 :: 		
0xB045C	0xF2010508  ADDW	R5, R1, #8
0xB0460	0x0044    LSLS	R4, R0, #1
; slave_address end address is: 0 (R0)
0xB0462	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 254 :: 		
0xB0464	0x24C5    MOVS	R4, #197
0xB0466	0x700C    STRB	R4, [R1, #0]
; count end address is: 12 (R3)
; ctr end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0xB0468	0xB2B8    UXTH	R0, R7
0xB046A	0x460F    MOV	R7, R1
0xB046C	0x461D    MOV	R5, R3
;__Lib_I2C_1702.c, 255 :: 		
L___Lib_I2C_1702_I2Cx_Write47:
; ctr start address is: 0 (R0)
; END_mode start address is: 24 (R6)
; count start address is: 20 (R5)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 28 (R7)
0xB046E	0x42A8    CMP	R0, R5
0xB0470	0xD231    BCS	L___Lib_I2C_1702_I2Cx_Write80
;__Lib_I2C_1702.c, 256 :: 		
0xB0472	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 32 (R8)
0xB0474	0xF8D48000  LDR	R8, [R4, #0]
; END_mode end address is: 24 (R6)
; count end address is: 20 (R5)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 28 (R7)
; timeout end address is: 32 (R8)
; ctr end address is: 0 (R0)
0xB0478	0x4633    MOV	R3, R6
0xB047A	0x4639    MOV	R1, R7
0xB047C	0x4617    MOV	R7, R2
0xB047E	0x462A    MOV	R2, R5
;__Lib_I2C_1702.c, 257 :: 		
L___Lib_I2C_1702_I2Cx_Write49:
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 28 (R7)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB0480	0x780C    LDRB	R4, [R1, #0]
0xB0482	0xF0040480  AND	R4, R4, #128
0xB0486	0xB2E4    UXTB	R4, R4
0xB0488	0xB17C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write50
;__Lib_I2C_1702.c, 258 :: 		
0xB048A	0x4C34    LDR	R4, [PC, #208]
0xB048C	0x6824    LDR	R4, [R4, #0]
0xB048E	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write79
;__Lib_I2C_1702.c, 259 :: 		
0xB0490	0xF1B80F00  CMP	R8, #0
0xB0494	0xD104    BNE	L___Lib_I2C_1702_I2Cx_Write52
; I2C_BASE end address is: 4 (R1)
; buf end address is: 28 (R7)
; count end address is: 8 (R2)
; timeout end address is: 32 (R8)
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
;__Lib_I2C_1702.c, 260 :: 		
0xB0496	0x2004    MOVS	R0, #4
0xB0498	0x4C26    LDR	R4, [PC, #152]
0xB049A	0x6824    LDR	R4, [R4, #0]
0xB049C	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 261 :: 		
0xB049E	0xE03F    B	L_end_I2Cx_Write
;__Lib_I2C_1702.c, 262 :: 		
L___Lib_I2C_1702_I2Cx_Write52:
;__Lib_I2C_1702.c, 263 :: 		
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
; timeout start address is: 32 (R8)
; count start address is: 8 (R2)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
0xB04A0	0xF1A80501  SUB	R5, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB04A4	0x46A8    MOV	R8, R5
;__Lib_I2C_1702.c, 264 :: 		
0xB04A6	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Write51
L___Lib_I2C_1702_I2Cx_Write79:
;__Lib_I2C_1702.c, 258 :: 		
;__Lib_I2C_1702.c, 264 :: 		
L___Lib_I2C_1702_I2Cx_Write51:
;__Lib_I2C_1702.c, 265 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0xB04A8	0xE7EA    B	L___Lib_I2C_1702_I2Cx_Write49
L___Lib_I2C_1702_I2Cx_Write50:
;__Lib_I2C_1702.c, 267 :: 		
0xB04AA	0x780C    LDRB	R4, [R1, #0]
0xB04AC	0xF0040408  AND	R4, R4, #8
0xB04B0	0xB2E4    UXTB	R4, R4
0xB04B2	0xB93C    CBNZ	R4, L___Lib_I2C_1702_I2Cx_Write53
;__Lib_I2C_1702.c, 268 :: 		
0xB04B4	0xF2010508  ADDW	R5, R1, #8
0xB04B8	0x183C    ADDS	R4, R7, R0
0xB04BA	0x7824    LDRB	R4, [R4, #0]
0xB04BC	0x702C    STRB	R4, [R5, #0]
0xB04BE	0x1C40    ADDS	R0, R0, #1
0xB04C0	0xB280    UXTH	R0, R0
;__Lib_I2C_1702.c, 269 :: 		
0xB04C2	0xE003    B	L___Lib_I2C_1702_I2Cx_Write54
; buf end address is: 28 (R7)
L___Lib_I2C_1702_I2Cx_Write53:
;__Lib_I2C_1702.c, 270 :: 		
0xB04C4	0x9101    STR	R1, [SP, #4]
0xB04C6	0x4611    MOV	R1, R2
0xB04C8	0x9A01    LDR	R2, [SP, #4]
0xB04CA	0xE007    B	L___Lib_I2C_1702_I2Cx_Write48
L___Lib_I2C_1702_I2Cx_Write54:
;__Lib_I2C_1702.c, 271 :: 		
; buf start address is: 28 (R7)
0xB04CC	0x4615    MOV	R5, R2
; I2C_BASE end address is: 4 (R1)
; buf end address is: 28 (R7)
; count end address is: 8 (R2)
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB04CE	0x463A    MOV	R2, R7
0xB04D0	0x460F    MOV	R7, R1
0xB04D2	0x461E    MOV	R6, R3
0xB04D4	0xE7CB    B	L___Lib_I2C_1702_I2Cx_Write47
L___Lib_I2C_1702_I2Cx_Write80:
;__Lib_I2C_1702.c, 255 :: 		
0xB04D6	0x463A    MOV	R2, R7
0xB04D8	0x4629    MOV	R1, R5
0xB04DA	0x4633    MOV	R3, R6
;__Lib_I2C_1702.c, 271 :: 		
L___Lib_I2C_1702_I2Cx_Write48:
;__Lib_I2C_1702.c, 272 :: 		
; I2C_BASE start address is: 8 (R2)
; count start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB04DC	0x4C1F    LDR	R4, [PC, #124]
; timeout start address is: 20 (R5)
0xB04DE	0x6825    LDR	R5, [R4, #0]
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
; count end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 273 :: 		
L___Lib_I2C_1702_I2Cx_Write55:
; timeout start address is: 20 (R5)
; ctr start address is: 0 (R0)
; END_mode start address is: 12 (R3)
; count start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0xB04E0	0x7814    LDRB	R4, [R2, #0]
0xB04E2	0xF0040480  AND	R4, R4, #128
0xB04E6	0xB2E4    UXTB	R4, R4
0xB04E8	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write56
;__Lib_I2C_1702.c, 274 :: 		
0xB04EA	0x4C1C    LDR	R4, [PC, #112]
0xB04EC	0x6824    LDR	R4, [R4, #0]
0xB04EE	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write81
;__Lib_I2C_1702.c, 275 :: 		
0xB04F0	0xB925    CBNZ	R5, L___Lib_I2C_1702_I2Cx_Write58
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
; count end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 276 :: 		
0xB04F2	0x2004    MOVS	R0, #4
0xB04F4	0x4C0F    LDR	R4, [PC, #60]
0xB04F6	0x6824    LDR	R4, [R4, #0]
0xB04F8	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 277 :: 		
0xB04FA	0xE011    B	L_end_I2Cx_Write
;__Lib_I2C_1702.c, 278 :: 		
L___Lib_I2C_1702_I2Cx_Write58:
;__Lib_I2C_1702.c, 279 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 8 (R2)
; count start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB04FC	0x1E6D    SUBS	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 280 :: 		
0xB04FE	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Write57
L___Lib_I2C_1702_I2Cx_Write81:
;__Lib_I2C_1702.c, 274 :: 		
;__Lib_I2C_1702.c, 280 :: 		
L___Lib_I2C_1702_I2Cx_Write57:
;__Lib_I2C_1702.c, 281 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB0500	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Write55
L___Lib_I2C_1702_I2Cx_Write56:
;__Lib_I2C_1702.c, 283 :: 		
0xB0502	0xB133    CBZ	R3, L___Lib_I2C_1702_I2Cx_Write59
; END_mode end address is: 12 (R3)
;__Lib_I2C_1702.c, 284 :: 		
0xB0504	0x24C3    MOVS	R4, #195
0xB0506	0x7014    STRB	R4, [R2, #0]
;__Lib_I2C_1702.c, 285 :: 		
0xB0508	0xF2020508  ADDW	R5, R2, #8
; I2C_BASE end address is: 8 (R2)
0xB050C	0x2400    MOVS	R4, #0
0xB050E	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 286 :: 		
0xB0510	0xE001    B	L___Lib_I2C_1702_I2Cx_Write60
L___Lib_I2C_1702_I2Cx_Write59:
;__Lib_I2C_1702.c, 288 :: 		
; I2C_BASE start address is: 8 (R2)
0xB0512	0x2445    MOVS	R4, #69
0xB0514	0x7014    STRB	R4, [R2, #0]
; I2C_BASE end address is: 8 (R2)
L___Lib_I2C_1702_I2Cx_Write60:
;__Lib_I2C_1702.c, 290 :: 		
0xB0516	0x4288    CMP	R0, R1
0xB0518	0xD201    BCS	L___Lib_I2C_1702_I2Cx_Write61
; ctr end address is: 0 (R0)
; count end address is: 4 (R1)
;__Lib_I2C_1702.c, 291 :: 		
0xB051A	0x2001    MOVS	R0, #1
0xB051C	0xE000    B	L_end_I2Cx_Write
L___Lib_I2C_1702_I2Cx_Write61:
;__Lib_I2C_1702.c, 293 :: 		
0xB051E	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 294 :: 		
L_end_I2Cx_Write:
0xB0520	0xF8DDE000  LDR	LR, [SP, #0]
0xB0524	0xB002    ADD	SP, SP, #8
0xB0526	0x4770    BX	LR
0xB0528	0x00542000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB052C	0x00582000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB0530	0x00D02000  	_I2C0_Timeout_Ptr+0
0xB0534	0x00CC2000  	_I2Cx_Timeout_Ptr+0
0xB0538	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB053C	0x005C2000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB0540	0x00D42000  	_I2C1_Timeout_Ptr+0
0xB0544	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB0548	0x00602000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB054C	0x00D82000  	_I2C2_Timeout_Ptr+0
0xB0550	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB0554	0x00682000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB0558	0x00DC2000  	_I2C3_Timeout_Ptr+0
0xB055C	0x006C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Write
_I2C1_Write:
;__Lib_I2C_1702.c, 312 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A10	0xB081    SUB	SP, SP, #4
0xB0A12	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 313 :: 		
0xB0A16	0x4C06    LDR	R4, [PC, #24]
0xB0A18	0x6824    LDR	R4, [R4, #0]
0xB0A1A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A1C	0x4613    MOV	R3, R2
0xB0A1E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A20	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A22	0xF7FFFCDB  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0A26	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 314 :: 		
L_end_I2C1_Write:
0xB0A28	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A2C	0xB001    ADD	SP, SP, #4
0xB0A2E	0x4770    BX	LR
0xB0A30	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_1702.c, 315 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A58	0xB081    SUB	SP, SP, #4
0xB0A5A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 316 :: 		
0xB0A5E	0x4C06    LDR	R4, [PC, #24]
0xB0A60	0x6824    LDR	R4, [R4, #0]
0xB0A62	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A64	0x4613    MOV	R3, R2
0xB0A66	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A68	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A6A	0xF7FFFCB7  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0A6E	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 317 :: 		
L_end_I2C2_Write:
0xB0A70	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A74	0xB001    ADD	SP, SP, #4
0xB0A76	0x4770    BX	LR
0xB0A78	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_1702.c, 318 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0B54	0xB081    SUB	SP, SP, #4
0xB0B56	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 319 :: 		
0xB0B5A	0x4C06    LDR	R4, [PC, #24]
0xB0B5C	0x6824    LDR	R4, [R4, #0]
0xB0B5E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0B60	0x4613    MOV	R3, R2
0xB0B62	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0B64	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0B66	0xF7FFFC39  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0B6A	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 320 :: 		
L_end_I2C3_Write:
0xB0B6C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0B70	0xB001    ADD	SP, SP, #4
0xB0B72	0x4770    BX	LR
0xB0B74	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Write
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0xB1784	0xF64617FE  MOVW	R7, #27134
0xB1788	0xF2C00718  MOVT	R7, #24
0xB178C	0xBF00    NOP
0xB178E	0xBF00    NOP
L_Delay_100ms20:
0xB1790	0x1E7F    SUBS	R7, R7, #1
0xB1792	0xD1FD    BNE	L_Delay_100ms20
0xB1794	0xBF00    NOP
0xB1796	0xBF00    NOP
0xB1798	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0xB179A	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_3D_Hall_3_CEC.c, 59 :: 		void applicationTask( )
0xB21C4	0xB081    SUB	SP, SP, #4
0xB21C6	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_CEC.c, 61 :: 		c3dhall3_OUT_XYZ( &axes_xyz[0] );
0xB21CA	0x481E    LDR	R0, [PC, #120]
0xB21CC	0xF7FFFE34  BL	_c3dhall3_OUT_XYZ+0
;Click_3D_Hall_3_CEC.c, 63 :: 		mikrobus_logWrite( " X:", _LOG_TEXT );
0xB21D0	0x481D    LDR	R0, [PC, #116]
0xB21D2	0x2101    MOVS	R1, #1
0xB21D4	0xF7FFFED8  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 64 :: 		IntToStr( axes_xyz[0], text );
0xB21D8	0x481A    LDR	R0, [PC, #104]
0xB21DA	0xF9B00000  LDRSH	R0, [R0, #0]
0xB21DE	0x491B    LDR	R1, [PC, #108]
0xB21E0	0xF7FFFE9A  BL	_IntToStr+0
;Click_3D_Hall_3_CEC.c, 65 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0xB21E4	0x2101    MOVS	R1, #1
0xB21E6	0x4819    LDR	R0, [PC, #100]
0xB21E8	0xF7FFFECE  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 66 :: 		mikrobus_logWrite( " Y:", _LOG_TEXT );
0xB21EC	0x4818    LDR	R0, [PC, #96]
0xB21EE	0x2101    MOVS	R1, #1
0xB21F0	0xF7FFFECA  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 67 :: 		IntToStr( axes_xyz[1], text );
0xB21F4	0x4817    LDR	R0, [PC, #92]
0xB21F6	0xF9B00000  LDRSH	R0, [R0, #0]
0xB21FA	0x4914    LDR	R1, [PC, #80]
0xB21FC	0xF7FFFE8C  BL	_IntToStr+0
;Click_3D_Hall_3_CEC.c, 68 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0xB2200	0x2101    MOVS	R1, #1
0xB2202	0x4812    LDR	R0, [PC, #72]
0xB2204	0xF7FFFEC0  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 69 :: 		mikrobus_logWrite( " Z:", _LOG_TEXT );
0xB2208	0x4813    LDR	R0, [PC, #76]
0xB220A	0x2101    MOVS	R1, #1
0xB220C	0xF7FFFEBC  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 70 :: 		IntToStr( axes_xyz[2], text );
0xB2210	0x4812    LDR	R0, [PC, #72]
0xB2212	0xF9B00000  LDRSH	R0, [R0, #0]
0xB2216	0x490D    LDR	R1, [PC, #52]
0xB2218	0xF7FFFE7E  BL	_IntToStr+0
;Click_3D_Hall_3_CEC.c, 71 :: 		mikrobus_logWrite( text, _LOG_LINE );
0xB221C	0x2102    MOVS	R1, #2
0xB221E	0x480B    LDR	R0, [PC, #44]
0xB2220	0xF7FFFEB2  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 73 :: 		Delay_ms(100);
0xB2224	0xF64617FE  MOVW	R7, #27134
0xB2228	0xF2C00718  MOVT	R7, #24
0xB222C	0xBF00    NOP
0xB222E	0xBF00    NOP
L_applicationTask4:
0xB2230	0x1E7F    SUBS	R7, R7, #1
0xB2232	0xD1FD    BNE	L_applicationTask4
0xB2234	0xBF00    NOP
0xB2236	0xBF00    NOP
0xB2238	0xBF00    NOP
;Click_3D_Hall_3_CEC.c, 74 :: 		}
L_end_applicationTask:
0xB223A	0xF8DDE000  LDR	LR, [SP, #0]
0xB223E	0xB001    ADD	SP, SP, #4
0xB2240	0x4770    BX	LR
0xB2242	0xBF00    NOP
0xB2244	0x00742000  	_axes_xyz+0
0xB2248	0x001D2000  	?lstr3_Click_3D_Hall_3_CEC+0
0xB224C	0x007A2000  	_text+0
0xB2250	0x00212000  	?lstr4_Click_3D_Hall_3_CEC+0
0xB2254	0x00762000  	_axes_xyz+2
0xB2258	0x00252000  	?lstr5_Click_3D_Hall_3_CEC+0
0xB225C	0x00782000  	_axes_xyz+4
; end of _applicationTask
_c3dhall3_OUT_XYZ:
;__c3dhall3_driver.c, 261 :: 		void c3dhall3_OUT_XYZ( int16_t *OUT_XYZ )
; OUT_XYZ start address is: 0 (R0)
0xB1E38	0xB084    SUB	SP, SP, #16
0xB1E3A	0xF8CDE000  STR	LR, [SP, #0]
; OUT_XYZ end address is: 0 (R0)
; OUT_XYZ start address is: 0 (R0)
;__c3dhall3_driver.c, 265 :: 		c3dhall3_readRegisters( 0x68, auxBuffer, 6 );
0xB1E3E	0xA902    ADD	R1, SP, #8
0xB1E40	0x9001    STR	R0, [SP, #4]
0xB1E42	0x2206    MOVS	R2, #6
0xB1E44	0x2068    MOVS	R0, #104
0xB1E46	0xF7FFFCB9  BL	_c3dhall3_readRegisters+0
0xB1E4A	0x9801    LDR	R0, [SP, #4]
;__c3dhall3_driver.c, 267 :: 		OUT_XYZ[0] = auxBuffer[1];
0xB1E4C	0xAC02    ADD	R4, SP, #8
0xB1E4E	0x1C61    ADDS	R1, R4, #1
0xB1E50	0x7809    LDRB	R1, [R1, #0]
0xB1E52	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 268 :: 		OUT_XYZ[0] <<= 8;
0xB1E54	0xF9B01000  LDRSH	R1, [R0, #0]
0xB1E58	0x0209    LSLS	R1, R1, #8
0xB1E5A	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 269 :: 		OUT_XYZ[0] |= auxBuffer[0];
0xB1E5C	0x7822    LDRB	R2, [R4, #0]
0xB1E5E	0xF9B01000  LDRSH	R1, [R0, #0]
0xB1E62	0x4311    ORRS	R1, R2
0xB1E64	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 271 :: 		OUT_XYZ[1] = auxBuffer[3];
0xB1E66	0x1C82    ADDS	R2, R0, #2
0xB1E68	0x1CE1    ADDS	R1, R4, #3
0xB1E6A	0x7809    LDRB	R1, [R1, #0]
0xB1E6C	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 272 :: 		OUT_XYZ[1] <<= 8;
0xB1E6E	0x1C82    ADDS	R2, R0, #2
0xB1E70	0xF9B21000  LDRSH	R1, [R2, #0]
0xB1E74	0x0209    LSLS	R1, R1, #8
0xB1E76	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 273 :: 		OUT_XYZ[1] |= auxBuffer[2];
0xB1E78	0x1C83    ADDS	R3, R0, #2
0xB1E7A	0x1CA1    ADDS	R1, R4, #2
0xB1E7C	0x780A    LDRB	R2, [R1, #0]
0xB1E7E	0xF9B31000  LDRSH	R1, [R3, #0]
0xB1E82	0x4311    ORRS	R1, R2
0xB1E84	0x8019    STRH	R1, [R3, #0]
;__c3dhall3_driver.c, 275 :: 		OUT_XYZ[2] = auxBuffer[5];
0xB1E86	0x1D02    ADDS	R2, R0, #4
0xB1E88	0x1D61    ADDS	R1, R4, #5
0xB1E8A	0x7809    LDRB	R1, [R1, #0]
0xB1E8C	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 276 :: 		OUT_XYZ[2] <<= 8;
0xB1E8E	0x1D02    ADDS	R2, R0, #4
0xB1E90	0xF9B21000  LDRSH	R1, [R2, #0]
0xB1E94	0x0209    LSLS	R1, R1, #8
0xB1E96	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 277 :: 		OUT_XYZ[2] |= auxBuffer[4];
0xB1E98	0x1D03    ADDS	R3, R0, #4
; OUT_XYZ end address is: 0 (R0)
0xB1E9A	0x1D21    ADDS	R1, R4, #4
0xB1E9C	0x780A    LDRB	R2, [R1, #0]
0xB1E9E	0xF9B31000  LDRSH	R1, [R3, #0]
0xB1EA2	0x4311    ORRS	R1, R2
0xB1EA4	0x8019    STRH	R1, [R3, #0]
;__c3dhall3_driver.c, 278 :: 		}
L_end_c3dhall3_OUT_XYZ:
0xB1EA6	0xF8DDE000  LDR	LR, [SP, #0]
0xB1EAA	0xB004    ADD	SP, SP, #16
0xB1EAC	0x4770    BX	LR
; end of _c3dhall3_OUT_XYZ
_c3dhall3_readRegisters:
;__c3dhall3_driver.c, 137 :: 		void c3dhall3_readRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerAddress start address is: 0 (R0)
0xB17BC	0xB084    SUB	SP, SP, #16
0xB17BE	0xF8CDE000  STR	LR, [SP, #0]
0xB17C2	0x9102    STR	R1, [SP, #8]
0xB17C4	0xF88D200C  STRB	R2, [SP, #12]
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
;__c3dhall3_driver.c, 139 :: 		if (c3dhall3_communicationType == 0)
0xB17C8	0x4B25    LDR	R3, [PC, #148]
0xB17CA	0x781B    LDRB	R3, [R3, #0]
0xB17CC	0xBB03    CBNZ	R3, L_c3dhall3_readRegisters6
;__c3dhall3_driver.c, 145 :: 		spi_auxBufferIn[0] = registerAddress;
0xB17CE	0xAC01    ADD	R4, SP, #4
0xB17D0	0x7020    STRB	R0, [R4, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 146 :: 		spi_auxBufferIn[0] |= 0x80;
0xB17D2	0x7823    LDRB	R3, [R4, #0]
0xB17D4	0xF0430380  ORR	R3, R3, #128
0xB17D8	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 148 :: 		hal_gpio_rstSet(1);
0xB17DA	0x2001    MOVS	R0, #1
0xB17DC	0x4C21    LDR	R4, [PC, #132]
0xB17DE	0x6824    LDR	R4, [R4, #0]
0xB17E0	0x47A0    BLX	R4
;__c3dhall3_driver.c, 149 :: 		hal_gpio_csSet(0);
0xB17E2	0x2000    MOVS	R0, #0
0xB17E4	0x4C20    LDR	R4, [PC, #128]
0xB17E6	0x6824    LDR	R4, [R4, #0]
0xB17E8	0x47A0    BLX	R4
;__c3dhall3_driver.c, 150 :: 		hal_spiWrite( spi_auxBufferIn, 1 );
0xB17EA	0xAB01    ADD	R3, SP, #4
0xB17EC	0x2101    MOVS	R1, #1
0xB17EE	0x4618    MOV	R0, R3
0xB17F0	0xF7FFFB04  BL	__c3dhall3_driver_hal_spiWrite+0
;__c3dhall3_driver.c, 151 :: 		hal_gpio_rstSet(0);
0xB17F4	0x2000    MOVS	R0, #0
0xB17F6	0x4C1B    LDR	R4, [PC, #108]
0xB17F8	0x6824    LDR	R4, [R4, #0]
0xB17FA	0x47A0    BLX	R4
;__c3dhall3_driver.c, 152 :: 		hal_spiRead( registerBuffer, nRegisters );
0xB17FC	0xF89D100C  LDRB	R1, [SP, #12]
0xB1800	0x9802    LDR	R0, [SP, #8]
0xB1802	0xF7FFFB29  BL	__c3dhall3_driver_hal_spiRead+0
;__c3dhall3_driver.c, 153 :: 		hal_gpio_csSet(1);
0xB1806	0x2001    MOVS	R0, #1
0xB1808	0x4C17    LDR	R4, [PC, #92]
0xB180A	0x6824    LDR	R4, [R4, #0]
0xB180C	0x47A0    BLX	R4
;__c3dhall3_driver.c, 155 :: 		}
0xB180E	0xE022    B	L_c3dhall3_readRegisters7
L_c3dhall3_readRegisters6:
;__c3dhall3_driver.c, 156 :: 		else if (c3dhall3_communicationType == 1)
; registerAddress start address is: 0 (R0)
0xB1810	0x4B13    LDR	R3, [PC, #76]
0xB1812	0x781B    LDRB	R3, [R3, #0]
0xB1814	0x2B01    CMP	R3, #1
0xB1816	0xD11E    BNE	L_c3dhall3_readRegisters8
;__c3dhall3_driver.c, 160 :: 		i2c_regAddr = registerAddress;
0xB1818	0xF88D0005  STRB	R0, [SP, #5]
;__c3dhall3_driver.c, 161 :: 		i2c_regAddr |= 0x80;
0xB181C	0xF0400380  ORR	R3, R0, #128
; registerAddress end address is: 0 (R0)
0xB1820	0xF88D3005  STRB	R3, [SP, #5]
;__c3dhall3_driver.c, 163 :: 		hal_gpio_csSet(1);
0xB1824	0x2001    MOVS	R0, #1
0xB1826	0x4C10    LDR	R4, [PC, #64]
0xB1828	0x6824    LDR	R4, [R4, #0]
0xB182A	0x47A0    BLX	R4
;__c3dhall3_driver.c, 165 :: 		hal_i2cStart( );
0xB182C	0xF7FFFB58  BL	__c3dhall3_driver_hal_i2cStart+0
;__c3dhall3_driver.c, 166 :: 		hal_i2cWrite( _slaveAddress, &i2c_regAddr, 1, END_MODE_RESTART );
0xB1830	0xF10D0405  ADD	R4, SP, #5
0xB1834	0x4B0D    LDR	R3, [PC, #52]
0xB1836	0x781B    LDRB	R3, [R3, #0]
0xB1838	0x2201    MOVS	R2, #1
0xB183A	0x4621    MOV	R1, R4
0xB183C	0xB2D8    UXTB	R0, R3
0xB183E	0x2300    MOVS	R3, #0
0xB1840	0xF7FFFB28  BL	__c3dhall3_driver_hal_i2cWrite+0
;__c3dhall3_driver.c, 167 :: 		hal_i2cRead( _slaveAddress, registerBuffer, nRegisters, END_MODE_STOP );
0xB1844	0x4B09    LDR	R3, [PC, #36]
0xB1846	0x781B    LDRB	R3, [R3, #0]
0xB1848	0xF89D200C  LDRB	R2, [SP, #12]
0xB184C	0x9902    LDR	R1, [SP, #8]
0xB184E	0xB2D8    UXTB	R0, R3
0xB1850	0x2301    MOVS	R3, #1
0xB1852	0xF7FFFB33  BL	__c3dhall3_driver_hal_i2cRead+0
;__c3dhall3_driver.c, 168 :: 		}
L_c3dhall3_readRegisters8:
L_c3dhall3_readRegisters7:
;__c3dhall3_driver.c, 169 :: 		}
L_end_c3dhall3_readRegisters:
0xB1856	0xF8DDE000  LDR	LR, [SP, #0]
0xB185A	0xB004    ADD	SP, SP, #16
0xB185C	0x4770    BX	LR
0xB185E	0xBF00    NOP
0xB1860	0x004A2000  	__c3dhall3_driver_c3dhall3_communicationType+0
0xB1864	0x00BC2000  	__c3dhall3_driver_hal_gpio_rstSet+0
0xB1868	0x00AC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0xB186C	0x00492000  	__c3dhall3_driver__slaveAddress+0
; end of _c3dhall3_readRegisters
__c3dhall3_driver_hal_spiRead:
;__hal_cec.c, 48 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; pBuf start address is: 0 (R0)
0xB0E58	0xB083    SUB	SP, SP, #12
0xB0E5A	0xF8CDE000  STR	LR, [SP, #0]
0xB0E5E	0xF8AD1008  STRH	R1, [SP, #8]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__hal_cec.c, 50 :: 		uint8_t *ptr = pBuf;
0xB0E62	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__hal_cec.c, 51 :: 		while( nBytes-- )
L___c3dhall3_driver_hal_spiRead2:
0xB0E64	0xF8BD3008  LDRH	R3, [SP, #8]
0xB0E68	0xF8BD2008  LDRH	R2, [SP, #8]
0xB0E6C	0x1E52    SUBS	R2, R2, #1
0xB0E6E	0xF8AD2008  STRH	R2, [SP, #8]
0xB0E72	0xB14B    CBZ	R3, L___c3dhall3_driver_hal_spiRead3
;__hal_cec.c, 52 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0xB0E74	0x2000    MOVS	R0, #0
0xB0E76	0x4C06    LDR	R4, [PC, #24]
0xB0E78	0x6824    LDR	R4, [R4, #0]
0xB0E7A	0x47A0    BLX	R4
0xB0E7C	0x9A01    LDR	R2, [SP, #4]
0xB0E7E	0x7010    STRB	R0, [R2, #0]
0xB0E80	0x9A01    LDR	R2, [SP, #4]
0xB0E82	0x1C52    ADDS	R2, R2, #1
0xB0E84	0x9201    STR	R2, [SP, #4]
0xB0E86	0xE7ED    B	L___c3dhall3_driver_hal_spiRead2
L___c3dhall3_driver_hal_spiRead3:
;__hal_cec.c, 53 :: 		}
L_end_hal_spiRead:
0xB0E88	0xF8DDE000  LDR	LR, [SP, #0]
0xB0E8C	0xB003    ADD	SP, SP, #12
0xB0E8E	0x4770    BX	LR
0xB0E90	0x00B42000  	__c3dhall3_driver_fp_spiRead+0
; end of __c3dhall3_driver_hal_spiRead
__c3dhall3_driver_hal_i2cRead:
;__hal_cec.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0xB0EBC	0xB082    SUB	SP, SP, #8
0xB0EBE	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_cec.c, 108 :: 		int res = 0;
0xB0EC2	0xF2400400  MOVW	R4, #0
0xB0EC6	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0xB0ECA	0x4C04    LDR	R4, [PC, #16]
0xB0ECC	0x6824    LDR	R4, [R4, #0]
0xB0ECE	0x47A0    BLX	R4
;__hal_cec.c, 111 :: 		return res;
0xB0ED0	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_cec.c, 112 :: 		}
L_end_hal_i2cRead:
0xB0ED4	0xF8DDE000  LDR	LR, [SP, #0]
0xB0ED8	0xB002    ADD	SP, SP, #8
0xB0EDA	0x4770    BX	LR
0xB0EDC	0x00B02000  	__c3dhall3_driver_fp_i2cRead+0
; end of __c3dhall3_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_1702.c, 296 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0CAC	0xB081    SUB	SP, SP, #4
0xB0CAE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 297 :: 		
0xB0CB2	0x4C06    LDR	R4, [PC, #24]
0xB0CB4	0x6824    LDR	R4, [R4, #0]
0xB0CB6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0CB8	0x4613    MOV	R3, R2
0xB0CBA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0CBC	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0CBE	0xF7FFFCDF  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB0CC2	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 298 :: 		
L_end_I2C0_Read:
0xB0CC4	0xF8DDE000  LDR	LR, [SP, #0]
0xB0CC8	0xB001    ADD	SP, SP, #4
0xB0CCA	0x4770    BX	LR
0xB0CCC	0x00542000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Read
__Lib_I2C_1702_I2Cx_Read:
;__Lib_I2C_1702.c, 96 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0680	0xB082    SUB	SP, SP, #8
0xB0682	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 16 (R4)
0xB0686	0x9C02    LDR	R4, [SP, #8]
; END_mode end address is: 16 (R4)
;__Lib_I2C_1702.c, 98 :: 		
; ctr start address is: 24 (R6)
0xB0688	0xF2400600  MOVW	R6, #0
;__Lib_I2C_1702.c, 99 :: 		
; first start address is: 28 (R7)
0xB068C	0x2701    MOVS	R7, #1
;__Lib_I2C_1702.c, 100 :: 		
; timeout start address is: 20 (R5)
0xB068E	0xF04F0500  MOV	R5, #0
;__Lib_I2C_1702.c, 103 :: 		
0xB0692	0x4C5F    LDR	R4, [PC, #380]
0xB0694	0x6824    LDR	R4, [R4, #0]
0xB0696	0x42A1    CMP	R1, R4
0xB0698	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read0
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 104 :: 		
0xB069A	0x4C5E    LDR	R4, [PC, #376]
; timeout start address is: 32 (R8)
0xB069C	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 105 :: 		
0xB06A0	0x4C5D    LDR	R4, [PC, #372]
0xB06A2	0x6825    LDR	R5, [R4, #0]
0xB06A4	0x4C5D    LDR	R4, [PC, #372]
0xB06A6	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 106 :: 		
0xB06A8	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB06AA	0xE028    B	L___Lib_I2C_1702_I2Cx_Read1
L___Lib_I2C_1702_I2Cx_Read0:
;__Lib_I2C_1702.c, 107 :: 		
; timeout start address is: 20 (R5)
0xB06AC	0x4C5C    LDR	R4, [PC, #368]
0xB06AE	0x6824    LDR	R4, [R4, #0]
0xB06B0	0x42A1    CMP	R1, R4
0xB06B2	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read2
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 108 :: 		
0xB06B4	0x4C5B    LDR	R4, [PC, #364]
; timeout start address is: 32 (R8)
0xB06B6	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 109 :: 		
0xB06BA	0x4C5B    LDR	R4, [PC, #364]
0xB06BC	0x6825    LDR	R5, [R4, #0]
0xB06BE	0x4C57    LDR	R4, [PC, #348]
0xB06C0	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 110 :: 		
0xB06C2	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB06C4	0xE01B    B	L___Lib_I2C_1702_I2Cx_Read3
L___Lib_I2C_1702_I2Cx_Read2:
;__Lib_I2C_1702.c, 111 :: 		
; timeout start address is: 20 (R5)
0xB06C6	0x4C59    LDR	R4, [PC, #356]
0xB06C8	0x6824    LDR	R4, [R4, #0]
0xB06CA	0x42A1    CMP	R1, R4
0xB06CC	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read4
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 112 :: 		
0xB06CE	0x4C58    LDR	R4, [PC, #352]
; timeout start address is: 32 (R8)
0xB06D0	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 113 :: 		
0xB06D4	0x4C57    LDR	R4, [PC, #348]
0xB06D6	0x6825    LDR	R5, [R4, #0]
0xB06D8	0x4C50    LDR	R4, [PC, #320]
0xB06DA	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 114 :: 		
0xB06DC	0x4644    MOV	R4, R8
; timeout end address is: 32 (R8)
0xB06DE	0xE00D    B	L___Lib_I2C_1702_I2Cx_Read5
L___Lib_I2C_1702_I2Cx_Read4:
;__Lib_I2C_1702.c, 115 :: 		
; timeout start address is: 20 (R5)
0xB06E0	0x4C55    LDR	R4, [PC, #340]
0xB06E2	0x6824    LDR	R4, [R4, #0]
0xB06E4	0x42A1    CMP	R1, R4
0xB06E6	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read71
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 116 :: 		
0xB06E8	0x4C54    LDR	R4, [PC, #336]
; timeout start address is: 32 (R8)
0xB06EA	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 117 :: 		
0xB06EE	0x4C54    LDR	R4, [PC, #336]
0xB06F0	0x6825    LDR	R5, [R4, #0]
0xB06F2	0x4C4A    LDR	R4, [PC, #296]
0xB06F4	0x6025    STR	R5, [R4, #0]
; timeout end address is: 32 (R8)
0xB06F6	0x4644    MOV	R4, R8
;__Lib_I2C_1702.c, 118 :: 		
0xB06F8	0xE000    B	L___Lib_I2C_1702_I2Cx_Read6
L___Lib_I2C_1702_I2Cx_Read71:
;__Lib_I2C_1702.c, 115 :: 		
0xB06FA	0x462C    MOV	R4, R5
;__Lib_I2C_1702.c, 118 :: 		
L___Lib_I2C_1702_I2Cx_Read6:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Read5:
; timeout start address is: 16 (R4)
0xB06FC	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Read3:
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Read1:
;__Lib_I2C_1702.c, 120 :: 		
; timeout start address is: 20 (R5)
0xB06FE	0x4C51    LDR	R4, [PC, #324]
0xB0700	0x6025    STR	R5, [R4, #0]
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 122 :: 		
0xB0702	0xF2010508  ADDW	R5, R1, #8
0xB0706	0x0044    LSLS	R4, R0, #1
0xB0708	0xB2A4    UXTH	R4, R4
; slave_address end address is: 0 (R0)
0xB070A	0xF0440401  ORR	R4, R4, #1
0xB070E	0x702C    STRB	R4, [R5, #0]
; I2C_BASE end address is: 4 (R1)
; count end address is: 12 (R3)
; first end address is: 28 (R7)
; buf end address is: 8 (R2)
; ctr end address is: 24 (R6)
0xB0710	0x4608    MOV	R0, R1
0xB0712	0xB2B5    UXTH	R5, R6
0xB0714	0x461E    MOV	R6, R3
0xB0716	0xB2FB    UXTB	R3, R7
;__Lib_I2C_1702.c, 123 :: 		
L___Lib_I2C_1702_I2Cx_Read7:
;__Lib_I2C_1702.c, 124 :: 		
; first start address is: 12 (R3)
; ctr start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB0718	0x4C4A    LDR	R4, [PC, #296]
; timeout start address is: 4 (R1)
0xB071A	0x6821    LDR	R1, [R4, #0]
; count end address is: 24 (R6)
; timeout end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
0xB071C	0x9101    STR	R1, [SP, #4]
0xB071E	0x4631    MOV	R1, R6
0xB0720	0xB2AE    UXTH	R6, R5
0xB0722	0x9D01    LDR	R5, [SP, #4]
;__Lib_I2C_1702.c, 125 :: 		
L___Lib_I2C_1702_I2Cx_Read9:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 4 (R1)
; ctr start address is: 24 (R6)
; first start address is: 12 (R3)
0xB0724	0x7804    LDRB	R4, [R0, #0]
0xB0726	0xF0040480  AND	R4, R4, #128
0xB072A	0xB2E4    UXTB	R4, R4
0xB072C	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read10
;__Lib_I2C_1702.c, 126 :: 		
0xB072E	0x4C45    LDR	R4, [PC, #276]
0xB0730	0x6824    LDR	R4, [R4, #0]
0xB0732	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read72
;__Lib_I2C_1702.c, 127 :: 		
0xB0734	0xB925    CBNZ	R5, L___Lib_I2C_1702_I2Cx_Read12
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 4 (R1)
; ctr end address is: 24 (R6)
; timeout end address is: 20 (R5)
; first end address is: 12 (R3)
;__Lib_I2C_1702.c, 128 :: 		
0xB0736	0x2003    MOVS	R0, #3
0xB0738	0x4C38    LDR	R4, [PC, #224]
0xB073A	0x6824    LDR	R4, [R4, #0]
0xB073C	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 129 :: 		
0xB073E	0xE062    B	L_end_I2Cx_Read
;__Lib_I2C_1702.c, 130 :: 		
L___Lib_I2C_1702_I2Cx_Read12:
;__Lib_I2C_1702.c, 131 :: 		
; first start address is: 12 (R3)
; timeout start address is: 20 (R5)
; ctr start address is: 24 (R6)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB0740	0x1E6D    SUBS	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 132 :: 		
0xB0742	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read11
L___Lib_I2C_1702_I2Cx_Read72:
;__Lib_I2C_1702.c, 126 :: 		
;__Lib_I2C_1702.c, 132 :: 		
L___Lib_I2C_1702_I2Cx_Read11:
;__Lib_I2C_1702.c, 133 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB0744	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Read9
L___Lib_I2C_1702_I2Cx_Read10:
;__Lib_I2C_1702.c, 135 :: 		
0xB0746	0x7804    LDRB	R4, [R0, #0]
0xB0748	0xF0040408  AND	R4, R4, #8
0xB074C	0xB2E4    UXTB	R4, R4
0xB074E	0xB98C    CBNZ	R4, L___Lib_I2C_1702_I2Cx_Read70
0xB0750	0x1CB4    ADDS	R4, R6, #2
0xB0752	0xB2A4    UXTH	R4, R4
0xB0754	0x428C    CMP	R4, R1
0xB0756	0xD20D    BCS	L___Lib_I2C_1702_I2Cx_Read69
L___Lib_I2C_1702_I2Cx_Read68:
;__Lib_I2C_1702.c, 136 :: 		
0xB0758	0x1995    ADDS	R5, R2, R6
0xB075A	0xF2000408  ADDW	R4, R0, #8
0xB075E	0x7824    LDRB	R4, [R4, #0]
0xB0760	0x702C    STRB	R4, [R5, #0]
0xB0762	0x1C75    ADDS	R5, R6, #1
0xB0764	0xB2AD    UXTH	R5, R5
; ctr end address is: 24 (R6)
; ctr start address is: 20 (R5)
;__Lib_I2C_1702.c, 137 :: 		
0xB0766	0xB123    CBZ	R3, L___Lib_I2C_1702_I2Cx_Read73
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
;__Lib_I2C_1702.c, 138 :: 		
; first start address is: 16 (R4)
0xB0768	0x2400    MOVS	R4, #0
;__Lib_I2C_1702.c, 139 :: 		
; ctr start address is: 12 (R3)
0xB076A	0x2300    MOVS	R3, #0
; first end address is: 16 (R4)
; ctr end address is: 12 (R3)
0xB076C	0xB29D    UXTH	R5, R3
0xB076E	0xB2E3    UXTB	R3, R4
;__Lib_I2C_1702.c, 140 :: 		
0xB0770	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read16
L___Lib_I2C_1702_I2Cx_Read73:
;__Lib_I2C_1702.c, 137 :: 		
;__Lib_I2C_1702.c, 140 :: 		
L___Lib_I2C_1702_I2Cx_Read16:
;__Lib_I2C_1702.c, 141 :: 		
; ctr start address is: 20 (R5)
; first start address is: 12 (R3)
0xB0772	0xE046    B	L___Lib_I2C_1702_I2Cx_Read17
; ctr end address is: 20 (R5)
;__Lib_I2C_1702.c, 135 :: 		
L___Lib_I2C_1702_I2Cx_Read70:
; ctr start address is: 24 (R6)
L___Lib_I2C_1702_I2Cx_Read69:
;__Lib_I2C_1702.c, 142 :: 		
0xB0774	0x7804    LDRB	R4, [R0, #0]
0xB0776	0xF0040408  AND	R4, R4, #8
0xB077A	0xB2E4    UXTB	R4, R4
0xB077C	0x2C00    CMP	R4, #0
0xB077E	0xD138    BNE	L___Lib_I2C_1702_I2Cx_Read18
;__Lib_I2C_1702.c, 143 :: 		
0xB0780	0x2902    CMP	R1, #2
0xB0782	0xD002    BEQ	L___Lib_I2C_1702_I2Cx_Read19
;__Lib_I2C_1702.c, 144 :: 		
0xB0784	0x2440    MOVS	R4, #64
0xB0786	0x7004    STRB	R4, [R0, #0]
0xB0788	0xE002    B	L___Lib_I2C_1702_I2Cx_Read20
L___Lib_I2C_1702_I2Cx_Read19:
;__Lib_I2C_1702.c, 145 :: 		
0xB078A	0xB90B    CBNZ	R3, L___Lib_I2C_1702_I2Cx_Read21
;__Lib_I2C_1702.c, 146 :: 		
0xB078C	0x2440    MOVS	R4, #64
0xB078E	0x7004    STRB	R4, [R0, #0]
L___Lib_I2C_1702_I2Cx_Read21:
L___Lib_I2C_1702_I2Cx_Read20:
;__Lib_I2C_1702.c, 147 :: 		
0xB0790	0x1995    ADDS	R5, R2, R6
0xB0792	0xF2000408  ADDW	R4, R0, #8
0xB0796	0x7824    LDRB	R4, [R4, #0]
0xB0798	0x702C    STRB	R4, [R5, #0]
0xB079A	0x1C74    ADDS	R4, R6, #1
; ctr end address is: 24 (R6)
; ctr start address is: 16 (R4)
;__Lib_I2C_1702.c, 148 :: 		
0xB079C	0xB13B    CBZ	R3, L___Lib_I2C_1702_I2Cx_Read74
; ctr end address is: 16 (R4)
;__Lib_I2C_1702.c, 149 :: 		
0xB079E	0x2300    MOVS	R3, #0
;__Lib_I2C_1702.c, 150 :: 		
; ctr start address is: 20 (R5)
0xB07A0	0x2500    MOVS	R5, #0
;__Lib_I2C_1702.c, 151 :: 		
0xB07A2	0x2902    CMP	R1, #2
0xB07A4	0xD101    BNE	L___Lib_I2C_1702_I2Cx_Read23
;__Lib_I2C_1702.c, 152 :: 		
; count end address is: 4 (R1)
; first end address is: 12 (R3)
0xB07A6	0x460E    MOV	R6, R1
0xB07A8	0xE7B6    B	L___Lib_I2C_1702_I2Cx_Read7
L___Lib_I2C_1702_I2Cx_Read23:
;__Lib_I2C_1702.c, 153 :: 		
0xB07AA	0xB2A9    UXTH	R1, R5
0xB07AC	0xE000    B	L___Lib_I2C_1702_I2Cx_Read22
; ctr end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Read74:
;__Lib_I2C_1702.c, 148 :: 		
0xB07AE	0xB2A1    UXTH	R1, R4
;__Lib_I2C_1702.c, 153 :: 		
L___Lib_I2C_1702_I2Cx_Read22:
;__Lib_I2C_1702.c, 154 :: 		
; ctr start address is: 4 (R1)
0xB07B0	0x4C24    LDR	R4, [PC, #144]
; timeout start address is: 12 (R3)
0xB07B2	0x6823    LDR	R3, [R4, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; ctr end address is: 4 (R1)
; timeout end address is: 12 (R3)
0xB07B4	0xF8AD1004  STRH	R1, [SP, #4]
0xB07B8	0x4611    MOV	R1, R2
0xB07BA	0x4602    MOV	R2, R0
0xB07BC	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_I2C_1702.c, 155 :: 		
L___Lib_I2C_1702_I2Cx_Read24:
; timeout start address is: 12 (R3)
; ctr start address is: 0 (R0)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0xB07C0	0x7814    LDRB	R4, [R2, #0]
0xB07C2	0xF0040480  AND	R4, R4, #128
0xB07C6	0xB2E4    UXTB	R4, R4
0xB07C8	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read25
;__Lib_I2C_1702.c, 156 :: 		
0xB07CA	0x4C1E    LDR	R4, [PC, #120]
0xB07CC	0x6824    LDR	R4, [R4, #0]
0xB07CE	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read75
;__Lib_I2C_1702.c, 157 :: 		
0xB07D0	0xB923    CBNZ	R3, L___Lib_I2C_1702_I2Cx_Read27
; ctr end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C_1702.c, 158 :: 		
0xB07D2	0x2003    MOVS	R0, #3
0xB07D4	0x4C11    LDR	R4, [PC, #68]
0xB07D6	0x6824    LDR	R4, [R4, #0]
0xB07D8	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 159 :: 		
0xB07DA	0xE014    B	L_end_I2Cx_Read
;__Lib_I2C_1702.c, 160 :: 		
L___Lib_I2C_1702_I2Cx_Read27:
;__Lib_I2C_1702.c, 161 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
; ctr start address is: 0 (R0)
0xB07DC	0x1E5B    SUBS	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C_1702.c, 162 :: 		
0xB07DE	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read26
L___Lib_I2C_1702_I2Cx_Read75:
;__Lib_I2C_1702.c, 156 :: 		
;__Lib_I2C_1702.c, 162 :: 		
L___Lib_I2C_1702_I2Cx_Read26:
;__Lib_I2C_1702.c, 163 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0xB07E0	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Read24
L___Lib_I2C_1702_I2Cx_Read25:
;__Lib_I2C_1702.c, 165 :: 		
0xB07E2	0x24C3    MOVS	R4, #195
0xB07E4	0x7014    STRB	R4, [R2, #0]
;__Lib_I2C_1702.c, 166 :: 		
0xB07E6	0x180D    ADDS	R5, R1, R0
; ctr end address is: 0 (R0)
; buf end address is: 4 (R1)
0xB07E8	0xF2020408  ADDW	R4, R2, #8
; I2C_BASE end address is: 8 (R2)
0xB07EC	0x7824    LDRB	R4, [R4, #0]
0xB07EE	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 167 :: 		
0xB07F0	0xE009    B	L___Lib_I2C_1702_I2Cx_Read8
;__Lib_I2C_1702.c, 168 :: 		
L___Lib_I2C_1702_I2Cx_Read18:
;__Lib_I2C_1702.c, 170 :: 		
; ctr start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB07F2	0x24C3    MOVS	R4, #195
0xB07F4	0x7004    STRB	R4, [R0, #0]
;__Lib_I2C_1702.c, 171 :: 		
0xB07F6	0x1995    ADDS	R5, R2, R6
; buf end address is: 8 (R2)
; ctr end address is: 24 (R6)
0xB07F8	0xF2000408  ADDW	R4, R0, #8
; I2C_BASE end address is: 0 (R0)
0xB07FC	0x7824    LDRB	R4, [R4, #0]
0xB07FE	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 172 :: 		
0xB0800	0xE001    B	L___Lib_I2C_1702_I2Cx_Read8
;__Lib_I2C_1702.c, 173 :: 		
L___Lib_I2C_1702_I2Cx_Read17:
;__Lib_I2C_1702.c, 174 :: 		
; ctr start address is: 20 (R5)
; first start address is: 12 (R3)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 4 (R1)
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
0xB0802	0x460E    MOV	R6, R1
0xB0804	0xE788    B	L___Lib_I2C_1702_I2Cx_Read7
L___Lib_I2C_1702_I2Cx_Read8:
;__Lib_I2C_1702.c, 176 :: 		
L_end_I2Cx_Read:
0xB0806	0xF8DDE000  LDR	LR, [SP, #0]
0xB080A	0xB002    ADD	SP, SP, #8
0xB080C	0x4770    BX	LR
0xB080E	0xBF00    NOP
0xB0810	0x00542000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB0814	0x00582000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB0818	0x00D02000  	_I2C0_Timeout_Ptr+0
0xB081C	0x00CC2000  	_I2Cx_Timeout_Ptr+0
0xB0820	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB0824	0x005C2000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB0828	0x00D42000  	_I2C1_Timeout_Ptr+0
0xB082C	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB0830	0x00602000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB0834	0x00D82000  	_I2C2_Timeout_Ptr+0
0xB0838	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB083C	0x00682000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB0840	0x00DC2000  	_I2C3_Timeout_Ptr+0
0xB0844	0x006C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Read
_I2C1_Read:
;__Lib_I2C_1702.c, 299 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB09A4	0xB081    SUB	SP, SP, #4
0xB09A6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 300 :: 		
0xB09AA	0x4C06    LDR	R4, [PC, #24]
0xB09AC	0x6824    LDR	R4, [R4, #0]
0xB09AE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB09B0	0x4613    MOV	R3, R2
0xB09B2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB09B4	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB09B6	0xF7FFFE63  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB09BA	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 301 :: 		
L_end_I2C1_Read:
0xB09BC	0xF8DDE000  LDR	LR, [SP, #0]
0xB09C0	0xB001    ADD	SP, SP, #4
0xB09C2	0x4770    BX	LR
0xB09C4	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_1702.c, 302 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0964	0xB081    SUB	SP, SP, #4
0xB0966	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 303 :: 		
0xB096A	0x4C06    LDR	R4, [PC, #24]
0xB096C	0x6824    LDR	R4, [R4, #0]
0xB096E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0970	0x4613    MOV	R3, R2
0xB0972	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0974	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0976	0xF7FFFE83  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB097A	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 304 :: 		
L_end_I2C2_Read:
0xB097C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0980	0xB001    ADD	SP, SP, #4
0xB0982	0x4770    BX	LR
0xB0984	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_1702.c, 305 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0914	0xB081    SUB	SP, SP, #4
0xB0916	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 306 :: 		
0xB091A	0x4C06    LDR	R4, [PC, #24]
0xB091C	0x6824    LDR	R4, [R4, #0]
0xB091E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0920	0x4613    MOV	R3, R2
0xB0922	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0924	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0926	0xF7FFFEAB  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB092A	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 307 :: 		
L_end_I2C3_Read:
0xB092C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0930	0xB001    ADD	SP, SP, #4
0xB0932	0x4770    BX	LR
0xB0934	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Read
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0xB1F18	0xB081    SUB	SP, SP, #4
0xB1F1A	0xF8CDE000  STR	LR, [SP, #0]
0xB1F1E	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0xB1F20	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0xB1F22	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0xB1F24	0x2800    CMP	R0, #0
0xB1F26	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0xB1F28	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0xB1F2A	0x4240    RSBS	R0, R0, #0
0xB1F2C	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0xB1F2E	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0xB1F30	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0xB1F32	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0xB1F34	0xB298    UXTH	R0, R3
0xB1F36	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0xB1F38	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0xB1F3A	0xF7FFFE0F  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0xB1F3E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0xB1F40	0x4634    MOV	R4, R6
0xB1F42	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0xB1F44	0x2900    CMP	R1, #0
0xB1F46	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0xB1F48	0x1863    ADDS	R3, R4, R1
0xB1F4A	0x1E4A    SUBS	R2, R1, #1
0xB1F4C	0xB292    UXTH	R2, R2
0xB1F4E	0x18A2    ADDS	R2, R4, R2
0xB1F50	0x7812    LDRB	R2, [R2, #0]
0xB1F52	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0xB1F54	0x1E49    SUBS	R1, R1, #1
0xB1F56	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0xB1F58	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0xB1F5A	0x2220    MOVS	R2, #32
0xB1F5C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0xB1F5E	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0xB1F60	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0xB1F62	0xB281    UXTH	R1, R0
0xB1F64	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0xB1F66	0x1842    ADDS	R2, R0, R1
0xB1F68	0x7812    LDRB	R2, [R2, #0]
0xB1F6A	0x2A20    CMP	R2, #32
0xB1F6C	0xD102    BNE	L_IntToStr42
0xB1F6E	0x1C49    ADDS	R1, R1, #1
0xB1F70	0xB289    UXTH	R1, R1
0xB1F72	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0xB1F74	0x1E4A    SUBS	R2, R1, #1
0xB1F76	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0xB1F78	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0xB1F7A	0x222D    MOVS	R2, #45
0xB1F7C	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0xB1F7E	0xF8DDE000  LDR	LR, [SP, #0]
0xB1F82	0xB001    ADD	SP, SP, #4
0xB1F84	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0xB1B5C	0xB081    SUB	SP, SP, #4
0xB1B5E	0x460A    MOV	R2, R1
0xB1B60	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0xB1B62	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0xB1B64	0xB28D    UXTH	R5, R1
0xB1B66	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0xB1B68	0x2805    CMP	R0, #5
0xB1B6A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0xB1B6C	0x180B    ADDS	R3, R1, R0
0xB1B6E	0x2220    MOVS	R2, #32
0xB1B70	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0xB1B72	0x1C40    ADDS	R0, R0, #1
0xB1B74	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0xB1B76	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0xB1B78	0x180B    ADDS	R3, R1, R0
0xB1B7A	0x2200    MOVS	R2, #0
0xB1B7C	0x701A    STRB	R2, [R3, #0]
0xB1B7E	0x1E40    SUBS	R0, R0, #1
0xB1B80	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0xB1B82	0x180C    ADDS	R4, R1, R0
0xB1B84	0x230A    MOVS	R3, #10
0xB1B86	0xFBB5F2F3  UDIV	R2, R5, R3
0xB1B8A	0xFB035212  MLS	R2, R3, R2, R5
0xB1B8E	0xB292    UXTH	R2, R2
0xB1B90	0x3230    ADDS	R2, #48
0xB1B92	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0xB1B94	0x220A    MOVS	R2, #10
0xB1B96	0xFBB5F2F2  UDIV	R2, R5, R2
0xB1B9A	0xB292    UXTH	R2, R2
0xB1B9C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0xB1B9E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0xB1BA0	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0xB1BA2	0x1E40    SUBS	R0, R0, #1
0xB1BA4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0xB1BA6	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0xB1BA8	0xB001    ADD	SP, SP, #4
0xB1BAA	0x4770    BX	LR
; end of _WordToStr
__Lib_System_CEC1702_InitialSetUpRCCRCC2:
;__Lib_System_CEC1702.c, 385 :: 		
0xB231C	0xB081    SUB	SP, SP, #4
0xB231E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_CEC1702.c, 389 :: 		
; ulPCR_INST_SLOW_CLK_CNTRL start address is: 12 (R3)
0xB2322	0x4B1F    LDR	R3, [PC, #124]
;__Lib_System_CEC1702.c, 390 :: 		
; ulPCR_PROC_CLK_CNTRL start address is: 8 (R2)
0xB2324	0x4A1F    LDR	R2, [PC, #124]
;__Lib_System_CEC1702.c, 391 :: 		
; ulVBAT_INST_CLOCK start address is: 16 (R4)
0xB2326	0x4C20    LDR	R4, [PC, #128]
;__Lib_System_CEC1702.c, 395 :: 		
0xB2328	0x4820    LDR	R0, [PC, #128]
0xB232A	0x6800    LDR	R0, [R0, #0]
0xB232C	0xF0400102  ORR	R1, R0, #2
0xB2330	0x481E    LDR	R0, [PC, #120]
0xB2332	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 397 :: 		
0xB2334	0x2A01    CMP	R2, #1
0xB2336	0xD008    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC240
0xB2338	0x2A03    CMP	R2, #3
0xB233A	0xD006    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC239
0xB233C	0x2A04    CMP	R2, #4
0xB233E	0xD004    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC238
;__Lib_System_CEC1702.c, 398 :: 		
0xB2340	0x2A10    CMP	R2, #16
0xB2342	0xD002    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC237
0xB2344	0x2A30    CMP	R2, #48
0xB2346	0xD000    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC236
; ulPCR_PROC_CLK_CNTRL end address is: 8 (R2)
0xB2348	0xE002    B	L___Lib_System_CEC1702_InitialSetUpRCCRCC233
;__Lib_System_CEC1702.c, 397 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC240:
; ulPCR_PROC_CLK_CNTRL start address is: 8 (R2)
L___Lib_System_CEC1702_InitialSetUpRCCRCC239:
L___Lib_System_CEC1702_InitialSetUpRCCRCC238:
;__Lib_System_CEC1702.c, 398 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC237:
L___Lib_System_CEC1702_InitialSetUpRCCRCC236:
;__Lib_System_CEC1702.c, 399 :: 		
0xB234A	0x4819    LDR	R0, [PC, #100]
0xB234C	0x6002    STR	R2, [R0, #0]
; ulPCR_PROC_CLK_CNTRL end address is: 8 (R2)
;__Lib_System_CEC1702.c, 400 :: 		
0xB234E	0xE002    B	L___Lib_System_CEC1702_InitialSetUpRCCRCC234
L___Lib_System_CEC1702_InitialSetUpRCCRCC233:
;__Lib_System_CEC1702.c, 401 :: 		
0xB2350	0x2101    MOVS	R1, #1
0xB2352	0x4817    LDR	R0, [PC, #92]
0xB2354	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 402 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC234:
;__Lib_System_CEC1702.c, 404 :: 		
0xB2356	0xF3C402C0  UBFX	R2, R4, #3, #1
0xB235A	0x4916    LDR	R1, [PC, #88]
0xB235C	0x6808    LDR	R0, [R1, #0]
0xB235E	0xF36200C3  BFI	R0, R2, #3, #1
0xB2362	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 405 :: 		
0xB2364	0xF3C40280  UBFX	R2, R4, #2, #1
0xB2368	0x4912    LDR	R1, [PC, #72]
0xB236A	0x6808    LDR	R0, [R1, #0]
0xB236C	0xF3620082  BFI	R0, R2, #2, #1
0xB2370	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 406 :: 		
0xB2372	0xF3C40240  UBFX	R2, R4, #1, #1
0xB2376	0x490F    LDR	R1, [PC, #60]
0xB2378	0x6808    LDR	R0, [R1, #0]
0xB237A	0xF3620041  BFI	R0, R2, #1, #1
0xB237E	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 407 :: 		
0xB2380	0xF3C40200  UBFX	R2, R4, #0, #1
; ulVBAT_INST_CLOCK end address is: 16 (R4)
0xB2384	0x490B    LDR	R1, [PC, #44]
0xB2386	0x6808    LDR	R0, [R1, #0]
0xB2388	0xF3620000  BFI	R0, R2, #0, #1
0xB238C	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 408 :: 		
0xB238E	0xF7FFF9F9  BL	_Delay_100ms+0
;__Lib_System_CEC1702.c, 410 :: 		
0xB2392	0x4809    LDR	R0, [PC, #36]
0xB2394	0x6003    STR	R3, [R0, #0]
; ulPCR_INST_SLOW_CLK_CNTRL end address is: 12 (R3)
;__Lib_System_CEC1702.c, 428 :: 		
L_end_InitialSetUpRCCRCC2:
0xB2396	0xF8DDE000  LDR	LR, [SP, #0]
0xB239A	0xB001    ADD	SP, SP, #4
0xB239C	0x4770    BX	LR
0xB239E	0xBF00    NOP
0xB23A0	0x01E00000  	#480
0xB23A4	0x00010000  	#1
0xB23A8	0x00000000  	#0
0xB23AC	0xE008E000  	NVIC_ACTLR+0
0xB23B0	0x01044008  	PCR_INST_PROC_CLK_CNTRL+0
0xB23B4	0xA4084000  	VBAT_INST_CLOCK_ENbits+0
0xB23B8	0x01084008  	PCR_INST_SLOW_CLK_CNTRL+0
; end of __Lib_System_CEC1702_InitialSetUpRCCRCC2
__Lib_System_CEC1702_InitialSetUpFosc:
;__Lib_System_CEC1702.c, 371 :: 		
0xB23BC	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 372 :: 		
0xB23BE	0x4904    LDR	R1, [PC, #16]
0xB23C0	0x4804    LDR	R0, [PC, #16]
0xB23C2	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 373 :: 		
0xB23C4	0x4904    LDR	R1, [PC, #16]
0xB23C6	0x4805    LDR	R0, [PC, #20]
0xB23C8	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 374 :: 		
L_end_InitialSetUpFosc:
0xB23CA	0xB001    ADD	SP, SP, #4
0xB23CC	0x4770    BX	LR
0xB23CE	0xBF00    NOP
0xB23D0	0xBB800000  	#48000
0xB23D4	0x00EC2000  	___System_CLOCK_IN_KHZ+0
0xB23D8	0x00000000  	#0
0xB23DC	0x00F02000  	__VOLTAGE_RANGE+0
; end of __Lib_System_CEC1702_InitialSetUpFosc
___GenExcept:
;__Lib_System_CEC1702.c, 316 :: 		
0xB229C	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 317 :: 		
L___GenExcept27:
0xB229E	0xE7FE    B	L___GenExcept27
;__Lib_System_CEC1702.c, 318 :: 		
L_end___GenExcept:
0xB22A0	0xB001    ADD	SP, SP, #4
0xB22A2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_CEC1702.c, 349 :: 		
0xB22A4	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 352 :: 		
0xB22A6	0xF64E5088  MOVW	R0, #60808
;__Lib_System_CEC1702.c, 353 :: 		
0xB22AA	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_CEC1702.c, 355 :: 		
0xB22AE	0x6801    LDR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 357 :: 		
0xB22B0	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_CEC1702.c, 359 :: 		
0xB22B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 361 :: 		
0xB22B6	0xBF00    NOP
;__Lib_System_CEC1702.c, 362 :: 		
0xB22B8	0xBF00    NOP
;__Lib_System_CEC1702.c, 363 :: 		
0xB22BA	0xBF00    NOP
;__Lib_System_CEC1702.c, 364 :: 		
0xB22BC	0xBF00    NOP
;__Lib_System_CEC1702.c, 366 :: 		
0xB22BE	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_CEC1702.c, 367 :: 		
0xB22C2	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_CEC1702.c, 368 :: 		
0xB22C6	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_CEC1702.c, 369 :: 		
L_end___EnableFPU:
0xB22CA	0xB001    ADD	SP, SP, #4
0xB22CC	0x4770    BX	LR
; end of ___EnableFPU
___SetUpSPandVectTable:
;__Lib_System_CEC1702.c, 376 :: 		
0xB22D0	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 378 :: 		
0xB22D2	0xF8DF0010  LDR	R0, [PC, #16]
;__Lib_System_CEC1702.c, 379 :: 		
0xB22D6	0xF8DF1010  LDR	R1, [PC, #16]
;__Lib_System_CEC1702.c, 380 :: 		
0xB22DA	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 381 :: 		
0xB22DC	0xF8D0D000  LDR	SP, [R0, #0]
;__Lib_System_CEC1702.c, 382 :: 		
0xB22E0	0xF000B804  B	#8
0xB22E4	0x0000000B  	#720896
0xB22E8	0xED08E000  	#-536810232
0xB22EC	0xBF00    NOP
;__Lib_System_CEC1702.c, 383 :: 		
L_end___SetUpSPandVectTable:
0xB22EE	0xB001    ADD	SP, SP, #4
0xB22F0	0x4770    BX	LR
; end of ___SetUpSPandVectTable
0xB2590	0xB500    PUSH	(R14)
0xB2592	0xF8DFB024  LDR	R11, [PC, #36]
0xB2596	0xF8DFA024  LDR	R10, [PC, #36]
0xB259A	0xF8DFC024  LDR	R12, [PC, #36]
0xB259E	0xF7FFFDAF  BL	729344
0xB25A2	0xF8DFB020  LDR	R11, [PC, #32]
0xB25A6	0xF8DFA020  LDR	R10, [PC, #32]
0xB25AA	0xF8DFC020  LDR	R12, [PC, #32]
0xB25AE	0xF7FFFDA7  BL	729344
0xB25B2	0xBD00    POP	(R15)
0xB25B4	0x4770    BX	LR
0xB25B6	0xBF00    NOP
0xB25B8	0x00002000  	#536870912
0xB25BC	0x00492000  	#536870985
0xB25C0	0x2510000B  	#730384
0xB25C4	0x004C2000  	#536870988
0xB25C8	0x00702000  	#536871024
0xB25CC	0x255C000B  	#730460
0xB262C	0xB500    PUSH	(R14)
0xB262E	0xF8DFB010  LDR	R11, [PC, #16]
0xB2632	0xF8DFA010  LDR	R10, [PC, #16]
0xB2636	0xF7FFFE13  BL	729696
0xB263A	0xBD00    POP	(R15)
0xB263C	0x4770    BX	LR
0xB263E	0xBF00    NOP
0xB2640	0x00002000  	#536870912
0xB2644	0x01042000  	#536871172
;__Lib_GPIO_CEC1702.c,271 :: __GPIO_MODULE_UART0_P105_P104 [104]
0xB23E0	0x00000085 ;__GPIO_MODULE_UART0_P105_P104+0
0xB23E4	0x00000084 ;__GPIO_MODULE_UART0_P105_P104+4
0xB23E8	0xFFFFFFFF ;__GPIO_MODULE_UART0_P105_P104+8
0xB23EC	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+12
0xB23F0	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+16
0xB23F4	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+20
0xB23F8	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+24
0xB23FC	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+28
0xB2400	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+32
0xB2404	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+36
0xB2408	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+40
0xB240C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+44
0xB2410	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+48
0xB2414	0x00001000 ;__GPIO_MODULE_UART0_P105_P104+52
0xB2418	0x00001000 ;__GPIO_MODULE_UART0_P105_P104+56
0xB241C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+60
0xB2420	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+64
0xB2424	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+68
0xB2428	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+72
0xB242C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+76
0xB2430	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+80
0xB2434	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+84
0xB2438	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+88
0xB243C	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+92
0xB2440	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+96
0xB2444	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+100
; end of __GPIO_MODULE_UART0_P105_P104
;__Lib_GPIO_CEC1702.c,241 :: __GPIO_MODULE_I2C_port02_P155_P154 [104]
0xB2448	0x000000D5 ;__GPIO_MODULE_I2C_port02_P155_P154+0
0xB244C	0x000000D4 ;__GPIO_MODULE_I2C_port02_P155_P154+4
0xB2450	0xFFFFFFFF ;__GPIO_MODULE_I2C_port02_P155_P154+8
0xB2454	0x00000002 ;__GPIO_MODULE_I2C_port02_P155_P154+12
0xB2458	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+16
0xB245C	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+20
0xB2460	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+24
0xB2464	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+28
0xB2468	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+32
0xB246C	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+36
0xB2470	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+40
0xB2474	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+44
0xB2478	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+48
0xB247C	0x00001000 ;__GPIO_MODULE_I2C_port02_P155_P154+52
0xB2480	0x00001000 ;__GPIO_MODULE_I2C_port02_P155_P154+56
0xB2484	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+60
0xB2488	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+64
0xB248C	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+68
0xB2490	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+72
0xB2494	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+76
0xB2498	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+80
0xB249C	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+84
0xB24A0	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+88
0xB24A4	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+92
0xB24A8	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+96
0xB24AC	0x00000000 ;__GPIO_MODULE_I2C_port02_P155_P154+100
; end of __GPIO_MODULE_I2C_port02_P155_P154
;clicker_2_CEC1702.c,47 :: __MIKROBUS1_GPIO [96]
0xB24B0	0x000B1251 ;__MIKROBUS1_GPIO+0
0xB24B4	0x000B1241 ;__MIKROBUS1_GPIO+4
0xB24B8	0x000B0F9D ;__MIKROBUS1_GPIO+8
0xB24BC	0x000B0F8D ;__MIKROBUS1_GPIO+12
0xB24C0	0x000B0F7D ;__MIKROBUS1_GPIO+16
0xB24C4	0x000B0FAD ;__MIKROBUS1_GPIO+20
0xB24C8	0x000B0FDD ;__MIKROBUS1_GPIO+24
0xB24CC	0x000B0FCD ;__MIKROBUS1_GPIO+28
0xB24D0	0x000B0FBD ;__MIKROBUS1_GPIO+32
0xB24D4	0x000B1299 ;__MIKROBUS1_GPIO+36
0xB24D8	0x000B1389 ;__MIKROBUS1_GPIO+40
0xB24DC	0x000B1359 ;__MIKROBUS1_GPIO+44
0xB24E0	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0xB24E4	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0xB24E8	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0xB24EC	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0xB24F0	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0xB24F4	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0xB24F8	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0xB24FC	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0xB2500	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0xB2504	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0xB2508	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0xB250C	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_3 [73]
; Containing: ?ICS?lstr1_Click_3D_Hall_3_CEC [29]
;             ?ICS?lstr3_Click_3D_Hall_3_CEC [4]
;             ?ICS?lstr4_Click_3D_Hall_3_CEC [4]
;             ?ICS?lstr5_Click_3D_Hall_3_CEC [4]
;             ?ICS?lstr2_Click_3D_Hall_3_CEC [32]
0xB2510	0x2E2E2020 ;_initBlock_3+0 : ?ICS?lstr1_Click_3D_Hall_3_CEC at 0xB2510
0xB2514	0x7973202E ;_initBlock_3+4
0xB2518	0x6D657473 ;_initBlock_3+8
0xB251C	0x696E6920 ;_initBlock_3+12
0xB2520	0x6F642074 ;_initBlock_3+16
0xB2524	0x2E20656E ;_initBlock_3+20
0xB2528	0x20202E2E ;_initBlock_3+24
0xB252C	0x3A582000 ;_initBlock_3+28 : ?ICS?lstr3_Click_3D_Hall_3_CEC at 0xB252D
0xB2530	0x3A592000 ;_initBlock_3+32 : ?ICS?lstr4_Click_3D_Hall_3_CEC at 0xB2531
0xB2534	0x3A5A2000 ;_initBlock_3+36 : ?ICS?lstr5_Click_3D_Hall_3_CEC at 0xB2535
0xB2538	0x2E2E2E00 ;_initBlock_3+40 : ?ICS?lstr2_Click_3D_Hall_3_CEC at 0xB2539
0xB253C	0x70706120 ;_initBlock_3+44
0xB2540	0x6163696C ;_initBlock_3+48
0xB2544	0x6E6F6974 ;_initBlock_3+52
0xB2548	0x696E6920 ;_initBlock_3+56
0xB254C	0x6F642074 ;_initBlock_3+60
0xB2550	0x2E20656E ;_initBlock_3+64
0xB2554	0x20202E2E ;_initBlock_3+68
0xB2558	0x00 ;_initBlock_3+72
; end of _initBlock_3
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR2 [4]
0xB255C	0x40004800 ;?ICS__Lib_I2C_1702__I2C_BASEADDR2+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR2
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR1 [4]
0xB2560	0x40004400 ;?ICS__Lib_I2C_1702__I2C_BASEADDR1+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR1
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR0 [4]
0xB2564	0x40004000 ;?ICS__Lib_I2C_1702__I2C_BASEADDR0+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR0
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C0_TIMEOUT [4]
0xB2568	0x00000000 ;?ICS__Lib_I2C_1702__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C0_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C1_TIMEOUT [4]
0xB256C	0x00000000 ;?ICS__Lib_I2C_1702__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C1_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C2_TIMEOUT [4]
0xB2570	0x00000000 ;?ICS__Lib_I2C_1702__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C2_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR3 [4]
0xB2574	0x40004C00 ;?ICS__Lib_I2C_1702__I2C_BASEADDR3+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR3
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C3_TIMEOUT [4]
0xB2578	0x00000000 ;?ICS__Lib_I2C_1702__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C3_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT [4]
0xB257C	0x00000000 ;?ICS__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT
;clicker_2_CEC1702.c,15 :: __MIKROBUS1_I2C [12]
0xB2580	0x000B09C9 ;__MIKROBUS1_I2C+0
0xB2584	0x000B0A35 ;__MIKROBUS1_I2C+4
0xB2588	0x000B0CAD ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_3D_Hall_3_CEC.c,14 :: __C3DHALL3_I2C_CFG [4]
0xB258C	0x00000001 ;__C3DHALL3_I2C_CFG+0
; end of __C3DHALL3_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0xB02AC     [248]    __Lib_GPIO_CEC1702_GetPortBaseAddr
0xB03A4      [56]    __Lib_SPI_0_SPIx_Read
0xB03DC     [388]    __Lib_I2C_1702_I2Cx_Write
0xB0560      [54]    __Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function
0xB0598      [18]    _SPI0_Read
0xB05AC     [212]    __Lib_I2C_1702_I2Cx_Start
0xB0680     [456]    __Lib_I2C_1702_I2Cx_Read
0xB0848      [28]    _I2C3_Start
0xB0864      [24]    __Lib_UART_01_RST_DLAB0
0xB087C      [24]    __Lib_UART_01_SET_DLAB0
0xB0894      [28]    _UART0_Data_Ready
0xB08B0      [44]    _UART0_Read
0xB08DC      [28]    _UART0_Tx_Idle
0xB08F8      [28]    _I2C2_Start
0xB0914      [36]    _I2C3_Read
0xB0938      [24]    __Lib_UART_01_RST_DLAB1
0xB0950      [18]    _SPI0_Write
0xB0964      [36]    _I2C2_Read
0xB0988      [28]    _I2C1_Start
0xB09A4      [36]    _I2C1_Read
0xB09C8      [28]    _I2C0_Start
0xB09E4      [44]    _UART1_Read
0xB0A10      [36]    _I2C1_Write
0xB0A34      [36]    _I2C0_Write
0xB0A58      [36]    _I2C2_Write
0xB0A7C     [216]    _GPIO_Config
0xB0B54      [36]    _I2C3_Write
0xB0B78      [28]    _UART1_Tx_Idle
0xB0B94      [32]    _I2C_Set_Active
0xB0BB4     [220]    __Lib_I2C_1702_I2Cx_Init_Advanced
0xB0C90      [28]    _UART1_Data_Ready
0xB0CAC      [36]    _I2C0_Read
0xB0CD0      [74]    _GPIO_Alternate_Function_Enable
0xB0D1C      [16]    clicker_2_CEC1702__setSCL_3
0xB0D2C      [16]    clicker_2_CEC1702__setRX_3
0xB0D3C      [16]    clicker_2_CEC1702__setTX_3
0xB0D4C      [16]    clicker_2_CEC1702__setSDA_3
0xB0D5C      [16]    clicker_2_CEC1702__setAN_4
0xB0D6C      [16]    clicker_2_CEC1702__setRST_4
0xB0D7C      [16]    clicker_2_CEC1702__setCS_4
0xB0D8C      [16]    clicker_2_CEC1702__setSCK_3
0xB0D9C      [16]    clicker_2_CEC1702__setCS_3
0xB0DAC      [16]    clicker_2_CEC1702__setRST_3
0xB0DBC      [16]    clicker_2_CEC1702__setMISO_3
0xB0DCC      [16]    clicker_2_CEC1702__setINT_3
0xB0DDC      [16]    clicker_2_CEC1702__setPWM_3
0xB0DEC      [16]    clicker_2_CEC1702__setMOSI_3
0xB0DFC      [60]    __c3dhall3_driver_hal_spiWrite
0xB0E38      [16]    clicker_2_CEC1702__setSDA_4
0xB0E48      [16]    clicker_2_CEC1702__setSCL_4
0xB0E58      [60]    __c3dhall3_driver_hal_spiRead
0xB0E94      [40]    __c3dhall3_driver_hal_i2cWrite
0xB0EBC      [36]    __c3dhall3_driver_hal_i2cRead
0xB0EE0      [44]    __c3dhall3_driver_hal_i2cStart
0xB0F0C      [16]    clicker_2_CEC1702__setMOSI_4
0xB0F1C      [16]    clicker_2_CEC1702__setMISO_4
0xB0F2C      [16]    clicker_2_CEC1702__setSCK_4
0xB0F3C      [16]    clicker_2_CEC1702__setPWM_4
0xB0F4C      [16]    clicker_2_CEC1702__setTX_4
0xB0F5C      [16]    clicker_2_CEC1702__setRX_4
0xB0F6C      [16]    clicker_2_CEC1702__setINT_4
0xB0F7C      [16]    clicker_2_CEC1702__setMISO_1
0xB0F8C      [16]    clicker_2_CEC1702__setSCK_1
0xB0F9C      [16]    clicker_2_CEC1702__setCS_1
0xB0FAC      [16]    clicker_2_CEC1702__setMOSI_1
0xB0FBC      [16]    clicker_2_CEC1702__setRX_1
0xB0FCC      [16]    clicker_2_CEC1702__setINT_1
0xB0FDC      [16]    clicker_2_CEC1702__setPWM_1
0xB0FEC      [28]    _GPIO_Digital_Output
0xB1008      [88]    _I2C0_Init_Advanced
0xB1060     [396]    _UART0_Init_Advanced
0xB11EC      [28]    _GPIO_Digital_Input
0xB1208      [56]    _UART0_Write
0xB1240      [16]    clicker_2_CEC1702__setRST_1
0xB1250      [16]    clicker_2_CEC1702__setAN_1
0xB1260      [56]    _UART1_Write
0xB1298      [16]    clicker_2_CEC1702__setTX_1
0xB12A8      [16]    clicker_2_CEC1702__setPWM_2
0xB12B8      [16]    clicker_2_CEC1702__setSDA_2
0xB12C8      [16]    clicker_2_CEC1702__setMOSI_2
0xB12D8      [16]    clicker_2_CEC1702__setINT_2
0xB12E8      [16]    clicker_2_CEC1702__setSCL_2
0xB12F8      [16]    clicker_2_CEC1702__setTX_2
0xB1308      [16]    clicker_2_CEC1702__setRX_2
0xB1318      [16]    clicker_2_CEC1702__setAN_3
0xB1328      [16]    clicker_2_CEC1702__setAN_2
0xB1338      [16]    clicker_2_CEC1702__setCS_2
0xB1348      [16]    clicker_2_CEC1702__setRST_2
0xB1358      [16]    clicker_2_CEC1702__setSDA_1
0xB1368      [16]    clicker_2_CEC1702__setMISO_2
0xB1378      [16]    clicker_2_CEC1702__setSCK_2
0xB1388      [16]    clicker_2_CEC1702__setSCL_1
0xB1398      [32]    clicker_2_CEC1702__i2cInit_4
0xB13B8      [32]    clicker_2_CEC1702__i2cInit_3
0xB13D8      [32]    clicker_2_CEC1702__i2cInit_2
0xB13F8     [452]    clicker_2_CEC1702__gpioInit_3
0xB15BC     [456]    clicker_2_CEC1702__gpioInit_2
0xB1784      [24]    _Delay_100ms
0xB179C      [32]    clicker_2_CEC1702__i2cInit_1
0xB17BC     [180]    _c3dhall3_readRegisters
0xB1870     [448]    clicker_2_CEC1702__gpioInit_4
0xB1A30     [224]    _c3dhall3_writeRegisters
0xB1B10      [32]    clicker_2_CEC1702__log_write
0xB1B30      [44]    __c3dhall3_driver_hal_gpioMap
0xB1B5C      [80]    _WordToStr
0xB1BAC      [40]    __c3dhall3_driver_hal_i2cMap
0xB1BD4      [40]    clicker_2_CEC1702__log_init3
0xB1BFC      [40]    clicker_2_CEC1702__log_init2
0xB1C24      [40]    clicker_2_CEC1702__log_init1
0xB1C4C     [452]    clicker_2_CEC1702__gpioInit_1
0xB1E10      [40]    clicker_2_CEC1702__log_init4
0xB1E38     [118]    _c3dhall3_OUT_XYZ
0xB1EB0     [102]    _mikrobus_gpioInit
0xB1F18     [110]    _IntToStr
0xB1F88     [112]    _mikrobus_logWrite
0xB1FF8      [60]    _c3dhall3_initilaziation
0xB2034      [60]    _c3dhall3_i2cDriverInit
0xB2070      [70]    _mikrobus_i2cInit
0xB20B8      [70]    _mikrobus_logInit
0xB2100      [20]    ___CC2DW
0xB2114      [72]    _applicationInit
0xB215C     [104]    _systemInit
0xB21C4     [156]    _applicationTask
0xB2260      [58]    ___FillZeros
0xB229C       [8]    ___GenExcept
0xB22A4      [42]    ___EnableFPU
0xB22D0      [34]    ___SetUpSPandVectTable
0xB22F4      [40]    _main
0xB231C     [160]    __Lib_System_CEC1702_InitialSetUpRCCRCC2
0xB23BC      [36]    __Lib_System_CEC1702_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000      [29]    ?lstr1_Click_3D_Hall_3_CEC
0x2000001D       [4]    ?lstr3_Click_3D_Hall_3_CEC
0x20000021       [4]    ?lstr4_Click_3D_Hall_3_CEC
0x20000025       [4]    ?lstr5_Click_3D_Hall_3_CEC
0x20000029      [32]    ?lstr2_Click_3D_Hall_3_CEC
0x20000049       [1]    __c3dhall3_driver__slaveAddress
0x2000004A       [1]    __c3dhall3_driver_c3dhall3_communicationType
0x2000004C       [4]    __Lib_I2C_1702__I2C_BASEADDR2
0x20000050       [4]    __Lib_I2C_1702__I2C_BASEADDR1
0x20000054       [4]    __Lib_I2C_1702__I2C_BASEADDR0
0x20000058       [4]    __Lib_I2C_1702__I2C0_TIMEOUT
0x2000005C       [4]    __Lib_I2C_1702__I2C1_TIMEOUT
0x20000060       [4]    __Lib_I2C_1702__I2C2_TIMEOUT
0x20000064       [4]    __Lib_I2C_1702__I2C_BASEADDR3
0x20000068       [4]    __Lib_I2C_1702__I2C3_TIMEOUT
0x2000006C       [4]    __Lib_I2C_1702__I2Cx_TIMEOUT
0x20000070       [4]    _logger
0x20000074       [6]    _axes_xyz
0x2000007A      [50]    _text
0x200000AC       [4]    __c3dhall3_driver_hal_gpio_csSet
0x200000B0       [4]    __c3dhall3_driver_fp_i2cRead
0x200000B4       [4]    __c3dhall3_driver_fp_spiRead
0x200000B8       [4]    __c3dhall3_driver_fp_i2cStart
0x200000BC       [4]    __c3dhall3_driver_hal_gpio_rstSet
0x200000C0       [4]    __c3dhall3_driver_fp_i2cWrite
0x200000C4       [4]    __c3dhall3_driver_hal_gpio_intGet
0x200000C8       [4]    __c3dhall3_driver_fp_spiWrite
0x200000CC       [4]    _I2Cx_Timeout_Ptr
0x200000D0       [4]    _I2C0_Timeout_Ptr
0x200000D4       [4]    _I2C1_Timeout_Ptr
0x200000D8       [4]    _I2C2_Timeout_Ptr
0x200000DC       [4]    _I2C3_Timeout_Ptr
0x200000E0       [4]    _I2C_Start_Ptr
0x200000E4       [4]    _I2C_Read_Ptr
0x200000E8       [4]    _I2C_Write_Ptr
0x200000EC       [4]    ___System_CLOCK_IN_KHZ
0x200000F0       [4]    __VOLTAGE_RANGE
0x200000F4       [4]    _UART_Rd_Ptr
0x200000F8       [4]    _UART_Wr_Ptr
0x200000FC       [4]    _UART_Rdy_Ptr
0x20000100       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0xB23E0     [104]    __GPIO_MODULE_UART0_P105_P104
0xB2448     [104]    __GPIO_MODULE_I2C_port02_P155_P154
0xB24B0      [96]    __MIKROBUS1_GPIO
0xB2510      [29]    ?ICS?lstr1_Click_3D_Hall_3_CEC
0xB252D       [4]    ?ICS?lstr3_Click_3D_Hall_3_CEC
0xB2531       [4]    ?ICS?lstr4_Click_3D_Hall_3_CEC
0xB2535       [4]    ?ICS?lstr5_Click_3D_Hall_3_CEC
0xB2539      [32]    ?ICS?lstr2_Click_3D_Hall_3_CEC
0xB255C       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR2
0xB2560       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR1
0xB2564       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR0
0xB2568       [4]    ?ICS__Lib_I2C_1702__I2C0_TIMEOUT
0xB256C       [4]    ?ICS__Lib_I2C_1702__I2C1_TIMEOUT
0xB2570       [4]    ?ICS__Lib_I2C_1702__I2C2_TIMEOUT
0xB2574       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR3
0xB2578       [4]    ?ICS__Lib_I2C_1702__I2C3_TIMEOUT
0xB257C       [4]    ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT
0xB2580      [12]    __MIKROBUS1_I2C
0xB258C       [4]    __C3DHALL3_I2C_CFG
