A 5 u Ic_cell_template 5cb4b7917671.03.7f.00.00.01.00.1c.23 1 4 7 0
V v 1 2 5cb4b91901f1.03.7f.00.00.01.00.1c.23
F f 1 "test.iccel_1"
F o 0 
O 1
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/test/viewpoints/test_SDL_HIER2" 1 Eddm_design_viewpoint 5cb4b7917439.03.7f.00.00.01.01.1c.23 5cb4b7917439.03.7f.00.00.01.00.1c.23
R csduv 3 "$VLSI/Project/DFFen/DFFen" 1 Ic_cell_template 5cb4b6ef206d.03.7f.00.00.01.00.12.73 5cb4b5799eef.03.7f.00.00.01.00.12.73
R csduv 5 "$GENERIC13/process/vias/M4M5" 15 Ic_cell_template 4a561c1a8648.03.93.22.28.e1.00.26.11 4a561bdc32ae.03.93.22.28.e1.00.25.b6
R csdni 6 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
