
STM32-AD7606-V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab2c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800accc  0800accc  0000bccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b12c  0800b12c  0000d0f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b12c  0800b12c  0000c12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b134  0800b134  0000d0f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b134  0800b134  0000c134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b138  0800b138  0000c138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000f0  20000000  0800b13c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000066c  200000f0  0800b22c  0000d0f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000075c  0800b22c  0000d75c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d0f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c895  00000000  00000000  0000d120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fd5  00000000  00000000  000299b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f8  00000000  00000000  0002d990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001195  00000000  00000000  0002f088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2f6  00000000  00000000  0003021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bb72  00000000  00000000  0004a513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000965aa  00000000  00000000  00066085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc62f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068b8  00000000  00000000  000fc674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000001f  00000000  00000000  00102f2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  00102f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000f0 	.word	0x200000f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800acb4 	.word	0x0800acb4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000f4 	.word	0x200000f4
 80001dc:	0800acb4 	.word	0x0800acb4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ad7606_spi_reg_read>:
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_reg_read(struct ad7606_dev *dev,
			    uint8_t reg_addr,
			    uint8_t *reg_data)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	460b      	mov	r3, r1
 800058a:	607a      	str	r2, [r7, #4]
 800058c:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[3];
	uint8_t crc;
	uint32_t sz = 2;
 800058e:	2302      	movs	r3, #2
 8000590:	61fb      	str	r3, [r7, #28]
	int32_t ret;

	if (!dev->sw_mode)
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000598:	f083 0301 	eor.w	r3, r3, #1
 800059c:	b2db      	uxtb	r3, r3
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d002      	beq.n	80005a8 <ad7606_spi_reg_read+0x28>
		return -ENOTSUP;
 80005a2:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80005a6:	e081      	b.n	80006ac <ad7606_spi_reg_read+0x12c>

	buf[0] = AD7606_RD_FLAG_MSK(reg_addr);
 80005a8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80005ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80005b0:	b25b      	sxtb	r3, r3
 80005b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005b6:	b25b      	sxtb	r3, r3
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	743b      	strb	r3, [r7, #16]
	buf[1] = 0x00;
 80005bc:	2300      	movs	r3, #0
 80005be:	747b      	strb	r3, [r7, #17]
	if (dev->digital_diag_enable.int_crc_err_en) {
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d00d      	beq.n	80005ec <ad7606_spi_reg_read+0x6c>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 80005d0:	f107 0110 	add.w	r1, r7, #16
 80005d4:	2300      	movs	r3, #0
 80005d6:	2202      	movs	r2, #2
 80005d8:	4836      	ldr	r0, [pc, #216]	@ (80006b4 <ad7606_spi_reg_read+0x134>)
 80005da:	f002 fb44 	bl	8002c66 <no_os_crc8>
 80005de:	4603      	mov	r3, r0
 80005e0:	76fb      	strb	r3, [r7, #27]
		buf[2] = crc;
 80005e2:	7efb      	ldrb	r3, [r7, #27]
 80005e4:	74bb      	strb	r3, [r7, #18]
		sz += 1;
 80005e6:	69fb      	ldr	r3, [r7, #28]
 80005e8:	3301      	adds	r3, #1
 80005ea:	61fb      	str	r3, [r7, #28]
	}
	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	69fa      	ldr	r2, [r7, #28]
 80005f2:	b292      	uxth	r2, r2
 80005f4:	f107 0110 	add.w	r1, r7, #16
 80005f8:	4618      	mov	r0, r3
 80005fa:	f003 fd39 	bl	8004070 <no_os_spi_write_and_read>
 80005fe:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	2b00      	cmp	r3, #0
 8000604:	da01      	bge.n	800060a <ad7606_spi_reg_read+0x8a>
		return ret;
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	e050      	b.n	80006ac <ad7606_spi_reg_read+0x12c>

	dev->reg_mode = true;
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	2201      	movs	r2, #1
 800060e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	buf[0] = AD7606_RD_FLAG_MSK(reg_addr);
 8000612:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000616:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800061a:	b25b      	sxtb	r3, r3
 800061c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000620:	b25b      	sxtb	r3, r3
 8000622:	b2db      	uxtb	r3, r3
 8000624:	743b      	strb	r3, [r7, #16]
	buf[1] = 0x00;
 8000626:	2300      	movs	r3, #0
 8000628:	747b      	strb	r3, [r7, #17]
	if (dev->digital_diag_enable.int_crc_err_en) {
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000630:	f003 0304 	and.w	r3, r3, #4
 8000634:	b2db      	uxtb	r3, r3
 8000636:	2b00      	cmp	r3, #0
 8000638:	d00a      	beq.n	8000650 <ad7606_spi_reg_read+0xd0>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 800063a:	f107 0110 	add.w	r1, r7, #16
 800063e:	2300      	movs	r3, #0
 8000640:	2202      	movs	r2, #2
 8000642:	481c      	ldr	r0, [pc, #112]	@ (80006b4 <ad7606_spi_reg_read+0x134>)
 8000644:	f002 fb0f 	bl	8002c66 <no_os_crc8>
 8000648:	4603      	mov	r3, r0
 800064a:	76fb      	strb	r3, [r7, #27]
		buf[2] = crc;
 800064c:	7efb      	ldrb	r3, [r7, #27]
 800064e:	74bb      	strb	r3, [r7, #18]
	}
	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	69fa      	ldr	r2, [r7, #28]
 8000656:	b292      	uxth	r2, r2
 8000658:	f107 0110 	add.w	r1, r7, #16
 800065c:	4618      	mov	r0, r3
 800065e:	f003 fd07 	bl	8004070 <no_os_spi_write_and_read>
 8000662:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	2b00      	cmp	r3, #0
 8000668:	da01      	bge.n	800066e <ad7606_spi_reg_read+0xee>
		return ret;
 800066a:	697b      	ldr	r3, [r7, #20]
 800066c:	e01e      	b.n	80006ac <ad7606_spi_reg_read+0x12c>

	if (dev->digital_diag_enable.int_crc_err_en) {
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000674:	f003 0304 	and.w	r3, r3, #4
 8000678:	b2db      	uxtb	r3, r3
 800067a:	2b00      	cmp	r3, #0
 800067c:	d00f      	beq.n	800069e <ad7606_spi_reg_read+0x11e>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 800067e:	f107 0110 	add.w	r1, r7, #16
 8000682:	2300      	movs	r3, #0
 8000684:	2202      	movs	r2, #2
 8000686:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <ad7606_spi_reg_read+0x134>)
 8000688:	f002 faed 	bl	8002c66 <no_os_crc8>
 800068c:	4603      	mov	r3, r0
 800068e:	76fb      	strb	r3, [r7, #27]
		if (crc != buf[2])
 8000690:	7cbb      	ldrb	r3, [r7, #18]
 8000692:	7efa      	ldrb	r2, [r7, #27]
 8000694:	429a      	cmp	r2, r3
 8000696:	d002      	beq.n	800069e <ad7606_spi_reg_read+0x11e>
			return -EBADMSG;
 8000698:	f06f 034c 	mvn.w	r3, #76	@ 0x4c
 800069c:	e006      	b.n	80006ac <ad7606_spi_reg_read+0x12c>
	}

	if (reg_data)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d002      	beq.n	80006aa <ad7606_spi_reg_read+0x12a>
		*reg_data = buf[1];
 80006a4:	7c7a      	ldrb	r2, [r7, #17]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	701a      	strb	r2, [r3, #0]

	return ret;
 80006aa:	697b      	ldr	r3, [r7, #20]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3720      	adds	r7, #32
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	2000010c 	.word	0x2000010c

080006b8 <ad7606_spi_reg_write>:
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_reg_write(struct ad7606_dev *dev,
			     uint8_t reg_addr,
			     uint8_t reg_data)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b086      	sub	sp, #24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	70fb      	strb	r3, [r7, #3]
 80006c4:	4613      	mov	r3, r2
 80006c6:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[3];
	int32_t ret;
	uint8_t crc;
	uint32_t sz = 2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	617b      	str	r3, [r7, #20]

	if (!dev->sw_mode)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80006d2:	f083 0301 	eor.w	r3, r3, #1
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d002      	beq.n	80006e2 <ad7606_spi_reg_write+0x2a>
		return -ENOTSUP;
 80006dc:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80006e0:	e040      	b.n	8000764 <ad7606_spi_reg_write+0xac>

	/* Dummy read to place the chip in register mode. */
	if (!dev->reg_mode) {
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80006e8:	f083 0301 	eor.w	r3, r3, #1
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d00b      	beq.n	800070a <ad7606_spi_reg_write+0x52>
		ret = ad7606_spi_reg_read(dev, reg_addr, NULL);
 80006f2:	78fb      	ldrb	r3, [r7, #3]
 80006f4:	2200      	movs	r2, #0
 80006f6:	4619      	mov	r1, r3
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff ff41 	bl	8000580 <ad7606_spi_reg_read>
 80006fe:	6138      	str	r0, [r7, #16]
		if (ret < 0)
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	2b00      	cmp	r3, #0
 8000704:	da01      	bge.n	800070a <ad7606_spi_reg_write+0x52>
			return ret;
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	e02c      	b.n	8000764 <ad7606_spi_reg_write+0xac>
	}

	buf[0] = AD7606_WR_FLAG_MSK(reg_addr);
 800070a:	78fb      	ldrb	r3, [r7, #3]
 800070c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000710:	b2db      	uxtb	r3, r3
 8000712:	733b      	strb	r3, [r7, #12]
	buf[1] = reg_data;
 8000714:	78bb      	ldrb	r3, [r7, #2]
 8000716:	737b      	strb	r3, [r7, #13]
	if (dev->digital_diag_enable.int_crc_err_en) {
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800071e:	f003 0304 	and.w	r3, r3, #4
 8000722:	b2db      	uxtb	r3, r3
 8000724:	2b00      	cmp	r3, #0
 8000726:	d00d      	beq.n	8000744 <ad7606_spi_reg_write+0x8c>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 8000728:	f107 010c 	add.w	r1, r7, #12
 800072c:	2300      	movs	r3, #0
 800072e:	2202      	movs	r2, #2
 8000730:	480e      	ldr	r0, [pc, #56]	@ (800076c <ad7606_spi_reg_write+0xb4>)
 8000732:	f002 fa98 	bl	8002c66 <no_os_crc8>
 8000736:	4603      	mov	r3, r0
 8000738:	73fb      	strb	r3, [r7, #15]
		buf[2] = crc;
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	73bb      	strb	r3, [r7, #14]
		sz += 1;
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	3301      	adds	r3, #1
 8000742:	617b      	str	r3, [r7, #20]
	}

	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	697a      	ldr	r2, [r7, #20]
 800074a:	b292      	uxth	r2, r2
 800074c:	f107 010c 	add.w	r1, r7, #12
 8000750:	4618      	mov	r0, r3
 8000752:	f003 fc8d 	bl	8004070 <no_os_spi_write_and_read>
 8000756:	6138      	str	r0, [r7, #16]
	if (ret < 0)
 8000758:	693b      	ldr	r3, [r7, #16]
 800075a:	2b00      	cmp	r3, #0
 800075c:	da01      	bge.n	8000762 <ad7606_spi_reg_write+0xaa>
		return ret;
 800075e:	693b      	ldr	r3, [r7, #16]
 8000760:	e000      	b.n	8000764 <ad7606_spi_reg_write+0xac>

	return ret;
 8000762:	693b      	ldr	r3, [r7, #16]
}
 8000764:	4618      	mov	r0, r3
 8000766:	3718      	adds	r7, #24
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	2000010c 	.word	0x2000010c

08000770 <ad7606_spi_write_mask>:
*******************************************************************************/
int32_t ad7606_spi_write_mask(struct ad7606_dev *dev,
			      uint32_t addr,
			      uint32_t mask,
			      uint32_t val)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
 800077c:	603b      	str	r3, [r7, #0]
	uint8_t reg_data;
	int ret;

	ret = ad7606_spi_reg_read(dev, addr, &reg_data);
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	b2db      	uxtb	r3, r3
 8000782:	f107 0213 	add.w	r2, r7, #19
 8000786:	4619      	mov	r1, r3
 8000788:	68f8      	ldr	r0, [r7, #12]
 800078a:	f7ff fef9 	bl	8000580 <ad7606_spi_reg_read>
 800078e:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	2b00      	cmp	r3, #0
 8000794:	da01      	bge.n	800079a <ad7606_spi_write_mask+0x2a>
		return ret;
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	e015      	b.n	80007c6 <ad7606_spi_write_mask+0x56>

	reg_data &= ~mask;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	43db      	mvns	r3, r3
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	7cfb      	ldrb	r3, [r7, #19]
 80007a4:	4013      	ands	r3, r2
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	74fb      	strb	r3, [r7, #19]
	reg_data |= val;
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	7cfb      	ldrb	r3, [r7, #19]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	74fb      	strb	r3, [r7, #19]

	return ad7606_spi_reg_write(dev, addr, reg_data);
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	7cfa      	ldrb	r2, [r7, #19]
 80007bc:	4619      	mov	r1, r3
 80007be:	68f8      	ldr	r0, [r7, #12]
 80007c0:	f7ff ff7a 	bl	80006b8 <ad7606_spi_reg_write>
 80007c4:	4603      	mov	r3, r0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3718      	adds	r7, #24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
	...

080007d0 <cpy18b32b>:

/* Internal function to copy the content of a buffer in 18-bit chunks to a 32-bit buffer by
 * extending the chunks to 32-bit size. */
static int32_t cpy18b32b(uint8_t *psrc, uint32_t srcsz, uint32_t *pdst)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b087      	sub	sp, #28
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
	unsigned int i, j;

	if (srcsz % 9)
 80007dc:	68b9      	ldr	r1, [r7, #8]
 80007de:	4b4c      	ldr	r3, [pc, #304]	@ (8000910 <cpy18b32b+0x140>)
 80007e0:	fba3 2301 	umull	r2, r3, r3, r1
 80007e4:	085a      	lsrs	r2, r3, #1
 80007e6:	4613      	mov	r3, r2
 80007e8:	00db      	lsls	r3, r3, #3
 80007ea:	4413      	add	r3, r2
 80007ec:	1aca      	subs	r2, r1, r3
 80007ee:	2a00      	cmp	r2, #0
 80007f0:	d002      	beq.n	80007f8 <cpy18b32b+0x28>
		return -EINVAL;
 80007f2:	f06f 0315 	mvn.w	r3, #21
 80007f6:	e084      	b.n	8000902 <cpy18b32b+0x132>

	for(i = 0; i < srcsz; i += 9) {
 80007f8:	2300      	movs	r3, #0
 80007fa:	617b      	str	r3, [r7, #20]
 80007fc:	e07b      	b.n	80008f6 <cpy18b32b+0x126>
		j = 4 * (i / 9);
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	4a43      	ldr	r2, [pc, #268]	@ (8000910 <cpy18b32b+0x140>)
 8000802:	fba2 2303 	umull	r2, r3, r2, r3
 8000806:	085b      	lsrs	r3, r3, #1
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	613b      	str	r3, [r7, #16]
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 800080c:	68fa      	ldr	r2, [r7, #12]
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	4413      	add	r3, r2
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	029a      	lsls	r2, r3, #10
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	3301      	adds	r3, #1
 800081a:	68f9      	ldr	r1, [r7, #12]
 800081c:	440b      	add	r3, r1
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+2] >> 6);
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	3302      	adds	r3, #2
 8000828:	68f9      	ldr	r1, [r7, #12]
 800082a:	440b      	add	r3, r1
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	099b      	lsrs	r3, r3, #6
 8000830:	b2db      	uxtb	r3, r3
 8000832:	4618      	mov	r0, r3
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 8000834:	693b      	ldr	r3, [r7, #16]
 8000836:	009b      	lsls	r3, r3, #2
 8000838:	6879      	ldr	r1, [r7, #4]
 800083a:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+2] >> 6);
 800083c:	4302      	orrs	r2, r0
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 800083e:	601a      	str	r2, [r3, #0]
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	3302      	adds	r3, #2
 8000844:	68fa      	ldr	r2, [r7, #12]
 8000846:	4413      	add	r3, r2
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	031b      	lsls	r3, r3, #12
 800084c:	f403 327c 	and.w	r2, r3, #258048	@ 0x3f000
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	3303      	adds	r3, #3
 8000854:	68f9      	ldr	r1, [r7, #12]
 8000856:	440b      	add	r3, r1
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	011b      	lsls	r3, r3, #4
 800085c:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+4] >> 4);
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	3304      	adds	r3, #4
 8000862:	68f9      	ldr	r1, [r7, #12]
 8000864:	440b      	add	r3, r1
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	091b      	lsrs	r3, r3, #4
 800086a:	b2db      	uxtb	r3, r3
 800086c:	4618      	mov	r0, r3
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	3301      	adds	r3, #1
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	6879      	ldr	r1, [r7, #4]
 8000876:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+4] >> 4);
 8000878:	4302      	orrs	r2, r0
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 800087a:	601a      	str	r2, [r3, #0]
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3304      	adds	r3, #4
 8000880:	68fa      	ldr	r2, [r7, #12]
 8000882:	4413      	add	r3, r2
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	039b      	lsls	r3, r3, #14
 8000888:	f403 3270 	and.w	r2, r3, #245760	@ 0x3c000
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	3305      	adds	r3, #5
 8000890:	68f9      	ldr	r1, [r7, #12]
 8000892:	440b      	add	r3, r1
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	019b      	lsls	r3, r3, #6
 8000898:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+6] >> 2);
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	3306      	adds	r3, #6
 800089e:	68f9      	ldr	r1, [r7, #12]
 80008a0:	440b      	add	r3, r1
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	089b      	lsrs	r3, r3, #2
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	4618      	mov	r0, r3
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	3302      	adds	r3, #2
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	6879      	ldr	r1, [r7, #4]
 80008b2:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+6] >> 2);
 80008b4:	4302      	orrs	r2, r0
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 80008b6:	601a      	str	r2, [r3, #0]
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	3306      	adds	r3, #6
 80008bc:	68fa      	ldr	r2, [r7, #12]
 80008be:	4413      	add	r3, r2
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	041b      	lsls	r3, r3, #16
 80008c4:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	3307      	adds	r3, #7
 80008cc:	68f9      	ldr	r1, [r7, #12]
 80008ce:	440b      	add	r3, r1
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+8] >> 0);
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	3308      	adds	r3, #8
 80008da:	68f9      	ldr	r1, [r7, #12]
 80008dc:	440b      	add	r3, r1
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008e2:	693b      	ldr	r3, [r7, #16]
 80008e4:	3303      	adds	r3, #3
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	6879      	ldr	r1, [r7, #4]
 80008ea:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+8] >> 0);
 80008ec:	4302      	orrs	r2, r0
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008ee:	601a      	str	r2, [r3, #0]
	for(i = 0; i < srcsz; i += 9) {
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	3309      	adds	r3, #9
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	697a      	ldr	r2, [r7, #20]
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	f4ff af7f 	bcc.w	80007fe <cpy18b32b+0x2e>
	}
	return 0;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	371c      	adds	r7, #28
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	38e38e39 	.word	0x38e38e39

08000914 <cpy26b32b>:

/* Internal function to copy the content of a buffer in 26-bit chunks to a 32-bit buffer by
 * extending the chunks to 32-bit size. */
static int32_t cpy26b32b(uint8_t *psrc, uint32_t srcsz, uint32_t *pdst)
{
 8000914:	b480      	push	{r7}
 8000916:	b087      	sub	sp, #28
 8000918:	af00      	add	r7, sp, #0
 800091a:	60f8      	str	r0, [r7, #12]
 800091c:	60b9      	str	r1, [r7, #8]
 800091e:	607a      	str	r2, [r7, #4]
	unsigned int i, j;

	if (srcsz % 13)
 8000920:	68b9      	ldr	r1, [r7, #8]
 8000922:	4b5b      	ldr	r3, [pc, #364]	@ (8000a90 <cpy26b32b+0x17c>)
 8000924:	fba3 2301 	umull	r2, r3, r3, r1
 8000928:	089a      	lsrs	r2, r3, #2
 800092a:	4613      	mov	r3, r2
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	4413      	add	r3, r2
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	4413      	add	r3, r2
 8000934:	1aca      	subs	r2, r1, r3
 8000936:	2a00      	cmp	r2, #0
 8000938:	d002      	beq.n	8000940 <cpy26b32b+0x2c>
		return -EINVAL;
 800093a:	f06f 0315 	mvn.w	r3, #21
 800093e:	e0a0      	b.n	8000a82 <cpy26b32b+0x16e>

	for(i = 0; i < srcsz; i += 13) {
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
 8000944:	e097      	b.n	8000a76 <cpy26b32b+0x162>
		j = 4 * (i / 13);
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	4a51      	ldr	r2, [pc, #324]	@ (8000a90 <cpy26b32b+0x17c>)
 800094a:	fba2 2303 	umull	r2, r3, r2, r3
 800094e:	089b      	lsrs	r3, r3, #2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	613b      	str	r3, [r7, #16]
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	4413      	add	r3, r2
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	049a      	lsls	r2, r3, #18
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	3301      	adds	r3, #1
 8000962:	68f9      	ldr	r1, [r7, #12]
 8000964:	440b      	add	r3, r1
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	029b      	lsls	r3, r3, #10
 800096a:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+2] << 2) | ((uint32_t)psrc[i+3] >> 6);
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	3302      	adds	r3, #2
 8000970:	68f9      	ldr	r1, [r7, #12]
 8000972:	440b      	add	r3, r1
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	431a      	orrs	r2, r3
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	3303      	adds	r3, #3
 800097e:	68f9      	ldr	r1, [r7, #12]
 8000980:	440b      	add	r3, r1
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	099b      	lsrs	r3, r3, #6
 8000986:	b2db      	uxtb	r3, r3
 8000988:	4618      	mov	r0, r3
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+2] << 2) | ((uint32_t)psrc[i+3] >> 6);
 8000992:	4302      	orrs	r2, r0
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 8000994:	601a      	str	r2, [r3, #0]
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	3303      	adds	r3, #3
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	4413      	add	r3, r2
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	051b      	lsls	r3, r3, #20
 80009a2:	f003 727c 	and.w	r2, r3, #66060288	@ 0x3f00000
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	3304      	adds	r3, #4
 80009aa:	68f9      	ldr	r1, [r7, #12]
 80009ac:	440b      	add	r3, r1
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	031b      	lsls	r3, r3, #12
 80009b2:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+5] << 4) | ((uint32_t)psrc[i+6] >> 4);
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	3305      	adds	r3, #5
 80009b8:	68f9      	ldr	r1, [r7, #12]
 80009ba:	440b      	add	r3, r1
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	011b      	lsls	r3, r3, #4
 80009c0:	431a      	orrs	r2, r3
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	3306      	adds	r3, #6
 80009c6:	68f9      	ldr	r1, [r7, #12]
 80009c8:	440b      	add	r3, r1
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	091b      	lsrs	r3, r3, #4
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	4618      	mov	r0, r3
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	3301      	adds	r3, #1
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	6879      	ldr	r1, [r7, #4]
 80009da:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+5] << 4) | ((uint32_t)psrc[i+6] >> 4);
 80009dc:	4302      	orrs	r2, r0
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 80009de:	601a      	str	r2, [r3, #0]
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	3306      	adds	r3, #6
 80009e4:	68fa      	ldr	r2, [r7, #12]
 80009e6:	4413      	add	r3, r2
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	059b      	lsls	r3, r3, #22
 80009ec:	f003 7270 	and.w	r2, r3, #62914560	@ 0x3c00000
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	3307      	adds	r3, #7
 80009f4:	68f9      	ldr	r1, [r7, #12]
 80009f6:	440b      	add	r3, r1
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	039b      	lsls	r3, r3, #14
 80009fc:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+8] << 6) | ((uint32_t)psrc[i+9] >> 2);
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3308      	adds	r3, #8
 8000a02:	68f9      	ldr	r1, [r7, #12]
 8000a04:	440b      	add	r3, r1
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	019b      	lsls	r3, r3, #6
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	3309      	adds	r3, #9
 8000a10:	68f9      	ldr	r1, [r7, #12]
 8000a12:	440b      	add	r3, r1
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	089b      	lsrs	r3, r3, #2
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	4618      	mov	r0, r3
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	3302      	adds	r3, #2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	6879      	ldr	r1, [r7, #4]
 8000a24:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+8] << 6) | ((uint32_t)psrc[i+9] >> 2);
 8000a26:	4302      	orrs	r2, r0
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 8000a28:	601a      	str	r2, [r3, #0]
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	3309      	adds	r3, #9
 8000a2e:	68fa      	ldr	r2, [r7, #12]
 8000a30:	4413      	add	r3, r2
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	061b      	lsls	r3, r3, #24
 8000a36:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	330a      	adds	r3, #10
 8000a3e:	68f9      	ldr	r1, [r7, #12]
 8000a40:	440b      	add	r3, r1
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	041b      	lsls	r3, r3, #16
 8000a46:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+11] << 8) | ((uint32_t)psrc[i+12] >> 0);
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	330b      	adds	r3, #11
 8000a4c:	68f9      	ldr	r1, [r7, #12]
 8000a4e:	440b      	add	r3, r1
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	021b      	lsls	r3, r3, #8
 8000a54:	431a      	orrs	r2, r3
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	330c      	adds	r3, #12
 8000a5a:	68f9      	ldr	r1, [r7, #12]
 8000a5c:	440b      	add	r3, r1
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4618      	mov	r0, r3
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	3303      	adds	r3, #3
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+11] << 8) | ((uint32_t)psrc[i+12] >> 0);
 8000a6c:	4302      	orrs	r2, r0
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a6e:	601a      	str	r2, [r3, #0]
	for(i = 0; i < srcsz; i += 13) {
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	330d      	adds	r3, #13
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	697a      	ldr	r2, [r7, #20]
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	f4ff af63 	bcc.w	8000946 <cpy26b32b+0x32>
	}
	return 0;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	371c      	adds	r7, #28
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	4ec4ec4f 	.word	0x4ec4ec4f

08000a94 <ad7606_convst>:
 *         Example: -EIO - SPI communication error.
 *                  -EIO - CONVST GPIO not available.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_convst(struct ad7606_dev *dev)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	int32_t ret;

	if (dev->reg_mode) {
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d00e      	beq.n	8000ac4 <ad7606_convst+0x30>
		/* Enter ADC reading mode by writing at address zero. */
		ret = ad7606_spi_reg_write(dev, 0, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff fe04 	bl	80006b8 <ad7606_spi_reg_write>
 8000ab0:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	da01      	bge.n	8000abc <ad7606_convst+0x28>
			return ret;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	e019      	b.n	8000af0 <ad7606_convst+0x5c>

		dev->reg_mode = false;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	}

	ret = no_os_gpio_set_value(dev->gpio_convst, 0);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f002 fb8e 	bl	80031ec <no_os_gpio_set_value>
 8000ad0:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	da01      	bge.n	8000adc <ad7606_convst+0x48>
		return ret;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	e009      	b.n	8000af0 <ad7606_convst+0x5c>

	/* wait LP_CNV time */
	no_os_udelay(1);
 8000adc:	2001      	movs	r0, #1
 8000ade:	f003 fb3d 	bl	800415c <no_os_udelay>

	return no_os_gpio_set_value(dev->gpio_convst, 1);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	689b      	ldr	r3, [r3, #8]
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f002 fb7f 	bl	80031ec <no_os_gpio_set_value>
 8000aee:	4603      	mov	r3, r0
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <ad7606_spi_data_read>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  -ENOTSUP - Device bits per sample not supported.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_data_read(struct ad7606_dev *dev, uint32_t *data)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
	uint32_t sz;
	int32_t ret, i;
	uint16_t crc, icrc;
	uint8_t bits = ad7606_chip_info_tbl[dev->device_id].bits;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4a86      	ldr	r2, [pc, #536]	@ (8000d24 <ad7606_spi_data_read+0x22c>)
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	440b      	add	r3, r1
 8000b12:	00db      	lsls	r3, r3, #3
 8000b14:	4413      	add	r3, r2
 8000b16:	3301      	adds	r3, #1
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	74fb      	strb	r3, [r7, #19]
	uint8_t sbits = dev->config.status_header ? 8 : 0;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <ad7606_spi_data_read+0x32>
 8000b26:	2308      	movs	r3, #8
 8000b28:	e000      	b.n	8000b2c <ad7606_spi_data_read+0x34>
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	74bb      	strb	r3, [r7, #18]
	uint8_t nchannels = ad7606_chip_info_tbl[dev->device_id].num_channels;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000b34:	4619      	mov	r1, r3
 8000b36:	4a7b      	ldr	r2, [pc, #492]	@ (8000d24 <ad7606_spi_data_read+0x22c>)
 8000b38:	460b      	mov	r3, r1
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	440b      	add	r3, r1
 8000b3e:	00db      	lsls	r3, r3, #3
 8000b40:	4413      	add	r3, r2
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	747b      	strb	r3, [r7, #17]

	sz = nchannels * (bits + sbits);
 8000b46:	7c7b      	ldrb	r3, [r7, #17]
 8000b48:	7cf9      	ldrb	r1, [r7, #19]
 8000b4a:	7cba      	ldrb	r2, [r7, #18]
 8000b4c:	440a      	add	r2, r1
 8000b4e:	fb02 f303 	mul.w	r3, r2, r3
 8000b52:	61fb      	str	r3, [r7, #28]
	 *  - multiply 8 channels * bits per sample
	 *  - multiply 4 channels * bits per sample (always multiple of 2)
	 * Therefore, due to design reasons, we don't check for the
	 * remainder of this division because it is zero by design.
	 */
	sz /= 8;
 8000b54:	69fb      	ldr	r3, [r7, #28]
 8000b56:	08db      	lsrs	r3, r3, #3
 8000b58:	61fb      	str	r3, [r7, #28]

	if (dev->digital_diag_enable.int_crc_err_en) {
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000b60:	f003 0304 	and.w	r3, r3, #4
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d002      	beq.n	8000b70 <ad7606_spi_data_read+0x78>
		sz += 2;
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	3302      	adds	r3, #2
 8000b6e:	61fb      	str	r3, [r7, #28]
	}

	memset(dev->data, 0, sz);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	33ac      	adds	r3, #172	@ 0xac
 8000b74:	69fa      	ldr	r2, [r7, #28]
 8000b76:	2100      	movs	r1, #0
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f009 fa0f 	bl	8009f9c <memset>
	ret = no_os_spi_write_and_read(dev->spi_desc, dev->data, sz);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6818      	ldr	r0, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	33ac      	adds	r3, #172	@ 0xac
 8000b86:	69fa      	ldr	r2, [r7, #28]
 8000b88:	b292      	uxth	r2, r2
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	f003 fa70 	bl	8004070 <no_os_spi_write_and_read>
 8000b90:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	da01      	bge.n	8000b9c <ad7606_spi_data_read+0xa4>
		return ret;
 8000b98:	69bb      	ldr	r3, [r7, #24]
 8000b9a:	e0be      	b.n	8000d1a <ad7606_spi_data_read+0x222>

	if (dev->digital_diag_enable.int_crc_err_en) {
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000ba2:	f003 0304 	and.w	r3, r3, #4
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d024      	beq.n	8000bf6 <ad7606_spi_data_read+0xfe>
		sz -= 2;
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	3b02      	subs	r3, #2
 8000bb0:	61fb      	str	r3, [r7, #28]
		crc = no_os_crc16(ad7606_crc16, dev->data, sz, 0);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	f103 01ac 	add.w	r1, r3, #172	@ 0xac
 8000bb8:	2300      	movs	r3, #0
 8000bba:	69fa      	ldr	r2, [r7, #28]
 8000bbc:	485a      	ldr	r0, [pc, #360]	@ (8000d28 <ad7606_spi_data_read+0x230>)
 8000bbe:	f001 ffe9 	bl	8002b94 <no_os_crc16>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	81fb      	strh	r3, [r7, #14]
		icrc = ((uint16_t)dev->data[sz] << 8) |
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	4413      	add	r3, r2
 8000bcc:	33ac      	adds	r3, #172	@ 0xac
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	021b      	lsls	r3, r3, #8
 8000bd2:	b21a      	sxth	r2, r3
		       dev->data[sz+1];
 8000bd4:	69fb      	ldr	r3, [r7, #28]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	6879      	ldr	r1, [r7, #4]
 8000bda:	440b      	add	r3, r1
 8000bdc:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000be0:	b21b      	sxth	r3, r3
		icrc = ((uint16_t)dev->data[sz] << 8) |
 8000be2:	4313      	orrs	r3, r2
 8000be4:	b21b      	sxth	r3, r3
 8000be6:	81bb      	strh	r3, [r7, #12]
		if (icrc != crc)
 8000be8:	89ba      	ldrh	r2, [r7, #12]
 8000bea:	89fb      	ldrh	r3, [r7, #14]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d002      	beq.n	8000bf6 <ad7606_spi_data_read+0xfe>
			return -EBADMSG;
 8000bf0:	f06f 034c 	mvn.w	r3, #76	@ 0x4c
 8000bf4:	e091      	b.n	8000d1a <ad7606_spi_data_read+0x222>
	}

	switch(bits) {
 8000bf6:	7cfb      	ldrb	r3, [r7, #19]
 8000bf8:	2b10      	cmp	r3, #16
 8000bfa:	d01d      	beq.n	8000c38 <ad7606_spi_data_read+0x140>
 8000bfc:	2b12      	cmp	r3, #18
 8000bfe:	f040 8086 	bne.w	8000d0e <ad7606_spi_data_read+0x216>
	case 18:
		if (dev->config.status_header)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d008      	beq.n	8000c1e <ad7606_spi_data_read+0x126>
			ret = cpy26b32b(dev->data, sz, data);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	33ac      	adds	r3, #172	@ 0xac
 8000c10:	683a      	ldr	r2, [r7, #0]
 8000c12:	69f9      	ldr	r1, [r7, #28]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff fe7d 	bl	8000914 <cpy26b32b>
 8000c1a:	61b8      	str	r0, [r7, #24]
 8000c1c:	e007      	b.n	8000c2e <ad7606_spi_data_read+0x136>
		else
			ret = cpy18b32b(dev->data, sz, data);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	33ac      	adds	r3, #172	@ 0xac
 8000c22:	683a      	ldr	r2, [r7, #0]
 8000c24:	69f9      	ldr	r1, [r7, #28]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fdd2 	bl	80007d0 <cpy18b32b>
 8000c2c:	61b8      	str	r0, [r7, #24]
		if (ret < 0)
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	da70      	bge.n	8000d16 <ad7606_spi_data_read+0x21e>
			return ret;
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	e070      	b.n	8000d1a <ad7606_spi_data_read+0x222>
		break;
	case 16:
		for(i = 0; i < nchannels; i++) {
 8000c38:	2300      	movs	r3, #0
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	e062      	b.n	8000d04 <ad7606_spi_data_read+0x20c>
			if (dev->config.status_header) {
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d03a      	beq.n	8000cbe <ad7606_spi_data_read+0x1c6>
				data[i] = (uint32_t)dev->data[i*3] << 16;
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	4413      	add	r3, r2
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	4413      	add	r3, r2
 8000c54:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000c58:	4619      	mov	r1, r3
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	683a      	ldr	r2, [r7, #0]
 8000c60:	4413      	add	r3, r2
 8000c62:	040a      	lsls	r2, r1, #16
 8000c64:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*3+1] << 8;
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	683a      	ldr	r2, [r7, #0]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	6819      	ldr	r1, [r3, #0]
 8000c70:	697a      	ldr	r2, [r7, #20]
 8000c72:	4613      	mov	r3, r2
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	4413      	add	r3, r2
 8000c78:	3301      	adds	r3, #1
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000c82:	021a      	lsls	r2, r3, #8
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	6838      	ldr	r0, [r7, #0]
 8000c8a:	4403      	add	r3, r0
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*3+2];
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	683a      	ldr	r2, [r7, #0]
 8000c96:	4413      	add	r3, r2
 8000c98:	6819      	ldr	r1, [r3, #0]
 8000c9a:	697a      	ldr	r2, [r7, #20]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	4413      	add	r3, r2
 8000ca2:	3302      	adds	r3, #2
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000cac:	4618      	mov	r0, r3
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	683a      	ldr	r2, [r7, #0]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	ea41 0200 	orr.w	r2, r1, r0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	e01f      	b.n	8000cfe <ad7606_spi_data_read+0x206>
			} else {
				data[i] = (uint32_t)dev->data[i*2] << 8;
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000cca:	4619      	mov	r1, r3
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	683a      	ldr	r2, [r7, #0]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	020a      	lsls	r2, r1, #8
 8000cd6:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*2+1];
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	683a      	ldr	r2, [r7, #0]
 8000cde:	4413      	add	r3, r2
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	6879      	ldr	r1, [r7, #4]
 8000cea:	440b      	add	r3, r1
 8000cec:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	6839      	ldr	r1, [r7, #0]
 8000cf8:	440b      	add	r3, r1
 8000cfa:	4302      	orrs	r2, r0
 8000cfc:	601a      	str	r2, [r3, #0]
		for(i = 0; i < nchannels; i++) {
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	3301      	adds	r3, #1
 8000d02:	617b      	str	r3, [r7, #20]
 8000d04:	7c7b      	ldrb	r3, [r7, #17]
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	db98      	blt.n	8000c3e <ad7606_spi_data_read+0x146>
			}
		}
		break;
 8000d0c:	e004      	b.n	8000d18 <ad7606_spi_data_read+0x220>
	default:
		ret = -ENOTSUP;
 8000d0e:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8000d12:	61bb      	str	r3, [r7, #24]
		break;
 8000d14:	e000      	b.n	8000d18 <ad7606_spi_data_read+0x220>
		break;
 8000d16:	bf00      	nop
	};

	return ret;
 8000d18:	69bb      	ldr	r3, [r7, #24]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3720      	adds	r7, #32
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	0800af64 	.word	0x0800af64
 8000d28:	2000020c 	.word	0x2000020c

08000d2c <ad7606_read>:
 *                  -ETIME - Timeout while waiting for the BUSY signal.
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_read(struct ad7606_dev *dev, uint32_t * data)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t busy;
	uint32_t timeout = tconv_max[AD7606_OSR_256];
 8000d36:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 8000d3a:	617b      	str	r3, [r7, #20]

	ret = ad7606_convst(dev);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fea9 	bl	8000a94 <ad7606_convst>
 8000d42:	6138      	str	r0, [r7, #16]
	if (ret < 0)
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	da01      	bge.n	8000d4e <ad7606_read+0x22>
		return ret;
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	e038      	b.n	8000dc0 <ad7606_read+0x94>

	if (dev->gpio_busy) {
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d022      	beq.n	8000d9c <ad7606_read+0x70>
		/* Wait for BUSY falling edge */
		while(timeout) {
 8000d56:	e016      	b.n	8000d86 <ad7606_read+0x5a>
			ret = no_os_gpio_get_value(dev->gpio_busy, &busy);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	f107 020f 	add.w	r2, r7, #15
 8000d60:	4611      	mov	r1, r2
 8000d62:	4618      	mov	r0, r3
 8000d64:	f002 fa68 	bl	8003238 <no_os_gpio_get_value>
 8000d68:	6138      	str	r0, [r7, #16]
			if (ret < 0)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	da01      	bge.n	8000d74 <ad7606_read+0x48>
				return ret;
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	e025      	b.n	8000dc0 <ad7606_read+0x94>

			if (busy == 0)
 8000d74:	7bfb      	ldrb	r3, [r7, #15]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d009      	beq.n	8000d8e <ad7606_read+0x62>
				break;

			no_os_udelay(1);
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f003 f9ee 	bl	800415c <no_os_udelay>
			timeout--;
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	617b      	str	r3, [r7, #20]
		while(timeout) {
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d1e5      	bne.n	8000d58 <ad7606_read+0x2c>
 8000d8c:	e000      	b.n	8000d90 <ad7606_read+0x64>
				break;
 8000d8e:	bf00      	nop
		}

		if (timeout == 0)
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d10f      	bne.n	8000db6 <ad7606_read+0x8a>
			return -ETIME;
 8000d96:	f06f 033d 	mvn.w	r3, #61	@ 0x3d
 8000d9a:	e011      	b.n	8000dc0 <ad7606_read+0x94>
	} else {
		/* wait CONV time */
		no_os_udelay(tconv_max[dev->oversampling.os_ratio]);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8000da2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	461a      	mov	r2, r3
 8000daa:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <ad7606_read+0x9c>)
 8000dac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f003 f9d3 	bl	800415c <no_os_udelay>
	}

	return ad7606_spi_data_read(dev, data);
 8000db6:	6839      	ldr	r1, [r7, #0]
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f7ff fe9d 	bl	8000af8 <ad7606_spi_data_read>
 8000dbe:	4603      	mov	r3, r0
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3718      	adds	r7, #24
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	0800b03c 	.word	0x0800b03c

08000dcc <ad7606_reset_settings>:

/* Internal function to reset device settings to default state after chip reset. */
static inline void ad7606_reset_settings(struct ad7606_dev *dev)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	int i;
	const struct ad7606_range *rt = dev->sw_mode ?
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d00c      	beq.n	8000df8 <ad7606_reset_settings+0x2c>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000de4:	4619      	mov	r1, r3
 8000de6:	4a5c      	ldr	r2, [pc, #368]	@ (8000f58 <ad7606_reset_settings+0x18c>)
 8000de8:	460b      	mov	r3, r1
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	440b      	add	r3, r1
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	4413      	add	r3, r2
 8000df2:	3310      	adds	r3, #16
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	e00b      	b.n	8000e10 <ad7606_reset_settings+0x44>
						ad7606_chip_info_tbl[dev->device_id].hw_range_table;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000dfe:	4619      	mov	r1, r3
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8000e00:	4a55      	ldr	r2, [pc, #340]	@ (8000f58 <ad7606_reset_settings+0x18c>)
 8000e02:	460b      	mov	r3, r1
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	440b      	add	r3, r1
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	4413      	add	r3, r2
 8000e0c:	3308      	adds	r3, #8
 8000e0e:	681b      	ldr	r3, [r3, #0]
	const struct ad7606_range *rt = dev->sw_mode ?
 8000e10:	60bb      	str	r3, [r7, #8]

	for(i = 0; i < dev->num_channels; i++) {
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	e037      	b.n	8000e88 <ad7606_reset_settings+0xbc>
		if (dev->sw_mode)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d010      	beq.n	8000e44 <ad7606_reset_settings+0x78>
			dev->range_ch[i] = rt[3];
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8000e28:	6879      	ldr	r1, [r7, #4]
 8000e2a:	68fa      	ldr	r2, [r7, #12]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	4413      	add	r3, r2
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	440b      	add	r3, r1
 8000e36:	3348      	adds	r3, #72	@ 0x48
 8000e38:	3304      	adds	r3, #4
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e3e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e42:	e00c      	b.n	8000e5e <ad7606_reset_settings+0x92>
		else
			dev->range_ch[i] = rt[0];
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	4413      	add	r3, r2
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	440b      	add	r3, r1
 8000e52:	3348      	adds	r3, #72	@ 0x48
 8000e54:	68ba      	ldr	r2, [r7, #8]
 8000e56:	3304      	adds	r3, #4
 8000e58:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		dev->offset_ch[i] = 0;
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	4413      	add	r3, r2
 8000e64:	3333      	adds	r3, #51	@ 0x33
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
		dev->phase_ch[i] = 0;
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	4413      	add	r3, r2
 8000e70:	333b      	adds	r3, #59	@ 0x3b
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]
		dev->gain_ch[i] = 0;
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	3343      	adds	r3, #67	@ 0x43
 8000e7e:	2200      	movs	r2, #0
 8000e80:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < dev->num_channels; i++) {
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	3301      	adds	r3, #1
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8000e8e:	461a      	mov	r2, r3
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4293      	cmp	r3, r2
 8000e94:	dbc0      	blt.n	8000e18 <ad7606_reset_settings+0x4c>
	}

	dev->oversampling.os_ratio = AD7606_OSR_1;
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8000e9c:	f36f 1307 	bfc	r3, #4, #4
 8000ea0:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	dev->oversampling.os_pad = 0;
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8000eaa:	f36f 0303 	bfc	r3, #0, #4
 8000eae:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	dev->config.op_mode = AD7606_NORMAL;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	dev->config.dout_format = AD7606_2_DOUT;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	dev->config.ext_os_clock = false;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	dev->config.status_header = false;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	dev->digital_diag_enable.rom_crc_err_en = true;
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.mm_crc_err_en = false;
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ee6:	f36f 0341 	bfc	r3, #1, #1
 8000eea:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.int_crc_err_en = false;
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ef4:	f36f 0382 	bfc	r3, #2, #1
 8000ef8:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.spi_write_err_en = false;
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f02:	f36f 03c3 	bfc	r3, #3, #1
 8000f06:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.spi_read_err_en = false;
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f10:	f36f 1304 	bfc	r3, #4, #1
 8000f14:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.busy_stuck_high_err_en = false;
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f1e:	f36f 1345 	bfc	r3, #5, #1
 8000f22:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.clk_fs_os_counter_en = false;
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f2c:	f36f 1386 	bfc	r3, #6, #1
 8000f30:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.interface_check_en = false;
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f3a:	f36f 13c7 	bfc	r3, #7, #1
 8000f3e:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->reg_mode = false;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2200      	movs	r2, #0
 8000f46:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
}
 8000f4a:	bf00      	nop
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	0800af64 	.word	0x0800af64

08000f5c <ad7606_reset>:
 * @return ret - return code.
 *         Example: -EIO - Reset GPIO not available.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_reset(struct ad7606_dev *dev)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	int32_t ret;

	ret = no_os_gpio_set_value(dev->gpio_reset, 1);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	2101      	movs	r1, #1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f002 f93e 	bl	80031ec <no_os_gpio_set_value>
 8000f70:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	da01      	bge.n	8000f7c <ad7606_reset+0x20>
		return ret;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	e012      	b.n	8000fa2 <ad7606_reset+0x46>

	no_os_udelay(3);
 8000f7c:	2003      	movs	r0, #3
 8000f7e:	f003 f8ed 	bl	800415c <no_os_udelay>

	ret = no_os_gpio_set_value(dev->gpio_reset, 0);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2100      	movs	r1, #0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f002 f92f 	bl	80031ec <no_os_gpio_set_value>
 8000f8e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	da01      	bge.n	8000f9a <ad7606_reset+0x3e>
		return ret;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	e003      	b.n	8000fa2 <ad7606_reset+0x46>

	ad7606_reset_settings(dev);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ff16 	bl	8000dcc <ad7606_reset_settings>

	return ret;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <ad7606_request_gpios>:

/* Internal function that initializes GPIOs. */
static int32_t ad7606_request_gpios(struct ad7606_dev *dev,
				    struct ad7606_init_param *init_param)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
	int32_t ret;

	ret = no_os_gpio_get_optional(&dev->gpio_reset, init_param->gpio_reset);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	1d1a      	adds	r2, r3, #4
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	6a1b      	ldr	r3, [r3, #32]
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4610      	mov	r0, r2
 8000fc2:	f002 f872 	bl	80030aa <no_os_gpio_get_optional>
 8000fc6:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	da01      	bge.n	8000fd2 <ad7606_request_gpios+0x26>
		return ret;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	e11a      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_reset) {
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d00b      	beq.n	8000ff2 <ad7606_request_gpios+0x46>
		ret = no_os_gpio_direction_output(dev->gpio_reset, NO_OS_GPIO_LOW);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 f8dd 	bl	80031a0 <no_os_gpio_direction_output>
 8000fe6:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	da01      	bge.n	8000ff2 <ad7606_request_gpios+0x46>
			return ret;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	e10a      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_convst, init_param->gpio_convst);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f103 0208 	add.w	r2, r3, #8
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4610      	mov	r0, r2
 8001000:	f002 f853 	bl	80030aa <no_os_gpio_get_optional>
 8001004:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	2b00      	cmp	r3, #0
 800100a:	da01      	bge.n	8001010 <ad7606_request_gpios+0x64>
		return ret;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	e0fb      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_convst) {
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	689b      	ldr	r3, [r3, #8]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00b      	beq.n	8001030 <ad7606_request_gpios+0x84>
		ret = no_os_gpio_direction_output(dev->gpio_convst, NO_OS_GPIO_LOW);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f002 f8be 	bl	80031a0 <no_os_gpio_direction_output>
 8001024:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	2b00      	cmp	r3, #0
 800102a:	da01      	bge.n	8001030 <ad7606_request_gpios+0x84>
			return ret;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	e0eb      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_busy, init_param->gpio_busy);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f103 020c 	add.w	r2, r3, #12
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800103a:	4619      	mov	r1, r3
 800103c:	4610      	mov	r0, r2
 800103e:	f002 f834 	bl	80030aa <no_os_gpio_get_optional>
 8001042:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	2b00      	cmp	r3, #0
 8001048:	da01      	bge.n	800104e <ad7606_request_gpios+0xa2>
		return ret;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	e0dc      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_busy) {
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d00a      	beq.n	800106c <ad7606_request_gpios+0xc0>
		ret = no_os_gpio_direction_input(dev->gpio_busy);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	4618      	mov	r0, r3
 800105c:	f002 f87e 	bl	800315c <no_os_gpio_direction_input>
 8001060:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2b00      	cmp	r3, #0
 8001066:	da01      	bge.n	800106c <ad7606_request_gpios+0xc0>
			return ret;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	e0cd      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_stby_n, init_param->gpio_stby_n);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f103 0210 	add.w	r2, r3, #16
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001076:	4619      	mov	r1, r3
 8001078:	4610      	mov	r0, r2
 800107a:	f002 f816 	bl	80030aa <no_os_gpio_get_optional>
 800107e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2b00      	cmp	r3, #0
 8001084:	da01      	bge.n	800108a <ad7606_request_gpios+0xde>
		return ret;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	e0be      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_stby_n) {
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d00b      	beq.n	80010aa <ad7606_request_gpios+0xfe>
		ret = no_os_gpio_direction_output(dev->gpio_stby_n, NO_OS_GPIO_HIGH);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	691b      	ldr	r3, [r3, #16]
 8001096:	2101      	movs	r1, #1
 8001098:	4618      	mov	r0, r3
 800109a:	f002 f881 	bl	80031a0 <no_os_gpio_direction_output>
 800109e:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	da01      	bge.n	80010aa <ad7606_request_gpios+0xfe>
			return ret;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	e0ae      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_range, init_param->gpio_range);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f103 0214 	add.w	r2, r3, #20
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b4:	4619      	mov	r1, r3
 80010b6:	4610      	mov	r0, r2
 80010b8:	f001 fff7 	bl	80030aa <no_os_gpio_get_optional>
 80010bc:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	da01      	bge.n	80010c8 <ad7606_request_gpios+0x11c>
		return ret;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	e09f      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_range) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d00b      	beq.n	80010e8 <ad7606_request_gpios+0x13c>
		ret = no_os_gpio_direction_output(dev->gpio_range, NO_OS_GPIO_LOW);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	695b      	ldr	r3, [r3, #20]
 80010d4:	2100      	movs	r1, #0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f002 f862 	bl	80031a0 <no_os_gpio_direction_output>
 80010dc:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	da01      	bge.n	80010e8 <ad7606_request_gpios+0x13c>
			return ret;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	e08f      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	if (!ad7606_chip_info_tbl[dev->device_id].has_oversampling)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80010ee:	4619      	mov	r1, r3
 80010f0:	4a47      	ldr	r2, [pc, #284]	@ (8001210 <ad7606_request_gpios+0x264>)
 80010f2:	460b      	mov	r3, r1
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	440b      	add	r3, r1
 80010f8:	00db      	lsls	r3, r3, #3
 80010fa:	4413      	add	r3, r2
 80010fc:	3303      	adds	r3, #3
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	f083 0301 	eor.w	r3, r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <ad7606_request_gpios+0x162>
		return ret;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	e07c      	b.n	8001208 <ad7606_request_gpios+0x25c>

	ret = no_os_gpio_get_optional(&dev->gpio_os0, init_param->gpio_os0);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f103 0218 	add.w	r2, r3, #24
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001118:	4619      	mov	r1, r3
 800111a:	4610      	mov	r0, r2
 800111c:	f001 ffc5 	bl	80030aa <no_os_gpio_get_optional>
 8001120:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2b00      	cmp	r3, #0
 8001126:	da01      	bge.n	800112c <ad7606_request_gpios+0x180>
		return ret;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	e06d      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os0) {
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d00b      	beq.n	800114c <ad7606_request_gpios+0x1a0>
		ret = no_os_gpio_direction_output(dev->gpio_os0, NO_OS_GPIO_LOW);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f002 f830 	bl	80031a0 <no_os_gpio_direction_output>
 8001140:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2b00      	cmp	r3, #0
 8001146:	da01      	bge.n	800114c <ad7606_request_gpios+0x1a0>
			return ret;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	e05d      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_os1, init_param->gpio_os1);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f103 021c 	add.w	r2, r3, #28
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001156:	4619      	mov	r1, r3
 8001158:	4610      	mov	r0, r2
 800115a:	f001 ffa6 	bl	80030aa <no_os_gpio_get_optional>
 800115e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2b00      	cmp	r3, #0
 8001164:	da01      	bge.n	800116a <ad7606_request_gpios+0x1be>
		return ret;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	e04e      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os1) {
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d00b      	beq.n	800118a <ad7606_request_gpios+0x1de>
		ret = no_os_gpio_direction_output(dev->gpio_os1, NO_OS_GPIO_LOW);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f002 f811 	bl	80031a0 <no_os_gpio_direction_output>
 800117e:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	da01      	bge.n	800118a <ad7606_request_gpios+0x1de>
			return ret;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	e03e      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_os2, init_param->gpio_os2);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f103 0220 	add.w	r2, r3, #32
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001194:	4619      	mov	r1, r3
 8001196:	4610      	mov	r0, r2
 8001198:	f001 ff87 	bl	80030aa <no_os_gpio_get_optional>
 800119c:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	da01      	bge.n	80011a8 <ad7606_request_gpios+0x1fc>
		return ret;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	e02f      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os2) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d00b      	beq.n	80011c8 <ad7606_request_gpios+0x21c>
		ret = no_os_gpio_direction_output(dev->gpio_os2, NO_OS_GPIO_LOW);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 fff2 	bl	80031a0 <no_os_gpio_direction_output>
 80011bc:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	da01      	bge.n	80011c8 <ad7606_request_gpios+0x21c>
			return ret;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	e01f      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_par_ser, init_param->gpio_par_ser);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d2:	4619      	mov	r1, r3
 80011d4:	4610      	mov	r0, r2
 80011d6:	f001 ff68 	bl	80030aa <no_os_gpio_get_optional>
 80011da:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	da01      	bge.n	80011e6 <ad7606_request_gpios+0x23a>
		return ret;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	e010      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_par_ser) {
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00b      	beq.n	8001206 <ad7606_request_gpios+0x25a>
		/* Driver currently supports only serial interface, therefore,
		 * if available, pull the GPIO HIGH. */
		ret = no_os_gpio_direction_output(dev->gpio_par_ser, NO_OS_GPIO_HIGH);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f2:	2101      	movs	r1, #1
 80011f4:	4618      	mov	r0, r3
 80011f6:	f001 ffd3 	bl	80031a0 <no_os_gpio_direction_output>
 80011fa:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	da01      	bge.n	8001206 <ad7606_request_gpios+0x25a>
			return ret;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	e000      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	return ret;
 8001206:	68fb      	ldr	r3, [r7, #12]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	0800af64 	.word	0x0800af64

08001214 <ad7606_set_oversampling>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_oversampling(struct ad7606_dev *dev,
				struct ad7606_oversampling oversampling)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	7039      	strb	r1, [r7, #0]
	int32_t ret;
	uint8_t val;

	if (dev->sw_mode) {
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001224:	2b00      	cmp	r3, #0
 8001226:	d036      	beq.n	8001296 <ad7606_set_oversampling+0x82>
		val = no_os_field_prep(AD7606_OS_RATIO_MSK, oversampling.os_ratio);
 8001228:	f04f 33ff 	mov.w	r3, #4294967295
 800122c:	613b      	str	r3, [r7, #16]
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	071b      	lsls	r3, r3, #28
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	0f1b      	lsrs	r3, r3, #28
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	783b      	ldrb	r3, [r7, #0]
 800123e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001242:	b2db      	uxtb	r3, r3
 8001244:	4619      	mov	r1, r3
 8001246:	4610      	mov	r0, r2
 8001248:	f002 ff62 	bl	8004110 <no_os_field_prep>
 800124c:	4603      	mov	r3, r0
 800124e:	73fb      	strb	r3, [r7, #15]
		val |= no_os_field_prep(AD7606_OS_PAD_MSK, oversampling.os_pad);
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
 8001254:	60bb      	str	r3, [r7, #8]
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	071b      	lsls	r3, r3, #28
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	0e1b      	lsrs	r3, r3, #24
 8001260:	60bb      	str	r3, [r7, #8]
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	783b      	ldrb	r3, [r7, #0]
 8001266:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800126a:	b2db      	uxtb	r3, r3
 800126c:	4619      	mov	r1, r3
 800126e:	4610      	mov	r0, r2
 8001270:	f002 ff4e 	bl	8004110 <no_os_field_prep>
 8001274:	4603      	mov	r3, r0
 8001276:	b2da      	uxtb	r2, r3
 8001278:	7bfb      	ldrb	r3, [r7, #15]
 800127a:	4313      	orrs	r3, r2
 800127c:	73fb      	strb	r3, [r7, #15]
		ret = ad7606_spi_reg_write(dev, AD7606_REG_OVERSAMPLING, val);
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	461a      	mov	r2, r3
 8001282:	2108      	movs	r1, #8
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff fa17 	bl	80006b8 <ad7606_spi_reg_write>
 800128a:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	2b00      	cmp	r3, #0
 8001290:	da49      	bge.n	8001326 <ad7606_set_oversampling+0x112>
			return ret;
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	e04c      	b.n	8001330 <ad7606_set_oversampling+0x11c>
	} else {
		/* In hardware mode, OSR 128 and 256 are not avaialable */
		if (oversampling.os_ratio > AD7606_OSR_64)
 8001296:	783b      	ldrb	r3, [r7, #0]
 8001298:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b06      	cmp	r3, #6
 80012a0:	d904      	bls.n	80012ac <ad7606_set_oversampling+0x98>
			oversampling.os_ratio = AD7606_OSR_64;
 80012a2:	783b      	ldrb	r3, [r7, #0]
 80012a4:	2206      	movs	r2, #6
 80012a6:	f362 1307 	bfi	r3, r2, #4, #4
 80012aa:	703b      	strb	r3, [r7, #0]

		ret = no_os_gpio_set_value(dev->gpio_os0,
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	699a      	ldr	r2, [r3, #24]
					   ((oversampling.os_ratio & 0x01) >> 0));
 80012b0:	783b      	ldrb	r3, [r7, #0]
 80012b2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012b6:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os0,
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4619      	mov	r1, r3
 80012c0:	4610      	mov	r0, r2
 80012c2:	f001 ff93 	bl	80031ec <no_os_gpio_set_value>
 80012c6:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	da01      	bge.n	80012d2 <ad7606_set_oversampling+0xbe>
			return ret;
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	e02e      	b.n	8001330 <ad7606_set_oversampling+0x11c>

		ret = no_os_gpio_set_value(dev->gpio_os1,
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69da      	ldr	r2, [r3, #28]
					   ((oversampling.os_ratio & 0x02) >> 1));
 80012d6:	783b      	ldrb	r3, [r7, #0]
 80012d8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	105b      	asrs	r3, r3, #1
 80012e0:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os1,
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4619      	mov	r1, r3
 80012ea:	4610      	mov	r0, r2
 80012ec:	f001 ff7e 	bl	80031ec <no_os_gpio_set_value>
 80012f0:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	da01      	bge.n	80012fc <ad7606_set_oversampling+0xe8>
			return ret;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	e019      	b.n	8001330 <ad7606_set_oversampling+0x11c>

		ret = no_os_gpio_set_value(dev->gpio_os2,
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a1a      	ldr	r2, [r3, #32]
					   ((oversampling.os_ratio & 0x04) >> 2));
 8001300:	783b      	ldrb	r3, [r7, #0]
 8001302:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001306:	b2db      	uxtb	r3, r3
 8001308:	109b      	asrs	r3, r3, #2
 800130a:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os2,
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4619      	mov	r1, r3
 8001314:	4610      	mov	r0, r2
 8001316:	f001 ff69 	bl	80031ec <no_os_gpio_set_value>
 800131a:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	2b00      	cmp	r3, #0
 8001320:	da01      	bge.n	8001326 <ad7606_set_oversampling+0x112>
			return ret;
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	e004      	b.n	8001330 <ad7606_set_oversampling+0x11c>
	}

	dev->oversampling = oversampling;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	783a      	ldrb	r2, [r7, #0]
 800132a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	return 0;
 800132e:	2300      	movs	r3, #0
}
 8001330:	4618      	mov	r0, r3
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <ad7606_find_range>:

/* Internal function to find the index of a given operation range in the
 * operation range table specific to a device. */
static int8_t ad7606_find_range(struct ad7606_dev *dev,
				struct ad7606_range range)
{
 8001338:	b480      	push	{r7}
 800133a:	b089      	sub	sp, #36	@ 0x24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	4638      	mov	r0, r7
 8001342:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t i;
	int8_t v = -1;
 8001346:	23ff      	movs	r3, #255	@ 0xff
 8001348:	77bb      	strb	r3, [r7, #30]
	const struct ad7606_range *rt = dev->sw_mode ?
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001350:	2b00      	cmp	r3, #0
 8001352:	d00c      	beq.n	800136e <ad7606_find_range+0x36>
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800135a:	4619      	mov	r1, r3
 800135c:	4a39      	ldr	r2, [pc, #228]	@ (8001444 <ad7606_find_range+0x10c>)
 800135e:	460b      	mov	r3, r1
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	440b      	add	r3, r1
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	4413      	add	r3, r2
 8001368:	3310      	adds	r3, #16
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	e00b      	b.n	8001386 <ad7606_find_range+0x4e>
						ad7606_chip_info_tbl[dev->device_id].hw_range_table;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001374:	4619      	mov	r1, r3
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001376:	4a33      	ldr	r2, [pc, #204]	@ (8001444 <ad7606_find_range+0x10c>)
 8001378:	460b      	mov	r3, r1
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	440b      	add	r3, r1
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	4413      	add	r3, r2
 8001382:	3308      	adds	r3, #8
 8001384:	681b      	ldr	r3, [r3, #0]
	const struct ad7606_range *rt = dev->sw_mode ?
 8001386:	61bb      	str	r3, [r7, #24]

	uint32_t rtsz = dev->sw_mode ?
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
			ad7606_chip_info_tbl[dev->device_id].sw_range_table_sz:
 800138e:	2b00      	cmp	r3, #0
 8001390:	d00c      	beq.n	80013ac <ad7606_find_range+0x74>
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001398:	4619      	mov	r1, r3
 800139a:	4a2a      	ldr	r2, [pc, #168]	@ (8001444 <ad7606_find_range+0x10c>)
 800139c:	460b      	mov	r3, r1
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	440b      	add	r3, r1
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4413      	add	r3, r2
 80013a6:	3314      	adds	r3, #20
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	e00b      	b.n	80013c4 <ad7606_find_range+0x8c>
			ad7606_chip_info_tbl[dev->device_id].hw_range_table_sz;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80013b2:	4619      	mov	r1, r3
			ad7606_chip_info_tbl[dev->device_id].sw_range_table_sz:
 80013b4:	4a23      	ldr	r2, [pc, #140]	@ (8001444 <ad7606_find_range+0x10c>)
 80013b6:	460b      	mov	r3, r1
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	440b      	add	r3, r1
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4413      	add	r3, r2
 80013c0:	330c      	adds	r3, #12
 80013c2:	681b      	ldr	r3, [r3, #0]
	uint32_t rtsz = dev->sw_mode ?
 80013c4:	617b      	str	r3, [r7, #20]

	for (i = 0; i < rtsz; i++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	77fb      	strb	r3, [r7, #31]
 80013ca:	e02e      	b.n	800142a <ad7606_find_range+0xf2>
		if (range.min != rt[i].min)
 80013cc:	6839      	ldr	r1, [r7, #0]
 80013ce:	7ffa      	ldrb	r2, [r7, #31]
 80013d0:	4613      	mov	r3, r2
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	4413      	add	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	461a      	mov	r2, r3
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	4413      	add	r3, r2
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d11a      	bne.n	800141a <ad7606_find_range+0xe2>
			continue;
		if (range.max != rt[i].max)
 80013e4:	6879      	ldr	r1, [r7, #4]
 80013e6:	7ffa      	ldrb	r2, [r7, #31]
 80013e8:	4613      	mov	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4413      	add	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	461a      	mov	r2, r3
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	4413      	add	r3, r2
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4299      	cmp	r1, r3
 80013fa:	d110      	bne.n	800141e <ad7606_find_range+0xe6>
			continue;
		if (range.differential != rt[i].differential)
 80013fc:	7a39      	ldrb	r1, [r7, #8]
 80013fe:	7ffa      	ldrb	r2, [r7, #31]
 8001400:	4613      	mov	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	4413      	add	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	461a      	mov	r2, r3
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	4413      	add	r3, r2
 800140e:	7a1b      	ldrb	r3, [r3, #8]
 8001410:	4299      	cmp	r1, r3
 8001412:	d106      	bne.n	8001422 <ad7606_find_range+0xea>
			continue;
		v = i;
 8001414:	7ffb      	ldrb	r3, [r7, #31]
 8001416:	77bb      	strb	r3, [r7, #30]
		break;
 8001418:	e00b      	b.n	8001432 <ad7606_find_range+0xfa>
			continue;
 800141a:	bf00      	nop
 800141c:	e002      	b.n	8001424 <ad7606_find_range+0xec>
			continue;
 800141e:	bf00      	nop
 8001420:	e000      	b.n	8001424 <ad7606_find_range+0xec>
			continue;
 8001422:	bf00      	nop
	for (i = 0; i < rtsz; i++) {
 8001424:	7ffb      	ldrb	r3, [r7, #31]
 8001426:	3301      	adds	r3, #1
 8001428:	77fb      	strb	r3, [r7, #31]
 800142a:	7ffb      	ldrb	r3, [r7, #31]
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	429a      	cmp	r2, r3
 8001430:	d8cc      	bhi.n	80013cc <ad7606_find_range+0x94>
	}

	return v;
 8001432:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3724      	adds	r7, #36	@ 0x24
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	0800af64 	.word	0x0800af64

08001448 <ad7606_set_ch_range>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_range(struct ad7606_dev *dev, uint8_t ch,
			    struct ad7606_range range)
{
 8001448:	b082      	sub	sp, #8
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	f107 0020 	add.w	r0, r7, #32
 8001456:	e880 000c 	stmia.w	r0, {r2, r3}
 800145a:	460b      	mov	r3, r1
 800145c:	70fb      	strb	r3, [r7, #3]
	int value;
	int32_t ret;

	if (range.min > range.max)
 800145e:	6a3a      	ldr	r2, [r7, #32]
 8001460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001462:	429a      	cmp	r2, r3
 8001464:	dd02      	ble.n	800146c <ad7606_set_ch_range+0x24>
		return -EINVAL;
 8001466:	f06f 0315 	mvn.w	r3, #21
 800146a:	e066      	b.n	800153a <ad7606_set_ch_range+0xf2>

	if (ch >= dev->num_channels)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001472:	78fa      	ldrb	r2, [r7, #3]
 8001474:	429a      	cmp	r2, r3
 8001476:	d302      	bcc.n	800147e <ad7606_set_ch_range+0x36>
		return -EINVAL;
 8001478:	f06f 0315 	mvn.w	r3, #21
 800147c:	e05d      	b.n	800153a <ad7606_set_ch_range+0xf2>

	value = ad7606_find_range(dev, range);
 800147e:	f107 0320 	add.w	r3, r7, #32
 8001482:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff ff57 	bl	8001338 <ad7606_find_range>
 800148a:	4603      	mov	r3, r0
 800148c:	613b      	str	r3, [r7, #16]
	if (value < 0)
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	2b00      	cmp	r3, #0
 8001492:	da02      	bge.n	800149a <ad7606_set_ch_range+0x52>
		return -EINVAL;
 8001494:	f06f 0315 	mvn.w	r3, #21
 8001498:	e04f      	b.n	800153a <ad7606_set_ch_range+0xf2>

	if (dev->sw_mode)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d02d      	beq.n	8001500 <ad7606_set_ch_range+0xb8>
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 80014a4:	78fb      	ldrb	r3, [r7, #3]
 80014a6:	085b      	lsrs	r3, r3, #1
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	3303      	adds	r3, #3
 80014ac:	4618      	mov	r0, r3
					    AD7606_RANGE_CH_MSK(ch),
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	071b      	lsls	r3, r3, #28
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	0f1b      	lsrs	r3, r3, #28
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	78fb      	ldrb	r3, [r7, #3]
 80014c4:	f003 0301 	and.w	r3, r3, #1
 80014c8:	009b      	lsls	r3, r3, #2
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 80014ca:	fa02 f103 	lsl.w	r1, r2, r3
					    AD7606_RANGE_CH_MODE(ch, value));
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	071b      	lsls	r3, r3, #28
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	0f1b      	lsrs	r3, r3, #28
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	401a      	ands	r2, r3
 80014e6:	78fb      	ldrb	r3, [r7, #3]
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	009b      	lsls	r3, r3, #2
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	460a      	mov	r2, r1
 80014f4:	4601      	mov	r1, r0
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff f93a 	bl	8000770 <ad7606_spi_write_mask>
 80014fc:	6178      	str	r0, [r7, #20]
 80014fe:	e008      	b.n	8001512 <ad7606_set_ch_range+0xca>
	else
		ret = no_os_gpio_set_value(dev->gpio_range, value);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	695b      	ldr	r3, [r3, #20]
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	4611      	mov	r1, r2
 800150a:	4618      	mov	r0, r3
 800150c:	f001 fe6e 	bl	80031ec <no_os_gpio_set_value>
 8001510:	6178      	str	r0, [r7, #20]

	if (ret)
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <ad7606_set_ch_range+0xd4>
		return ret;
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	e00e      	b.n	800153a <ad7606_set_ch_range+0xf2>

	dev->range_ch[ch] = range;
 800151c:	78fa      	ldrb	r2, [r7, #3]
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	4613      	mov	r3, r2
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	4413      	add	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	440b      	add	r3, r1
 800152a:	3348      	adds	r3, #72	@ 0x48
 800152c:	3304      	adds	r3, #4
 800152e:	f107 0220 	add.w	r2, r7, #32
 8001532:	ca07      	ldmia	r2, {r0, r1, r2}
 8001534:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	return ret;
 8001538:	697b      	ldr	r3, [r7, #20]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3718      	adds	r7, #24
 800153e:	46bd      	mov	sp, r7
 8001540:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001544:	b002      	add	sp, #8
 8001546:	4770      	bx	lr

08001548 <ad7606_set_ch_offset>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_offset(struct ad7606_dev *dev, uint8_t ch,
			     int8_t offset)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	70fb      	strb	r3, [r7, #3]
 8001554:	4613      	mov	r3, r2
 8001556:	70bb      	strb	r3, [r7, #2]
	int ret;
	uint8_t value = (uint8_t)(offset - 0x80);
 8001558:	78bb      	ldrb	r3, [r7, #2]
 800155a:	3b80      	subs	r3, #128	@ 0x80
 800155c:	73fb      	strb	r3, [r7, #15]

	if (ch >= dev->num_channels)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001564:	78fa      	ldrb	r2, [r7, #3]
 8001566:	429a      	cmp	r2, r3
 8001568:	d302      	bcc.n	8001570 <ad7606_set_ch_offset+0x28>
		return -EINVAL;
 800156a:	f06f 0315 	mvn.w	r3, #21
 800156e:	e01f      	b.n	80015b0 <ad7606_set_ch_offset+0x68>

	if (!dev->sw_mode)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001576:	f083 0301 	eor.w	r3, r3, #1
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <ad7606_set_ch_offset+0x3e>
		return -ENOTSUP;
 8001580:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001584:	e014      	b.n	80015b0 <ad7606_set_ch_offset+0x68>

	ret = ad7606_spi_reg_write(dev, AD7606_REG_OFFSET_CH(ch), value);
 8001586:	78fb      	ldrb	r3, [r7, #3]
 8001588:	3311      	adds	r3, #17
 800158a:	b2db      	uxtb	r3, r3
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	4619      	mov	r1, r3
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff f891 	bl	80006b8 <ad7606_spi_reg_write>
 8001596:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	2b00      	cmp	r3, #0
 800159c:	da01      	bge.n	80015a2 <ad7606_set_ch_offset+0x5a>
		return ret;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	e006      	b.n	80015b0 <ad7606_set_ch_offset+0x68>

	dev->offset_ch[ch] = offset;
 80015a2:	78fb      	ldrb	r3, [r7, #3]
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	4413      	add	r3, r2
 80015a8:	78ba      	ldrb	r2, [r7, #2]
 80015aa:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

	return ret;
 80015ae:	68bb      	ldr	r3, [r7, #8]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <ad7606_set_ch_phase>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_phase(struct ad7606_dev *dev, uint8_t ch,
			    uint8_t phase)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	70fb      	strb	r3, [r7, #3]
 80015c4:	4613      	mov	r3, r2
 80015c6:	70bb      	strb	r3, [r7, #2]
	int ret;

	if (ch >= dev->num_channels)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80015ce:	78fa      	ldrb	r2, [r7, #3]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d302      	bcc.n	80015da <ad7606_set_ch_phase+0x22>
		return -EINVAL;
 80015d4:	f06f 0315 	mvn.w	r3, #21
 80015d8:	e01f      	b.n	800161a <ad7606_set_ch_phase+0x62>

	if (!dev->sw_mode)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80015e0:	f083 0301 	eor.w	r3, r3, #1
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d002      	beq.n	80015f0 <ad7606_set_ch_phase+0x38>
		return -ENOTSUP;
 80015ea:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80015ee:	e014      	b.n	800161a <ad7606_set_ch_phase+0x62>

	ret = ad7606_spi_reg_write(dev, AD7606_REG_PHASE_CH(ch), phase);
 80015f0:	78fb      	ldrb	r3, [r7, #3]
 80015f2:	3319      	adds	r3, #25
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	78ba      	ldrb	r2, [r7, #2]
 80015f8:	4619      	mov	r1, r3
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff f85c 	bl	80006b8 <ad7606_spi_reg_write>
 8001600:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2b00      	cmp	r3, #0
 8001606:	da01      	bge.n	800160c <ad7606_set_ch_phase+0x54>
		return ret;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	e006      	b.n	800161a <ad7606_set_ch_phase+0x62>

	dev->phase_ch[ch] = phase;
 800160c:	78fb      	ldrb	r3, [r7, #3]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	4413      	add	r3, r2
 8001612:	78ba      	ldrb	r2, [r7, #2]
 8001614:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

	return ret;
 8001618:	68fb      	ldr	r3, [r7, #12]
}
 800161a:	4618      	mov	r0, r3
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <ad7606_set_ch_gain>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_gain(struct ad7606_dev *dev, uint8_t ch,
			   uint8_t gain)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b084      	sub	sp, #16
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	460b      	mov	r3, r1
 800162c:	70fb      	strb	r3, [r7, #3]
 800162e:	4613      	mov	r3, r2
 8001630:	70bb      	strb	r3, [r7, #2]
	int ret;

	if (ch >= dev->num_channels)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001638:	78fa      	ldrb	r2, [r7, #3]
 800163a:	429a      	cmp	r2, r3
 800163c:	d302      	bcc.n	8001644 <ad7606_set_ch_gain+0x22>
		return -EINVAL;
 800163e:	f06f 0315 	mvn.w	r3, #21
 8001642:	e030      	b.n	80016a6 <ad7606_set_ch_gain+0x84>

	if (!dev->sw_mode)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <ad7606_set_ch_gain+0x38>
		return -ENOTSUP;
 8001654:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001658:	e025      	b.n	80016a6 <ad7606_set_ch_gain+0x84>

	gain = no_os_field_get(AD7606_GAIN_MSK, gain);
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	069b      	lsls	r3, r3, #26
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	0e9b      	lsrs	r3, r3, #26
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	78ba      	ldrb	r2, [r7, #2]
 8001670:	4611      	mov	r1, r2
 8001672:	4618      	mov	r0, r3
 8001674:	f002 fd5e 	bl	8004134 <no_os_field_get>
 8001678:	4603      	mov	r3, r0
 800167a:	70bb      	strb	r3, [r7, #2]
	ret = ad7606_spi_reg_write(dev, AD7606_REG_GAIN_CH(ch), gain);
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	3309      	adds	r3, #9
 8001680:	b2db      	uxtb	r3, r3
 8001682:	78ba      	ldrb	r2, [r7, #2]
 8001684:	4619      	mov	r1, r3
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7ff f816 	bl	80006b8 <ad7606_spi_reg_write>
 800168c:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	2b00      	cmp	r3, #0
 8001692:	da01      	bge.n	8001698 <ad7606_set_ch_gain+0x76>
		return ret;
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	e006      	b.n	80016a6 <ad7606_set_ch_gain+0x84>

	dev->gain_ch[ch] = gain;
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	78ba      	ldrb	r2, [r7, #2]
 80016a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	return ret;
 80016a4:	68bb      	ldr	r3, [r7, #8]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <ad7606_set_config>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_config(struct ad7606_dev *dev,
			  struct ad7606_config config)
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	b086      	sub	sp, #24
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
 80016b6:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t val = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	747b      	strb	r3, [r7, #17]
	uint8_t range_pin, stby_n_pin;

	if (dev->sw_mode) {
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d056      	beq.n	8001774 <ad7606_set_config+0xc6>

		val |= no_os_field_prep(AD7606_CONFIG_OPERATION_MODE_MSK, config.op_mode);
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	079b      	lsls	r3, r3, #30
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	0f9b      	lsrs	r3, r3, #30
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	783a      	ldrb	r2, [r7, #0]
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f002 fd16 	bl	8004110 <no_os_field_prep>
 80016e4:	4603      	mov	r3, r0
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	7c7b      	ldrb	r3, [r7, #17]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	747b      	strb	r3, [r7, #17]
		/* This driver currently supports only normal SPI with 1 DOUT line.
		 * TODO: remove this check when implementing multi-line DOUT. */
		if ((uint8_t)config.dout_format > AD7606_1_DOUT)
 80016ee:	787b      	ldrb	r3, [r7, #1]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d002      	beq.n	80016fa <ad7606_set_config+0x4c>
			return -EINVAL;
 80016f4:	f06f 0315 	mvn.w	r3, #21
 80016f8:	e078      	b.n	80017ec <ad7606_set_config+0x13e>
		if ((uint8_t)config.dout_format > (uint8_t)dev->max_dout_lines)
 80016fa:	787a      	ldrb	r2, [r7, #1]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001702:	429a      	cmp	r2, r3
 8001704:	d902      	bls.n	800170c <ad7606_set_config+0x5e>
			return -EINVAL;
 8001706:	f06f 0315 	mvn.w	r3, #21
 800170a:	e06f      	b.n	80017ec <ad7606_set_config+0x13e>
		val |= no_os_field_prep(AD7606_CONFIG_DOUT_FORMAT_MSK, config.dout_format);
 800170c:	f04f 33ff 	mov.w	r3, #4294967295
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	079b      	lsls	r3, r3, #30
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	0edb      	lsrs	r3, r3, #27
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	787a      	ldrb	r2, [r7, #1]
 8001722:	4611      	mov	r1, r2
 8001724:	4618      	mov	r0, r3
 8001726:	f002 fcf3 	bl	8004110 <no_os_field_prep>
 800172a:	4603      	mov	r3, r0
 800172c:	b2da      	uxtb	r2, r3
 800172e:	7c7b      	ldrb	r3, [r7, #17]
 8001730:	4313      	orrs	r3, r2
 8001732:	747b      	strb	r3, [r7, #17]
		val |= no_os_field_prep(AD7606_CONFIG_EXT_OS_CLOCK_MSK, config.ext_os_clock);
 8001734:	78bb      	ldrb	r3, [r7, #2]
 8001736:	4619      	mov	r1, r3
 8001738:	2020      	movs	r0, #32
 800173a:	f002 fce9 	bl	8004110 <no_os_field_prep>
 800173e:	4603      	mov	r3, r0
 8001740:	b2da      	uxtb	r2, r3
 8001742:	7c7b      	ldrb	r3, [r7, #17]
 8001744:	4313      	orrs	r3, r2
 8001746:	747b      	strb	r3, [r7, #17]
		val |= no_os_field_prep(AD7606_CONFIG_STATUS_HEADER_MSK, config.status_header);
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	4619      	mov	r1, r3
 800174c:	2040      	movs	r0, #64	@ 0x40
 800174e:	f002 fcdf 	bl	8004110 <no_os_field_prep>
 8001752:	4603      	mov	r3, r0
 8001754:	b2da      	uxtb	r2, r3
 8001756:	7c7b      	ldrb	r3, [r7, #17]
 8001758:	4313      	orrs	r3, r2
 800175a:	747b      	strb	r3, [r7, #17]

		ret = ad7606_spi_reg_write(dev, AD7606_REG_CONFIG, val);
 800175c:	7c7b      	ldrb	r3, [r7, #17]
 800175e:	461a      	mov	r2, r3
 8001760:	2102      	movs	r1, #2
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7fe ffa8 	bl	80006b8 <ad7606_spi_reg_write>
 8001768:	6178      	str	r0, [r7, #20]
		if (ret)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d037      	beq.n	80017e0 <ad7606_set_config+0x132>
			return ret;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	e03b      	b.n	80017ec <ad7606_set_config+0x13e>
	} else {
		switch(config.op_mode) {
 8001774:	783b      	ldrb	r3, [r7, #0]
 8001776:	2b03      	cmp	r3, #3
 8001778:	d010      	beq.n	800179c <ad7606_set_config+0xee>
 800177a:	2b03      	cmp	r3, #3
 800177c:	dc13      	bgt.n	80017a6 <ad7606_set_config+0xf8>
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <ad7606_set_config+0xda>
 8001782:	2b01      	cmp	r3, #1
 8001784:	d005      	beq.n	8001792 <ad7606_set_config+0xe4>
 8001786:	e00e      	b.n	80017a6 <ad7606_set_config+0xf8>
		case AD7606_NORMAL:
			range_pin = NO_OS_GPIO_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_HIGH;
 800178c:	2301      	movs	r3, #1
 800178e:	74bb      	strb	r3, [r7, #18]
			break;
 8001790:	e00c      	b.n	80017ac <ad7606_set_config+0xfe>
		case AD7606_STANDBY:
			range_pin = NO_OS_GPIO_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_LOW;
 8001796:	2300      	movs	r3, #0
 8001798:	74bb      	strb	r3, [r7, #18]
			break;
 800179a:	e007      	b.n	80017ac <ad7606_set_config+0xfe>
		case AD7606_SHUTDOWN:
			range_pin = NO_OS_GPIO_HIGH;
 800179c:	2301      	movs	r3, #1
 800179e:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_LOW;
 80017a0:	2300      	movs	r3, #0
 80017a2:	74bb      	strb	r3, [r7, #18]
			break;
 80017a4:	e002      	b.n	80017ac <ad7606_set_config+0xfe>
		default:
			return -EINVAL;
 80017a6:	f06f 0315 	mvn.w	r3, #21
 80017aa:	e01f      	b.n	80017ec <ad7606_set_config+0x13e>
		};

		ret = no_os_gpio_set_value(dev->gpio_stby_n, stby_n_pin);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	7cba      	ldrb	r2, [r7, #18]
 80017b2:	4611      	mov	r1, r2
 80017b4:	4618      	mov	r0, r3
 80017b6:	f001 fd19 	bl	80031ec <no_os_gpio_set_value>
 80017ba:	6178      	str	r0, [r7, #20]
		if (ret)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <ad7606_set_config+0x118>
			return ret;
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	e012      	b.n	80017ec <ad7606_set_config+0x13e>

		ret = no_os_gpio_set_value(dev->gpio_range, range_pin);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	7cfa      	ldrb	r2, [r7, #19]
 80017cc:	4611      	mov	r1, r2
 80017ce:	4618      	mov	r0, r3
 80017d0:	f001 fd0c 	bl	80031ec <no_os_gpio_set_value>
 80017d4:	6178      	str	r0, [r7, #20]
		if (ret)
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <ad7606_set_config+0x132>
			return ret;
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	e005      	b.n	80017ec <ad7606_set_config+0x13e>
	}

	dev->config = config;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	332d      	adds	r3, #45	@ 0x2d
 80017e4:	463a      	mov	r2, r7
 80017e6:	6810      	ldr	r0, [r2, #0]
 80017e8:	6018      	str	r0, [r3, #0]

	return ret;
 80017ea:	697b      	ldr	r3, [r7, #20]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <ad7606_set_digital_diag>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_digital_diag(struct ad7606_dev *dev,
				struct ad7606_digital_diag diag)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	7039      	strb	r1, [r7, #0]
	int32_t ret;
	uint8_t val = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	73fb      	strb	r3, [r7, #15]

	if (!dev->sw_mode)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001808:	f083 0301 	eor.w	r3, r3, #1
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <ad7606_set_digital_diag+0x24>
		return -ENOTSUP;
 8001812:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001816:	e078      	b.n	800190a <ad7606_set_digital_diag+0x116>

	val |= no_os_field_prep(AD7606_ROM_CRC_ERR_EN_MSK, diag.rom_crc_err_en);
 8001818:	783b      	ldrb	r3, [r7, #0]
 800181a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800181e:	b2db      	uxtb	r3, r3
 8001820:	4619      	mov	r1, r3
 8001822:	2001      	movs	r0, #1
 8001824:	f002 fc74 	bl	8004110 <no_os_field_prep>
 8001828:	4603      	mov	r3, r0
 800182a:	b2da      	uxtb	r2, r3
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	4313      	orrs	r3, r2
 8001830:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_MM_CRC_ERR_EN_MSK, diag.mm_crc_err_en);
 8001832:	783b      	ldrb	r3, [r7, #0]
 8001834:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4619      	mov	r1, r3
 800183c:	2002      	movs	r0, #2
 800183e:	f002 fc67 	bl	8004110 <no_os_field_prep>
 8001842:	4603      	mov	r3, r0
 8001844:	b2da      	uxtb	r2, r3
 8001846:	7bfb      	ldrb	r3, [r7, #15]
 8001848:	4313      	orrs	r3, r2
 800184a:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_INT_CRC_ERR_EN_MSK, diag.int_crc_err_en);
 800184c:	783b      	ldrb	r3, [r7, #0]
 800184e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001852:	b2db      	uxtb	r3, r3
 8001854:	4619      	mov	r1, r3
 8001856:	2004      	movs	r0, #4
 8001858:	f002 fc5a 	bl	8004110 <no_os_field_prep>
 800185c:	4603      	mov	r3, r0
 800185e:	b2da      	uxtb	r2, r3
 8001860:	7bfb      	ldrb	r3, [r7, #15]
 8001862:	4313      	orrs	r3, r2
 8001864:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_SPI_WRITE_ERR_EN_MSK, diag.spi_write_err_en);
 8001866:	783b      	ldrb	r3, [r7, #0]
 8001868:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800186c:	b2db      	uxtb	r3, r3
 800186e:	4619      	mov	r1, r3
 8001870:	2008      	movs	r0, #8
 8001872:	f002 fc4d 	bl	8004110 <no_os_field_prep>
 8001876:	4603      	mov	r3, r0
 8001878:	b2da      	uxtb	r2, r3
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	4313      	orrs	r3, r2
 800187e:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_SPI_READ_ERR_EN_MSK, diag.spi_read_err_en);
 8001880:	783b      	ldrb	r3, [r7, #0]
 8001882:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4619      	mov	r1, r3
 800188a:	2010      	movs	r0, #16
 800188c:	f002 fc40 	bl	8004110 <no_os_field_prep>
 8001890:	4603      	mov	r3, r0
 8001892:	b2da      	uxtb	r2, r3
 8001894:	7bfb      	ldrb	r3, [r7, #15]
 8001896:	4313      	orrs	r3, r2
 8001898:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_BUSY_STUCK_HIGH_ERR_EN_MSK,
				diag.busy_stuck_high_err_en);
 800189a:	783b      	ldrb	r3, [r7, #0]
 800189c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80018a0:	b2db      	uxtb	r3, r3
	val |= no_os_field_prep(AD7606_BUSY_STUCK_HIGH_ERR_EN_MSK,
 80018a2:	4619      	mov	r1, r3
 80018a4:	2020      	movs	r0, #32
 80018a6:	f002 fc33 	bl	8004110 <no_os_field_prep>
 80018aa:	4603      	mov	r3, r0
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_CLK_FS_OS_COUNTER_EN_MSK,
				diag.clk_fs_os_counter_en);
 80018b4:	783b      	ldrb	r3, [r7, #0]
 80018b6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80018ba:	b2db      	uxtb	r3, r3
	val |= no_os_field_prep(AD7606_CLK_FS_OS_COUNTER_EN_MSK,
 80018bc:	4619      	mov	r1, r3
 80018be:	2040      	movs	r0, #64	@ 0x40
 80018c0:	f002 fc26 	bl	8004110 <no_os_field_prep>
 80018c4:	4603      	mov	r3, r0
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_INTERFACE_CHECK_EN_MSK, diag.interface_check_en);
 80018ce:	783b      	ldrb	r3, [r7, #0]
 80018d0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	4619      	mov	r1, r3
 80018d8:	2080      	movs	r0, #128	@ 0x80
 80018da:	f002 fc19 	bl	8004110 <no_os_field_prep>
 80018de:	4603      	mov	r3, r0
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	73fb      	strb	r3, [r7, #15]

	ret = ad7606_spi_reg_write(dev, AD7606_REG_DIGITAL_DIAG_ENABLE, val);
 80018e8:	7bfb      	ldrb	r3, [r7, #15]
 80018ea:	461a      	mov	r2, r3
 80018ec:	2121      	movs	r1, #33	@ 0x21
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7fe fee2 	bl	80006b8 <ad7606_spi_reg_write>
 80018f4:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	da01      	bge.n	8001900 <ad7606_set_digital_diag+0x10c>
		return ret;
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	e004      	b.n	800190a <ad7606_set_digital_diag+0x116>

	dev->digital_diag_enable = diag;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	783a      	ldrb	r2, [r7, #0]
 8001904:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

	return ret;
 8001908:	68bb      	ldr	r3, [r7, #8]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
	...

08001914 <ad7606_init>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_init(struct ad7606_dev **device,
		    struct ad7606_init_param *init_param)
{
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b08d      	sub	sp, #52	@ 0x34
 8001918:	af02      	add	r7, sp, #8
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
	struct ad7606_dev *dev;
	uint8_t reg, id;
	int32_t i, ret;

	no_os_crc8_populate_msb(ad7606_crc8, 0x7);
 800191e:	2107      	movs	r1, #7
 8001920:	48a9      	ldr	r0, [pc, #676]	@ (8001bc8 <ad7606_init+0x2b4>)
 8001922:	f001 f963 	bl	8002bec <no_os_crc8_populate_msb>
	no_os_crc16_populate_msb(ad7606_crc16, 0x755b);
 8001926:	f247 515b 	movw	r1, #30043	@ 0x755b
 800192a:	48a8      	ldr	r0, [pc, #672]	@ (8001bcc <ad7606_init+0x2b8>)
 800192c:	f001 f8f3 	bl	8002b16 <no_os_crc16_populate_msb>

	dev = (struct ad7606_dev *)no_os_calloc(1, sizeof(*dev));
 8001930:	21c8      	movs	r1, #200	@ 0xc8
 8001932:	2001      	movs	r0, #1
 8001934:	f001 f8d6 	bl	8002ae4 <no_os_calloc>
 8001938:	61f8      	str	r0, [r7, #28]
	if (!dev)
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d102      	bne.n	8001946 <ad7606_init+0x32>
		return -ENOMEM;
 8001940:	f06f 030b 	mvn.w	r3, #11
 8001944:	e1b9      	b.n	8001cba <ad7606_init+0x3a6>

	dev->device_id = init_param->device_id;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	dev->num_channels = ad7606_chip_info_tbl[dev->device_id].num_channels;
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001958:	4619      	mov	r1, r3
 800195a:	4a9d      	ldr	r2, [pc, #628]	@ (8001bd0 <ad7606_init+0x2bc>)
 800195c:	460b      	mov	r3, r1
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	440b      	add	r3, r1
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	4413      	add	r3, r2
 8001966:	781a      	ldrb	r2, [r3, #0]
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	dev->max_dout_lines = ad7606_chip_info_tbl[dev->device_id].max_dout_lines;
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001974:	4619      	mov	r1, r3
 8001976:	4a96      	ldr	r2, [pc, #600]	@ (8001bd0 <ad7606_init+0x2bc>)
 8001978:	460b      	mov	r3, r1
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	440b      	add	r3, r1
 800197e:	00db      	lsls	r3, r3, #3
 8001980:	4413      	add	r3, r2
 8001982:	3302      	adds	r3, #2
 8001984:	781a      	ldrb	r2, [r3, #0]
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	if (ad7606_chip_info_tbl[dev->device_id].has_registers)
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001992:	4619      	mov	r1, r3
 8001994:	4a8e      	ldr	r2, [pc, #568]	@ (8001bd0 <ad7606_init+0x2bc>)
 8001996:	460b      	mov	r3, r1
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	440b      	add	r3, r1
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	4413      	add	r3, r2
 80019a0:	3304      	adds	r3, #4
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <ad7606_init+0xa0>
		dev->sw_mode = init_param->sw_mode;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

	ret = ad7606_request_gpios(dev, init_param);
 80019b4:	6839      	ldr	r1, [r7, #0]
 80019b6:	69f8      	ldr	r0, [r7, #28]
 80019b8:	f7ff faf8 	bl	8000fac <ad7606_request_gpios>
 80019bc:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 80019be:	6a3b      	ldr	r3, [r7, #32]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f2c0 8156 	blt.w	8001c72 <ad7606_init+0x35e>
		goto error;

	if (init_param->sw_mode) {
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d020      	beq.n	8001a12 <ad7606_init+0xfe>
		ret = no_os_gpio_set_value(dev->gpio_os0, NO_OS_GPIO_HIGH);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	2101      	movs	r1, #1
 80019d6:	4618      	mov	r0, r3
 80019d8:	f001 fc08 	bl	80031ec <no_os_gpio_set_value>
 80019dc:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f2c0 8148 	blt.w	8001c76 <ad7606_init+0x362>
			goto error;

		ret = no_os_gpio_set_value(dev->gpio_os1, NO_OS_GPIO_HIGH);
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	2101      	movs	r1, #1
 80019ec:	4618      	mov	r0, r3
 80019ee:	f001 fbfd 	bl	80031ec <no_os_gpio_set_value>
 80019f2:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 80019f4:	6a3b      	ldr	r3, [r7, #32]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	f2c0 813f 	blt.w	8001c7a <ad7606_init+0x366>
			goto error;

		ret = no_os_gpio_set_value(dev->gpio_os2, NO_OS_GPIO_HIGH);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	2101      	movs	r1, #1
 8001a02:	4618      	mov	r0, r3
 8001a04:	f001 fbf2 	bl	80031ec <no_os_gpio_set_value>
 8001a08:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001a0a:	6a3b      	ldr	r3, [r7, #32]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f2c0 8136 	blt.w	8001c7e <ad7606_init+0x36a>
			goto error;
	}

	ret = ad7606_reset(dev);
 8001a12:	69f8      	ldr	r0, [r7, #28]
 8001a14:	f7ff faa2 	bl	8000f5c <ad7606_reset>
 8001a18:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001a1a:	6a3b      	ldr	r3, [r7, #32]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f2c0 8130 	blt.w	8001c82 <ad7606_init+0x36e>
		goto error;

	/* wait DEVICE_SETUP time */
	no_os_udelay(253);
 8001a22:	20fd      	movs	r0, #253	@ 0xfd
 8001a24:	f002 fb9a 	bl	800415c <no_os_udelay>

	ret = no_os_spi_init(&dev->spi_desc, &init_param->spi_init);
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	683a      	ldr	r2, [r7, #0]
 8001a2c:	4611      	mov	r1, r2
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f002 fa24 	bl	8003e7c <no_os_spi_init>
 8001a34:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001a36:	6a3b      	ldr	r3, [r7, #32]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f2c0 8124 	blt.w	8001c86 <ad7606_init+0x372>
		goto error;

	if (dev->sw_mode) {
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 80e1 	beq.w	8001c0c <ad7606_init+0x2f8>
		ret = ad7606_spi_reg_read(dev, AD7606_REG_ID, &reg);
 8001a4a:	f107 030f 	add.w	r3, r7, #15
 8001a4e:	461a      	mov	r2, r3
 8001a50:	212f      	movs	r1, #47	@ 0x2f
 8001a52:	69f8      	ldr	r0, [r7, #28]
 8001a54:	f7fe fd94 	bl	8000580 <ad7606_spi_reg_read>
 8001a58:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001a5a:	6a3b      	ldr	r3, [r7, #32]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f2c0 8114 	blt.w	8001c8a <ad7606_init+0x376>
			goto error;

		id = ad7606_chip_info_tbl[dev->device_id].device_id;
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4a59      	ldr	r2, [pc, #356]	@ (8001bd0 <ad7606_init+0x2bc>)
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	440b      	add	r3, r1
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	4413      	add	r3, r2
 8001a76:	3305      	adds	r3, #5
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	76fb      	strb	r3, [r7, #27]
		if (no_os_field_get(AD7606_ID_DEVICE_ID_MSK, reg) != id) {
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	071b      	lsls	r3, r3, #28
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	0e1b      	lsrs	r3, r3, #24
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f002 fb4d 	bl	8004134 <no_os_field_get>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	7efb      	ldrb	r3, [r7, #27]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d019      	beq.n	8001ad6 <ad7606_init+0x1c2>
			printf("ad7606: device id mismatch, expected 0x%.2x, got 0x%.2x\n",
 8001aa2:	7efc      	ldrb	r4, [r7, #27]
			       id,
			       (int)no_os_field_get(AD7606_ID_DEVICE_ID_MSK, reg));
 8001aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa8:	613b      	str	r3, [r7, #16]
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	071b      	lsls	r3, r3, #28
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	0e1b      	lsrs	r3, r3, #24
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	7bfa      	ldrb	r2, [r7, #15]
 8001aba:	4611      	mov	r1, r2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f002 fb39 	bl	8004134 <no_os_field_get>
 8001ac2:	4603      	mov	r3, r0
			printf("ad7606: device id mismatch, expected 0x%.2x, got 0x%.2x\n",
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4621      	mov	r1, r4
 8001ac8:	4842      	ldr	r0, [pc, #264]	@ (8001bd4 <ad7606_init+0x2c0>)
 8001aca:	f008 f8eb 	bl	8009ca4 <iprintf>
			ret = -ENODEV;
 8001ace:	f06f 0312 	mvn.w	r3, #18
 8001ad2:	623b      	str	r3, [r7, #32]
			goto error;
 8001ad4:	e0ea      	b.n	8001cac <ad7606_init+0x398>
		}

		ret = ad7606_set_digital_diag(dev, init_param->digital_diag_enable);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	f893 104b 	ldrb.w	r1, [r3, #75]	@ 0x4b
 8001adc:	69f8      	ldr	r0, [r7, #28]
 8001ade:	f7ff fe89 	bl	80017f4 <ad7606_set_digital_diag>
 8001ae2:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001ae4:	6a3b      	ldr	r3, [r7, #32]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f2c0 80d1 	blt.w	8001c8e <ad7606_init+0x37a>
			goto error;

		ret = ad7606_set_config(dev, init_param->config);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	f8d3 2047 	ldr.w	r2, [r3, #71]	@ 0x47
 8001af2:	4613      	mov	r3, r2
 8001af4:	4619      	mov	r1, r3
 8001af6:	69f8      	ldr	r0, [r7, #28]
 8001af8:	f7ff fdd9 	bl	80016ae <ad7606_set_config>
 8001afc:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001afe:	6a3b      	ldr	r3, [r7, #32]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f2c0 80c6 	blt.w	8001c92 <ad7606_init+0x37e>
			goto error;

		for (i = 0; i < dev->num_channels; i++) {
 8001b06:	2300      	movs	r3, #0
 8001b08:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b0a:	e019      	b.n	8001b40 <ad7606_init+0x22c>
			ret = ad7606_set_ch_range(dev, i, init_param->range_ch[i]);
 8001b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0e:	b2d8      	uxtb	r0, r3
 8001b10:	6839      	ldr	r1, [r7, #0]
 8001b12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b14:	4613      	mov	r3, r2
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	4413      	add	r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	440b      	add	r3, r1
 8001b1e:	3360      	adds	r3, #96	@ 0x60
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	9200      	str	r2, [sp, #0]
 8001b24:	3304      	adds	r3, #4
 8001b26:	cb0c      	ldmia	r3, {r2, r3}
 8001b28:	4601      	mov	r1, r0
 8001b2a:	69f8      	ldr	r0, [r7, #28]
 8001b2c:	f7ff fc8c 	bl	8001448 <ad7606_set_ch_range>
 8001b30:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001b32:	6a3b      	ldr	r3, [r7, #32]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f2c0 80ae 	blt.w	8001c96 <ad7606_init+0x382>
		for (i = 0; i < dev->num_channels; i++) {
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001b46:	461a      	mov	r2, r3
 8001b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	dbde      	blt.n	8001b0c <ad7606_init+0x1f8>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001b4e:	2300      	movs	r3, #0
 8001b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b52:	e013      	b.n	8001b7c <ad7606_init+0x268>
			ret = ad7606_set_ch_offset(dev, i, init_param->offset_ch[i]);
 8001b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b56:	b2d9      	uxtb	r1, r3
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5c:	4413      	add	r3, r2
 8001b5e:	334c      	adds	r3, #76	@ 0x4c
 8001b60:	f993 3000 	ldrsb.w	r3, [r3]
 8001b64:	461a      	mov	r2, r3
 8001b66:	69f8      	ldr	r0, [r7, #28]
 8001b68:	f7ff fcee 	bl	8001548 <ad7606_set_ch_offset>
 8001b6c:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001b6e:	6a3b      	ldr	r3, [r7, #32]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f2c0 8092 	blt.w	8001c9a <ad7606_init+0x386>
		for(i = 0; i < dev->num_channels; i++) {
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	3301      	adds	r3, #1
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001b82:	461a      	mov	r2, r3
 8001b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b86:	4293      	cmp	r3, r2
 8001b88:	dbe4      	blt.n	8001b54 <ad7606_init+0x240>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b8e:	e011      	b.n	8001bb4 <ad7606_init+0x2a0>
			ret = ad7606_set_ch_phase(dev, i, init_param->phase_ch[i]);
 8001b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b92:	b2d9      	uxtb	r1, r3
 8001b94:	683a      	ldr	r2, [r7, #0]
 8001b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b98:	4413      	add	r3, r2
 8001b9a:	3354      	adds	r3, #84	@ 0x54
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	69f8      	ldr	r0, [r7, #28]
 8001ba2:	f7ff fd09 	bl	80015b8 <ad7606_set_ch_phase>
 8001ba6:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001ba8:	6a3b      	ldr	r3, [r7, #32]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db77      	blt.n	8001c9e <ad7606_init+0x38a>
		for(i = 0; i < dev->num_channels; i++) {
 8001bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001bba:	461a      	mov	r2, r3
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	dbe6      	blt.n	8001b90 <ad7606_init+0x27c>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bc6:	e019      	b.n	8001bfc <ad7606_init+0x2e8>
 8001bc8:	2000010c 	.word	0x2000010c
 8001bcc:	2000020c 	.word	0x2000020c
 8001bd0:	0800af64 	.word	0x0800af64
 8001bd4:	0800accc 	.word	0x0800accc
			ret = ad7606_set_ch_gain(dev, i, init_param->gain_ch[i]);
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bda:	b2d9      	uxtb	r1, r3
 8001bdc:	683a      	ldr	r2, [r7, #0]
 8001bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be0:	4413      	add	r3, r2
 8001be2:	335c      	adds	r3, #92	@ 0x5c
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	69f8      	ldr	r0, [r7, #28]
 8001bea:	f7ff fd1a 	bl	8001622 <ad7606_set_ch_gain>
 8001bee:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001bf0:	6a3b      	ldr	r3, [r7, #32]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	db55      	blt.n	8001ca2 <ad7606_init+0x38e>
		for(i = 0; i < dev->num_channels; i++) {
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001c02:	461a      	mov	r2, r3
 8001c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c06:	4293      	cmp	r3, r2
 8001c08:	dbe6      	blt.n	8001bd8 <ad7606_init+0x2c4>
 8001c0a:	e00c      	b.n	8001c26 <ad7606_init+0x312>
				goto error;
		}
	} else {
		ret = ad7606_set_ch_range(dev, 0, init_param->range_ch[0]);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001c10:	9200      	str	r2, [sp, #0]
 8001c12:	3364      	adds	r3, #100	@ 0x64
 8001c14:	cb0c      	ldmia	r3, {r2, r3}
 8001c16:	2100      	movs	r1, #0
 8001c18:	69f8      	ldr	r0, [r7, #28]
 8001c1a:	f7ff fc15 	bl	8001448 <ad7606_set_ch_range>
 8001c1e:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	db3f      	blt.n	8001ca6 <ad7606_init+0x392>
			goto error;
	}

	ret = no_os_gpio_set_value(dev->gpio_convst, 1);
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f001 fadd 	bl	80031ec <no_os_gpio_set_value>
 8001c32:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001c34:	6a3b      	ldr	r3, [r7, #32]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	db37      	blt.n	8001caa <ad7606_init+0x396>
		goto error;

	if (ad7606_chip_info_tbl[dev->device_id].has_oversampling)
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c40:	4619      	mov	r1, r3
 8001c42:	4a20      	ldr	r2, [pc, #128]	@ (8001cc4 <ad7606_init+0x3b0>)
 8001c44:	460b      	mov	r3, r1
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	440b      	add	r3, r1
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3303      	adds	r3, #3
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d005      	beq.n	8001c62 <ad7606_init+0x34e>
		ad7606_set_oversampling(dev, init_param->oversampling);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	f893 1045 	ldrb.w	r1, [r3, #69]	@ 0x45
 8001c5c:	69f8      	ldr	r0, [r7, #28]
 8001c5e:	f7ff fad9 	bl	8001214 <ad7606_set_oversampling>

	*device = dev;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69fa      	ldr	r2, [r7, #28]
 8001c66:	601a      	str	r2, [r3, #0]

	printf("ad7606 successfully initialized\n");
 8001c68:	4817      	ldr	r0, [pc, #92]	@ (8001cc8 <ad7606_init+0x3b4>)
 8001c6a:	f008 f883 	bl	8009d74 <puts>

	return ret;
 8001c6e:	6a3b      	ldr	r3, [r7, #32]
 8001c70:	e023      	b.n	8001cba <ad7606_init+0x3a6>
		goto error;
 8001c72:	bf00      	nop
 8001c74:	e01a      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c76:	bf00      	nop
 8001c78:	e018      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c7a:	bf00      	nop
 8001c7c:	e016      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c7e:	bf00      	nop
 8001c80:	e014      	b.n	8001cac <ad7606_init+0x398>
		goto error;
 8001c82:	bf00      	nop
 8001c84:	e012      	b.n	8001cac <ad7606_init+0x398>
		goto error;
 8001c86:	bf00      	nop
 8001c88:	e010      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c8a:	bf00      	nop
 8001c8c:	e00e      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c8e:	bf00      	nop
 8001c90:	e00c      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c92:	bf00      	nop
 8001c94:	e00a      	b.n	8001cac <ad7606_init+0x398>
				goto error;
 8001c96:	bf00      	nop
 8001c98:	e008      	b.n	8001cac <ad7606_init+0x398>
				goto error;
 8001c9a:	bf00      	nop
 8001c9c:	e006      	b.n	8001cac <ad7606_init+0x398>
				goto error;
 8001c9e:	bf00      	nop
 8001ca0:	e004      	b.n	8001cac <ad7606_init+0x398>
				goto error;
 8001ca2:	bf00      	nop
 8001ca4:	e002      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001ca6:	bf00      	nop
 8001ca8:	e000      	b.n	8001cac <ad7606_init+0x398>
		goto error;
 8001caa:	bf00      	nop
error:
	printf("ad7606 initialization failed\n");
 8001cac:	4807      	ldr	r0, [pc, #28]	@ (8001ccc <ad7606_init+0x3b8>)
 8001cae:	f008 f861 	bl	8009d74 <puts>
	ad7606_remove(dev);
 8001cb2:	69f8      	ldr	r0, [r7, #28]
 8001cb4:	f000 f80c 	bl	8001cd0 <ad7606_remove>
	return ret;
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	372c      	adds	r7, #44	@ 0x2c
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd90      	pop	{r4, r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	0800af64 	.word	0x0800af64
 8001cc8:	0800ad08 	.word	0x0800ad08
 8001ccc:	0800ad28 	.word	0x0800ad28

08001cd0 <ad7606_remove>:
 * @return ret - return code.
 *         Example: -EIO - SPI communication error.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_remove(struct ad7606_dev *dev)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	int32_t ret;

	no_os_gpio_remove(dev->gpio_reset);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f001 fa1b 	bl	8003118 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_convst);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f001 fa16 	bl	8003118 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_busy);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f001 fa11 	bl	8003118 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_stby_n);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f001 fa0c 	bl	8003118 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_range);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	695b      	ldr	r3, [r3, #20]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f001 fa07 	bl	8003118 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os0);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f001 fa02 	bl	8003118 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os1);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 f9fd 	bl	8003118 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os2);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f001 f9f8 	bl	8003118 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_par_ser);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f001 f9f3 	bl	8003118 <no_os_gpio_remove>

	ret = no_os_spi_remove(dev->spi_desc);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f002 f940 	bl	8003fbc <no_os_spi_remove>
 8001d3c:	60f8      	str	r0, [r7, #12]

	no_os_free(dev);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 fede 	bl	8002b00 <no_os_free>

	return ret;
 8001d44:	68fb      	ldr	r3, [r7, #12]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d50:	b5b0      	push	{r4, r5, r7, lr}
 8001d52:	f5ad 6db5 	sub.w	sp, sp, #1448	@ 0x5a8
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d58:	f004 fb80 	bl	800645c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d5c:	f000 fcee 	bl	800273c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d60:	f000 fddc 	bl	800291c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001d64:	f000 fdb0 	bl	80028c8 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001d68:	f000 fd52 	bl	8002810 <MX_SPI3_Init>
  MX_TIM10_Init();
 8001d6c:	f000 fd88 	bl	8002880 <MX_TIM10_Init>
   * D7_OUT 	 -> PC11  (MISO)  PB13
   * RD 		 -> PC10 (SPI SCLK)  (prima era pb12)
   * */
	//------------------------ GPIO INITIALIZATION --------------------------
	//-------- RESET PIN ----------
	struct no_os_gpio_init_param gpio_reset = { .port = 2,		// GPIO: PC7
 8001d70:	f207 5384 	addw	r3, r7, #1412	@ 0x584
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
 8001d80:	2302      	movs	r3, #2
 8001d82:	f8c7 3584 	str.w	r3, [r7, #1412]	@ 0x584
 8001d86:	2307      	movs	r3, #7
 8001d88:	f8c7 3588 	str.w	r3, [r7, #1416]	@ 0x588
 8001d8c:	4bc0      	ldr	r3, [pc, #768]	@ (8002090 <main+0x340>)
 8001d8e:	f8c7 3590 	str.w	r3, [r7, #1424]	@ 0x590
			.number = 7,              // GPIO pin number for RESET
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_reset_desc = { .port = 2, .number = 7,
 8001d92:	f507 63ae 	add.w	r3, r7, #1392	@ 0x570
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
 8001d9c:	609a      	str	r2, [r3, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
 8001da0:	611a      	str	r2, [r3, #16]
 8001da2:	2302      	movs	r3, #2
 8001da4:	f8c7 3570 	str.w	r3, [r7, #1392]	@ 0x570
 8001da8:	2307      	movs	r3, #7
 8001daa:	f8c7 3574 	str.w	r3, [r7, #1396]	@ 0x574
 8001dae:	4bb8      	ldr	r3, [pc, #736]	@ (8002090 <main+0x340>)
 8001db0:	f8c7 357c 	str.w	r3, [r7, #1404]	@ 0x57c
			.platform_ops = &stm32_gpio_ops, .extra = NULL };

	//---------------------------------- CONVST PIN --------------------------------------------
	struct stm32_gpio_init_param stm32_convst_init_param = {
 8001db4:	4ab7      	ldr	r2, [pc, #732]	@ (8002094 <main+0x344>)
 8001db6:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 8001dba:	ca07      	ldmia	r2, {r0, r1, r2}
 8001dbc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			/** Output mode */
			.mode = GPIO_MODE_OUTPUT_PP,
			.speed = GPIO_SPEED_FREQ_HIGH,
			.alternate = 0
		};
	struct stm32_gpio_desc stm32_convst_desc = {  //PB15
 8001dc0:	f207 534c 	addw	r3, r7, #1356	@ 0x54c
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	611a      	str	r2, [r3, #16]
 8001dd0:	615a      	str	r2, [r3, #20]
 8001dd2:	4bb1      	ldr	r3, [pc, #708]	@ (8002098 <main+0x348>)
 8001dd4:	f8c7 354c 	str.w	r3, [r7, #1356]	@ 0x54c
 8001dd8:	230f      	movs	r3, #15
 8001dda:	f8c7 3550 	str.w	r3, [r7, #1360]	@ 0x550
 8001dde:	2301      	movs	r3, #1
 8001de0:	f8c7 3554 	str.w	r3, [r7, #1364]	@ 0x554
 8001de4:	2302      	movs	r3, #2
 8001de6:	f8c7 355c 	str.w	r3, [r7, #1372]	@ 0x55c
					.Mode = GPIO_MODE_OUTPUT_PP,
					.Speed = GPIO_SPEED_FREQ_HIGH,
					.Alternate = 0,
			}
	};
	struct no_os_gpio_init_param gpio_convst = { .port = 1,		// GPIO: PB15
 8001dea:	f507 63a7 	add.w	r3, r7, #1336	@ 0x538
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]
 8001df8:	611a      	str	r2, [r3, #16]
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538
 8001e00:	230f      	movs	r3, #15
 8001e02:	f8c7 353c 	str.w	r3, [r7, #1340]	@ 0x53c
 8001e06:	4ba2      	ldr	r3, [pc, #648]	@ (8002090 <main+0x340>)
 8001e08:	f8c7 3544 	str.w	r3, [r7, #1348]	@ 0x544
 8001e0c:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 8001e10:	f8c7 3548 	str.w	r3, [r7, #1352]	@ 0x548
			.number = 15,              // GPIO pin number for CONVST
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = &stm32_convst_desc,             // Extra parameters if needed
			.extra = &stm32_convst_init_param
			};
	struct no_os_gpio_desc gpio_convst_desc = {
 8001e14:	f207 5324 	addw	r3, r7, #1316	@ 0x524
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
 8001e24:	2301      	movs	r3, #1
 8001e26:	f8c7 3524 	str.w	r3, [r7, #1316]	@ 0x524
 8001e2a:	230f      	movs	r3, #15
 8001e2c:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 8001e30:	4b97      	ldr	r3, [pc, #604]	@ (8002090 <main+0x340>)
 8001e32:	f8c7 3530 	str.w	r3, [r7, #1328]	@ 0x530
 8001e36:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 8001e3a:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534
			.extra = &stm32_convst_desc,
			.extra = &stm32_convst_init_param
	};

	//----------------------------------- BUSY PIN (PC7) -------------------------------------------------
	struct stm32_gpio_desc stm32_busy_desc = {
 8001e3e:	f207 530c 	addw	r3, r7, #1292	@ 0x50c
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]
 8001e46:	605a      	str	r2, [r3, #4]
 8001e48:	609a      	str	r2, [r3, #8]
 8001e4a:	60da      	str	r2, [r3, #12]
 8001e4c:	611a      	str	r2, [r3, #16]
 8001e4e:	615a      	str	r2, [r3, #20]
 8001e50:	4b92      	ldr	r3, [pc, #584]	@ (800209c <main+0x34c>)
 8001e52:	f8c7 350c 	str.w	r3, [r7, #1292]	@ 0x50c
 8001e56:	2380      	movs	r3, #128	@ 0x80
 8001e58:	f8c7 3510 	str.w	r3, [r7, #1296]	@ 0x510
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	f8c7 351c 	str.w	r3, [r7, #1308]	@ 0x51c
					.Mode = GPIO_MODE_INPUT,
					.Speed = GPIO_SPEED_FREQ_HIGH,
					.Alternate = 0,
			}
	};
	struct stm32_gpio_init_param stm32_busy_init_param = {
 8001e62:	2300      	movs	r3, #0
 8001e64:	f8c7 3500 	str.w	r3, [r7, #1280]	@ 0x500
 8001e68:	2302      	movs	r3, #2
 8001e6a:	f8c7 3504 	str.w	r3, [r7, #1284]	@ 0x504
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f8c7 3508 	str.w	r3, [r7, #1288]	@ 0x508
				/** Output mode */
				.mode = GPIO_MODE_INPUT,
				.speed = GPIO_SPEED_FREQ_HIGH,
				.alternate = 0
			};
	struct no_os_gpio_init_param gpio_busy = { .port = 2,		// GPIO: PC7
 8001e74:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
 8001e84:	2302      	movs	r3, #2
 8001e86:	f8c7 34ec 	str.w	r3, [r7, #1260]	@ 0x4ec
 8001e8a:	2307      	movs	r3, #7
 8001e8c:	f8c7 34f0 	str.w	r3, [r7, #1264]	@ 0x4f0
 8001e90:	4b7f      	ldr	r3, [pc, #508]	@ (8002090 <main+0x340>)
 8001e92:	f8c7 34f8 	str.w	r3, [r7, #1272]	@ 0x4f8
 8001e96:	f507 63a0 	add.w	r3, r7, #1280	@ 0x500
 8001e9a:	f8c7 34fc 	str.w	r3, [r7, #1276]	@ 0x4fc
			.number = 7,              // GPIO pin number for BUSY
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = &stm32_busy_desc,             // Extra parameters if needed
			.extra = &stm32_busy_init_param
			};
	struct no_os_gpio_desc gpio_busy_desc = {
 8001e9e:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
 8001eac:	611a      	str	r2, [r3, #16]
 8001eae:	2302      	movs	r3, #2
 8001eb0:	f8c7 34d8 	str.w	r3, [r7, #1240]	@ 0x4d8
 8001eb4:	2307      	movs	r3, #7
 8001eb6:	f8c7 34dc 	str.w	r3, [r7, #1244]	@ 0x4dc
 8001eba:	4b75      	ldr	r3, [pc, #468]	@ (8002090 <main+0x340>)
 8001ebc:	f8c7 34e4 	str.w	r3, [r7, #1252]	@ 0x4e4
 8001ec0:	f507 63a0 	add.w	r3, r7, #1280	@ 0x500
 8001ec4:	f8c7 34e8 	str.w	r3, [r7, #1256]	@ 0x4e8
			.extra = &stm32_busy_init_param
	};

	//------ STBY_N PIN ---------
	//struct stm32_gpio_desc *stm32_stdby_n_desc;
	struct no_os_gpio_init_param gpio_stby_n = { .port = 0,	// GPIO: PA12
 8001ec8:	f207 43c4 	addw	r3, r7, #1220	@ 0x4c4
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
 8001ed6:	611a      	str	r2, [r3, #16]
 8001ed8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001edc:	f8c7 34c8 	str.w	r3, [r7, #1224]	@ 0x4c8
 8001ee0:	4b6b      	ldr	r3, [pc, #428]	@ (8002090 <main+0x340>)
 8001ee2:	f8c7 34d0 	str.w	r3, [r7, #1232]	@ 0x4d0
			.number = GPIO_PIN_12,              // GPIO pin number for STBYn
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_stby_n_desc = { .port = 0,
 8001ee6:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
 8001ef0:	609a      	str	r2, [r3, #8]
 8001ef2:	60da      	str	r2, [r3, #12]
 8001ef4:	611a      	str	r2, [r3, #16]
 8001ef6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001efa:	f8c7 34b4 	str.w	r3, [r7, #1204]	@ 0x4b4
 8001efe:	4b64      	ldr	r3, [pc, #400]	@ (8002090 <main+0x340>)
 8001f00:	f8c7 34bc 	str.w	r3, [r7, #1212]	@ 0x4bc
			.number = GPIO_PIN_12, .platform_ops = &stm32_gpio_ops, .extra = NULL };

	//------ RANGE PIN -> GND -------
	//struct stm32_gpio_desc *stm32_range_desc;
	struct no_os_gpio_init_param gpio_range = { .port = 0,	// GPIO: PA10
 8001f04:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f08:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	2300      	movs	r3, #0
 8001f10:	6013      	str	r3, [r2, #0]
 8001f12:	6053      	str	r3, [r2, #4]
 8001f14:	6093      	str	r3, [r2, #8]
 8001f16:	60d3      	str	r3, [r2, #12]
 8001f18:	6113      	str	r3, [r2, #16]
 8001f1a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f1e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f2c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f30:	4a57      	ldr	r2, [pc, #348]	@ (8002090 <main+0x340>)
 8001f32:	60da      	str	r2, [r3, #12]
			.number = GPIO_PIN_10,              // GPIO pin number for RANGE
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_range_desc = { .port = 0, .number = GPIO_PIN_10,
 8001f34:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f38:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	2300      	movs	r3, #0
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	6053      	str	r3, [r2, #4]
 8001f44:	6093      	str	r3, [r2, #8]
 8001f46:	60d3      	str	r3, [r2, #12]
 8001f48:	6113      	str	r3, [r2, #16]
 8001f4a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f4e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f56:	605a      	str	r2, [r3, #4]
 8001f58:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f5c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f60:	4a4b      	ldr	r2, [pc, #300]	@ (8002090 <main+0x340>)
 8001f62:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_gpio_ops, .extra = NULL };
	//----- OS0 PIN -> GND -----
	//struct stm32_gpio_desc *stm32_os0_desc;
	struct no_os_gpio_init_param gpio_os0 = { .port = 3,		// GPIO: PD2
 8001f64:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	2300      	movs	r3, #0
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	6053      	str	r3, [r2, #4]
 8001f74:	6093      	str	r3, [r2, #8]
 8001f76:	60d3      	str	r3, [r2, #12]
 8001f78:	6113      	str	r3, [r2, #16]
 8001f7a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f82:	2203      	movs	r2, #3
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f8a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f8e:	2204      	movs	r2, #4
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001f96:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f9a:	4a3d      	ldr	r2, [pc, #244]	@ (8002090 <main+0x340>)
 8001f9c:	60da      	str	r2, [r3, #12]
			.number = GPIO_PIN_2,              // GPIO pin number for OS0
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_os0_desc = { .port = 3, .number = GPIO_PIN_2,
 8001f9e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001fa2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	2300      	movs	r3, #0
 8001faa:	6013      	str	r3, [r2, #0]
 8001fac:	6053      	str	r3, [r2, #4]
 8001fae:	6093      	str	r3, [r2, #8]
 8001fb0:	60d3      	str	r3, [r2, #12]
 8001fb2:	6113      	str	r3, [r2, #16]
 8001fb4:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001fb8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001fc4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001fc8:	2204      	movs	r2, #4
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001fd0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001fd4:	4a2e      	ldr	r2, [pc, #184]	@ (8002090 <main+0x340>)
 8001fd6:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_gpio_ops, .extra = NULL };
	//---- OS1 PIN -> GND -----
	//struct stm32_gpio_desc *stm32_os1_desc;
	struct no_os_gpio_init_param gpio_os1 = { .port = 1,		// GPIO: PB5
 8001fd8:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001fdc:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	6053      	str	r3, [r2, #4]
 8001fe8:	6093      	str	r3, [r2, #8]
 8001fea:	60d3      	str	r3, [r2, #12]
 8001fec:	6113      	str	r3, [r2, #16]
 8001fee:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001ff2:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	601a      	str	r2, [r3, #0]
 8001ffa:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8001ffe:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8002002:	2220      	movs	r2, #32
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800200a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800200e:	4a20      	ldr	r2, [pc, #128]	@ (8002090 <main+0x340>)
 8002010:	60da      	str	r2, [r3, #12]
			.number = GPIO_PIN_5,              // GPIO pin number for OS1
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_os1_desc = { .port = 1, .number = GPIO_PIN_5,
 8002012:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002016:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800201a:	461a      	mov	r2, r3
 800201c:	2300      	movs	r3, #0
 800201e:	6013      	str	r3, [r2, #0]
 8002020:	6053      	str	r3, [r2, #4]
 8002022:	6093      	str	r3, [r2, #8]
 8002024:	60d3      	str	r3, [r2, #12]
 8002026:	6113      	str	r3, [r2, #16]
 8002028:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800202c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002030:	2201      	movs	r2, #1
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002038:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800203c:	2220      	movs	r2, #32
 800203e:	605a      	str	r2, [r3, #4]
 8002040:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002044:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002048:	4a11      	ldr	r2, [pc, #68]	@ (8002090 <main+0x340>)
 800204a:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_gpio_ops, .extra = NULL };
	//------- OS2 PIN -> GND ---
	//struct stm32_gpio_desc *stm32_os2_desc;
	struct no_os_gpio_init_param gpio_os2 = { .port = 0,		// GPIO: PA11
 800204c:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002050:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002054:	461a      	mov	r2, r3
 8002056:	2300      	movs	r3, #0
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	6053      	str	r3, [r2, #4]
 800205c:	6093      	str	r3, [r2, #8]
 800205e:	60d3      	str	r3, [r2, #12]
 8002060:	6113      	str	r3, [r2, #16]
 8002062:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002066:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800206a:	220b      	movs	r2, #11
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002072:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002076:	4a06      	ldr	r2, [pc, #24]	@ (8002090 <main+0x340>)
 8002078:	60da      	str	r2, [r3, #12]
			.number = 11,              // GPIO pin number for OS2
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_os2_desc = { .port = 0, .number = 11,
 800207a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800207e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002082:	461a      	mov	r2, r3
 8002084:	2300      	movs	r3, #0
 8002086:	6013      	str	r3, [r2, #0]
 8002088:	6053      	str	r3, [r2, #4]
 800208a:	6093      	str	r3, [r2, #8]
 800208c:	60d3      	str	r3, [r2, #12]
 800208e:	e007      	b.n	80020a0 <main+0x350>
 8002090:	0800b074 	.word	0x0800b074
 8002094:	0800adbc 	.word	0x0800adbc
 8002098:	40020400 	.word	0x40020400
 800209c:	40020800 	.word	0x40020800
 80020a0:	6113      	str	r3, [r2, #16]
 80020a2:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80020a6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80020aa:	220b      	movs	r2, #11
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80020b2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80020b6:	4ad5      	ldr	r2, [pc, #852]	@ (800240c <main+0x6bc>)
 80020b8:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_gpio_ops, .extra = NULL };

	//--------- PAR_SER PIN (PB14) ----
	//struct stm32_gpio_desc *stm32_par_ser_desc;
	struct no_os_gpio_init_param gpio_par_ser = { .port = 1,	// GPIO: PB14
 80020ba:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80020be:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020c2:	461a      	mov	r2, r3
 80020c4:	2300      	movs	r3, #0
 80020c6:	6013      	str	r3, [r2, #0]
 80020c8:	6053      	str	r3, [r2, #4]
 80020ca:	6093      	str	r3, [r2, #8]
 80020cc:	60d3      	str	r3, [r2, #12]
 80020ce:	6113      	str	r3, [r2, #16]
 80020d0:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80020d4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020d8:	2201      	movs	r2, #1
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80020e0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020e4:	220e      	movs	r2, #14
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80020ec:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020f0:	4ac6      	ldr	r2, [pc, #792]	@ (800240c <main+0x6bc>)
 80020f2:	60da      	str	r2, [r3, #12]
			.number = 14,              // GPIO pin number for PARn/SER
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_par_ser_desc =
 80020f4:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80020f8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80020fc:	461a      	mov	r2, r3
 80020fe:	2300      	movs	r3, #0
 8002100:	6013      	str	r3, [r2, #0]
 8002102:	6053      	str	r3, [r2, #4]
 8002104:	6093      	str	r3, [r2, #8]
 8002106:	60d3      	str	r3, [r2, #12]
 8002108:	6113      	str	r3, [r2, #16]
 800210a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800210e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002112:	2201      	movs	r2, #1
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800211a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800211e:	220e      	movs	r2, #14
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002126:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800212a:	4ab8      	ldr	r2, [pc, #736]	@ (800240c <main+0x6bc>)
 800212c:	60da      	str	r2, [r3, #12]
			{ .port = 1, .number = 14, .platform_ops = &stm32_gpio_ops,
					.extra = NULL };
	// -------------- DMA INITIALIZATION --------------
	struct no_os_dma_init_param dma_init = {
 800212e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002132:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002136:	461a      	mov	r2, r3
 8002138:	2300      	movs	r3, #0
 800213a:	6013      	str	r3, [r2, #0]
 800213c:	6053      	str	r3, [r2, #4]
 800213e:	6093      	str	r3, [r2, #8]
 8002140:	60d3      	str	r3, [r2, #12]
 8002142:	6113      	str	r3, [r2, #16]
 8002144:	6153      	str	r3, [r2, #20]
 8002146:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800214a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800214e:	227b      	movs	r2, #123	@ 0x7b
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002156:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800215a:	2208      	movs	r2, #8
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002162:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002166:	4aaa      	ldr	r2, [pc, #680]	@ (8002410 <main+0x6c0>)
 8002168:	609a      	str	r2, [r3, #8]
			.id = 123,
			.num_ch = 8,
			.platform_ops = &stm32_dma_ops,
			.sg_handler = NULL
	};
	struct no_os_dma_desc dma_desc = {
 800216a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800216e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002172:	4618      	mov	r0, r3
 8002174:	2324      	movs	r3, #36	@ 0x24
 8002176:	461a      	mov	r2, r3
 8002178:	2100      	movs	r1, #0
 800217a:	f007 ff0f 	bl	8009f9c <memset>
 800217e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002182:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002186:	4aa2      	ldr	r2, [pc, #648]	@ (8002410 <main+0x6c0>)
 8002188:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_dma_ops
	};
	struct no_os_dma_ch dma_rx_ch = {
 800218a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800218e:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8002192:	4618      	mov	r0, r3
 8002194:	2328      	movs	r3, #40	@ 0x28
 8002196:	461a      	mov	r2, r3
 8002198:	2100      	movs	r1, #0
 800219a:	f007 feff 	bl	8009f9c <memset>
 800219e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80021a2:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]
			.id = 1,
	};
	struct no_os_dma_ch dma_tx_ch ={
 80021aa:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80021ae:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80021b2:	4618      	mov	r0, r3
 80021b4:	2328      	movs	r3, #40	@ 0x28
 80021b6:	461a      	mov	r2, r3
 80021b8:	2100      	movs	r1, #0
 80021ba:	f007 feef 	bl	8009f9c <memset>
 80021be:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80021c2:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80021c6:	2202      	movs	r2, #2
 80021c8:	601a      	str	r2, [r3, #0]
			.id = 2,
	};
	// -------------- SPI INITIALIZATION ---------------
	struct no_os_platform_spi_delays platform_spi_delays = {
 80021ca:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80021ce:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80021d2:	4a90      	ldr	r2, [pc, #576]	@ (8002414 <main+0x6c4>)
 80021d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021d8:	e883 0003 	stmia.w	r3, {r0, r1}
			.cs_delay_first = 1, .cs_delay_last = 1 };

	struct stm32_spi_init_param stm32_spi_init_param = {
 80021dc:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80021e0:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80021e4:	2201      	movs	r2, #1
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80021ec:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80021f0:	4a89      	ldr	r2, [pc, #548]	@ (8002418 <main+0x6c8>)
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80021f8:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80021fc:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 8002200:	609a      	str	r2, [r3, #8]
 8002202:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002206:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800220a:	f507 7261 	add.w	r2, r7, #900	@ 0x384
 800220e:	60da      	str	r2, [r3, #12]
 8002210:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002214:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002218:	f507 7257 	add.w	r2, r7, #860	@ 0x35c
 800221c:	611a      	str	r2, [r3, #16]
 800221e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002222:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002226:	2200      	movs	r2, #0
 8002228:	615a      	str	r2, [r3, #20]
			.dma_init = &dma_init,
			.rxdma_ch = &dma_rx_ch,
			.txdma_ch = &dma_tx_ch,
			.pwm_init = NULL
	};
	struct stm32_spi_desc stm32_spi_desc = {
 800222a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800222e:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8002232:	4618      	mov	r0, r3
 8002234:	2398      	movs	r3, #152	@ 0x98
 8002236:	461a      	mov	r2, r3
 8002238:	2100      	movs	r1, #0
 800223a:	f007 feaf 	bl	8009f9c <memset>
 800223e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002242:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8002246:	4a75      	ldr	r2, [pc, #468]	@ (800241c <main+0x6cc>)
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	4a73      	ldr	r2, [pc, #460]	@ (8002418 <main+0x6c8>)
 800224c:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002250:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8002254:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002258:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800225c:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8002260:	f507 727a 	add.w	r2, r7, #1000	@ 0x3e8
 8002264:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
			.hspi = &hspi3,
			.input_clock = HAL_RCC_GetPCLK2Freq,
			.chip_select = &gpio_par_ser_desc,
	};
	struct no_os_spibus_desc spibus_desc = {
 8002268:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800226c:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 8002270:	461a      	mov	r2, r3
 8002272:	2300      	movs	r3, #0
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	6053      	str	r3, [r2, #4]
 8002278:	6093      	str	r3, [r2, #8]
 800227a:	60d3      	str	r3, [r2, #12]
 800227c:	6113      	str	r3, [r2, #16]
 800227e:	6153      	str	r3, [r2, #20]
 8002280:	6193      	str	r3, [r2, #24]
 8002282:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002286:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800228a:	2203      	movs	r2, #3
 800228c:	609a      	str	r2, [r3, #8]
 800228e:	4a62      	ldr	r2, [pc, #392]	@ (8002418 <main+0x6c8>)
 8002290:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002294:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800229e:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 80022a2:	4a5f      	ldr	r2, [pc, #380]	@ (8002420 <main+0x6d0>)
 80022a4:	615a      	str	r2, [r3, #20]
			.max_speed_hz = HAL_RCC_GetPCLK2Freq,
			.mode = NO_OS_SPI_MODE_0,
			.bit_order = NO_OS_SPI_BIT_ORDER_MSB_FIRST,
			.platform_ops = &stm32_spi_ops,
	};
	struct no_os_spi_init_param spi_init_param = {
 80022a6:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80022aa:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80022ae:	4618      	mov	r0, r3
 80022b0:	2320      	movs	r3, #32
 80022b2:	461a      	mov	r2, r3
 80022b4:	2100      	movs	r1, #0
 80022b6:	f007 fe71 	bl	8009f9c <memset>
 80022ba:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80022be:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80022c2:	2203      	movs	r2, #3
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	4a54      	ldr	r2, [pc, #336]	@ (8002418 <main+0x6c8>)
 80022c8:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80022cc:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 80022d6:	b2da      	uxtb	r2, r3
 80022d8:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80022dc:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80022e0:	721a      	strb	r2, [r3, #8]
 80022e2:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80022e6:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80022ea:	4a4d      	ldr	r2, [pc, #308]	@ (8002420 <main+0x6d0>)
 80022ec:	60da      	str	r2, [r3, #12]
 80022ee:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80022f2:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80022f6:	f507 62b5 	add.w	r2, r7, #1448	@ 0x5a8
 80022fa:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 80022fe:	3310      	adds	r3, #16
 8002300:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002304:	e883 0003 	stmia.w	r3, {r0, r1}
 8002308:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800230c:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8002310:	f507 7222 	add.w	r2, r7, #648	@ 0x288
 8002314:	619a      	str	r2, [r3, #24]
			.extra = &stm32_spi_init_param,
			.extra = &stm32_spi_desc,
			.extra = &spibus_desc,
	};

	struct no_os_spi_desc spi_desc = {
 8002316:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800231a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800231e:	4618      	mov	r0, r3
 8002320:	2324      	movs	r3, #36	@ 0x24
 8002322:	461a      	mov	r2, r3
 8002324:	2100      	movs	r1, #0
 8002326:	f007 fe39 	bl	8009f9c <memset>
 800232a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800232e:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8002332:	f507 7222 	add.w	r2, r7, #648	@ 0x288
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800233c:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8002340:	2203      	movs	r2, #3
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	4a34      	ldr	r2, [pc, #208]	@ (8002418 <main+0x6c8>)
 8002346:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800234a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 8002354:	b2da      	uxtb	r2, r3
 8002356:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800235a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800235e:	731a      	strb	r2, [r3, #12]
 8002360:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002364:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8002368:	4a2d      	ldr	r2, [pc, #180]	@ (8002420 <main+0x6d0>)
 800236a:	611a      	str	r2, [r3, #16]
 800236c:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002370:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8002374:	f507 62b5 	add.w	r2, r7, #1448	@ 0x5a8
 8002378:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 800237c:	3314      	adds	r3, #20
 800237e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002382:	e883 0003 	stmia.w	r3, {r0, r1}
 8002386:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800238a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800238e:	f507 724f 	add.w	r2, r7, #828	@ 0x33c
 8002392:	61da      	str	r2, [r3, #28]
			.extra = &stm32_spi_init_param,
	};
	//spi_desc->extra = &stm32_spi_desc;

	//------------ DEVICE AD7606 -------------
	struct ad7606_config ad7606_config = { .op_mode = AD7606_NORMAL,
 8002394:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002398:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 800239c:	4a21      	ldr	r2, [pc, #132]	@ (8002424 <main+0x6d4>)
 800239e:	6812      	ldr	r2, [r2, #0]
 80023a0:	601a      	str	r2, [r3, #0]
			.dout_format = AD7606_2_DOUT, .ext_os_clock = false,
			.status_header = true };
	struct ad7606_range ad7606_range = { .min = -5000, .max = 5000,
 80023a2:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80023a6:	f5a3 735d 	sub.w	r3, r3, #884	@ 0x374
 80023aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002428 <main+0x6d8>)
 80023ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80023ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			.differential = false };
	struct ad7606_oversampling ad7606_oversampling = { .os_pad = 4, .os_ratio =
 80023b2:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80023b6:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 80023ba:	4a1c      	ldr	r2, [pc, #112]	@ (800242c <main+0x6dc>)
 80023bc:	7812      	ldrb	r2, [r2, #0]
 80023be:	701a      	strb	r2, [r3, #0]
			4 };
	struct ad7606_digital_diag *ad7606_digital_diag;
	uint8_t data[28];
	struct ad7606_dev dev = {
 80023c0:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80023c4:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80023c8:	4618      	mov	r0, r3
 80023ca:	23c8      	movs	r3, #200	@ 0xc8
 80023cc:	461a      	mov	r2, r3
 80023ce:	2100      	movs	r1, #0
 80023d0:	f007 fde4 	bl	8009f9c <memset>
 80023d4:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80023d8:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80023dc:	f507 7211 	add.w	r2, r7, #580	@ 0x244
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80023e6:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80023ea:	f507 62ae 	add.w	r2, r7, #1392	@ 0x570
 80023ee:	605a      	str	r2, [r3, #4]
 80023f0:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80023f4:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80023f8:	f207 5224 	addw	r2, r7, #1316	@ 0x524
 80023fc:	609a      	str	r2, [r3, #8]
 80023fe:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002402:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8002406:	f507 629b 	add.w	r2, r7, #1240	@ 0x4d8
 800240a:	e011      	b.n	8002430 <main+0x6e0>
 800240c:	0800b074 	.word	0x0800b074
 8002410:	0800b050 	.word	0x0800b050
 8002414:	0800adc8 	.word	0x0800adc8
 8002418:	08007d31 	.word	0x08007d31
 800241c:	2000040c 	.word	0x2000040c
 8002420:	0800b0c0 	.word	0x0800b0c0
 8002424:	0800add0 	.word	0x0800add0
 8002428:	0800add4 	.word	0x0800add4
 800242c:	0800ade0 	.word	0x0800ade0
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002436:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 800243a:	f507 6296 	add.w	r2, r7, #1200	@ 0x4b0
 800243e:	611a      	str	r2, [r3, #16]
 8002440:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002444:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8002448:	f507 6291 	add.w	r2, r7, #1160	@ 0x488
 800244c:	615a      	str	r2, [r3, #20]
 800244e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002452:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8002456:	f507 628c 	add.w	r2, r7, #1120	@ 0x460
 800245a:	619a      	str	r2, [r3, #24]
 800245c:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002460:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8002464:	f507 6287 	add.w	r2, r7, #1080	@ 0x438
 8002468:	61da      	str	r2, [r3, #28]
 800246a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800246e:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8002472:	f507 6282 	add.w	r2, r7, #1040	@ 0x410
 8002476:	621a      	str	r2, [r3, #32]
 8002478:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800247c:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8002480:	f507 727a 	add.w	r2, r7, #1000	@ 0x3e8
 8002484:	625a      	str	r2, [r3, #36]	@ 0x24
 8002486:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800248a:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 800248e:	2203      	movs	r2, #3
 8002490:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8002494:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002498:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 800249c:	f507 62b5 	add.w	r2, r7, #1448	@ 0x5a8
 80024a0:	f5a2 725e 	sub.w	r2, r2, #888	@ 0x378
 80024a4:	7812      	ldrb	r2, [r2, #0]
 80024a6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 80024aa:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80024ae:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80024b8:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80024bc:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80024c0:	f507 62b5 	add.w	r2, r7, #1448	@ 0x5a8
 80024c4:	f5a2 725a 	sub.w	r2, r2, #872	@ 0x368
 80024c8:	332d      	adds	r3, #45	@ 0x2d
 80024ca:	6810      	ldr	r0, [r2, #0]
 80024cc:	6018      	str	r0, [r3, #0]
 80024ce:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bf14      	ite	ne
 80024d6:	2301      	movne	r3, #1
 80024d8:	2300      	moveq	r3, #0
 80024da:	b2d9      	uxtb	r1, r3
 80024dc:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80024e0:	f2a3 425c 	subw	r2, r3, #1116	@ 0x45c
 80024e4:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 80024e8:	f361 0300 	bfi	r3, r1, #0, #1
 80024ec:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
 80024f0:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80024f4:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80024f8:	2208      	movs	r2, #8
 80024fa:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 80024fe:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002502:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8002506:	f507 62b5 	add.w	r2, r7, #1448	@ 0x5a8
 800250a:	f5a2 725d 	sub.w	r2, r2, #884	@ 0x374
 800250e:	334c      	adds	r3, #76	@ 0x4c
 8002510:	ca07      	ldmia	r2, {r0, r1, r2}
 8002512:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002516:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800251a:	b2da      	uxtb	r2, r3
 800251c:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002520:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 8002524:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
			.max_dout_lines = AD7606_2_DOUT, .config = ad7606_config,
			.digital_diag_enable = ad7606_digital_diag, .num_channels = 8,
			.range_ch = ad7606_range, .data = data //Data buffer (used internally by the SPI communication functions)
			};

	struct ad7606_init_param ad7606_init_param = {
 8002528:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800252c:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8002530:	4618      	mov	r0, r3
 8002532:	23c4      	movs	r3, #196	@ 0xc4
 8002534:	461a      	mov	r2, r3
 8002536:	2100      	movs	r1, #0
 8002538:	f007 fd30 	bl	8009f9c <memset>
 800253c:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002540:	f5a3 62a4 	sub.w	r2, r3, #1312	@ 0x520
 8002544:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002548:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 800254c:	4614      	mov	r4, r2
 800254e:	461d      	mov	r5, r3
 8002550:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002552:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002554:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002558:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800255c:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002560:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8002564:	f207 5284 	addw	r2, r7, #1412	@ 0x584
 8002568:	621a      	str	r2, [r3, #32]
 800256a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800256e:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8002572:	f507 62a7 	add.w	r2, r7, #1336	@ 0x538
 8002576:	625a      	str	r2, [r3, #36]	@ 0x24
 8002578:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800257c:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8002580:	f207 42ec 	addw	r2, r7, #1260	@ 0x4ec
 8002584:	629a      	str	r2, [r3, #40]	@ 0x28
 8002586:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800258a:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 800258e:	f207 42c4 	addw	r2, r7, #1220	@ 0x4c4
 8002592:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002594:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002598:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 800259c:	f207 429c 	addw	r2, r7, #1180	@ 0x49c
 80025a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80025a2:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80025a6:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 80025aa:	f207 4274 	addw	r2, r7, #1140	@ 0x474
 80025ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80025b0:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80025b4:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 80025b8:	f207 424c 	addw	r2, r7, #1100	@ 0x44c
 80025bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80025be:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80025c2:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 80025c6:	f207 4224 	addw	r2, r7, #1060	@ 0x424
 80025ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025cc:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80025d0:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 80025d4:	f507 727f 	add.w	r2, r7, #1020	@ 0x3fc
 80025d8:	641a      	str	r2, [r3, #64]	@ 0x40
 80025da:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80025de:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 80025e2:	2203      	movs	r2, #3
 80025e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025e8:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80025ec:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 80025f0:	f507 62b5 	add.w	r2, r7, #1448	@ 0x5a8
 80025f4:	f5a2 725e 	sub.w	r2, r2, #888	@ 0x378
 80025f8:	7812      	ldrb	r2, [r2, #0]
 80025fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80025fe:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002602:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8002606:	f507 62b5 	add.w	r2, r7, #1448	@ 0x5a8
 800260a:	f5a2 725a 	sub.w	r2, r2, #872	@ 0x368
 800260e:	3347      	adds	r3, #71	@ 0x47
 8002610:	6810      	ldr	r0, [r2, #0]
 8002612:	6018      	str	r0, [r3, #0]
 8002614:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf14      	ite	ne
 800261c:	2301      	movne	r3, #1
 800261e:	2300      	moveq	r3, #0
 8002620:	b2d9      	uxtb	r1, r3
 8002622:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002626:	f5a3 62a4 	sub.w	r2, r3, #1312	@ 0x520
 800262a:	f892 304b 	ldrb.w	r3, [r2, #75]	@ 0x4b
 800262e:	f361 0300 	bfi	r3, r1, #0, #1
 8002632:	f882 304b 	strb.w	r3, [r2, #75]	@ 0x4b
 8002636:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800263a:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 800263e:	f507 62b5 	add.w	r2, r7, #1448	@ 0x5a8
 8002642:	f5a2 725d 	sub.w	r2, r2, #884	@ 0x374
 8002646:	3364      	adds	r3, #100	@ 0x64
 8002648:	ca07      	ldmia	r2, {r0, r1, r2}
 800264a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, (GPIO_PinState)1);  // convst alto

	HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);  //read busy */

	//initialization of AD7606 device
	int32_t ret_init = ad7606_init(&dev, &ad7606_init_param);
 800264e:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8002652:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8002656:	4611      	mov	r1, r2
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff f95b 	bl	8001914 <ad7606_init>
 800265e:	f8c7 059c 	str.w	r0, [r7, #1436]	@ 0x59c
	char message_init[50];
	if (ret_init == 0) {
 8002662:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 8002666:	2b00      	cmp	r3, #0
 8002668:	d118      	bne.n	800269c <main+0x94c>
		snprintf(message_init, sizeof(message_init), "INITIALIZATION of AD7606 successful\n");
 800266a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800266e:	4a2d      	ldr	r2, [pc, #180]	@ (8002724 <main+0x9d4>)
 8002670:	2132      	movs	r1, #50	@ 0x32
 8002672:	4618      	mov	r0, r3
 8002674:	f007 fb86 	bl	8009d84 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)message_init, strlen(message_init), HAL_MAX_DELAY);
 8002678:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800267c:	4618      	mov	r0, r3
 800267e:	f7fd fdaf 	bl	80001e0 <strlen>
 8002682:	4603      	mov	r3, r0
 8002684:	b29a      	uxth	r2, r3
 8002686:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800268a:	f04f 33ff 	mov.w	r3, #4294967295
 800268e:	4826      	ldr	r0, [pc, #152]	@ (8002728 <main+0x9d8>)
 8002690:	f006 fd1c 	bl	80090cc <HAL_UART_Transmit>
		printf("INITIALIZATION of AD7606 successful");
 8002694:	4825      	ldr	r0, [pc, #148]	@ (800272c <main+0x9dc>)
 8002696:	f007 fb05 	bl	8009ca4 <iprintf>
 800269a:	e003      	b.n	80026a4 <main+0x954>
	} else {
		printf("ERROR in initialization of AD7606");
 800269c:	4824      	ldr	r0, [pc, #144]	@ (8002730 <main+0x9e0>)
 800269e:	f007 fb01 	bl	8009ca4 <iprintf>
 80026a2:	e038      	b.n	8002716 <main+0x9c6>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint32_t ret_data;
	while (1) {
		ret_data = ad7606_read(&dev, data_read);
 80026a4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80026a8:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 80026ac:	4611      	mov	r1, r2
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe fb3c 	bl	8000d2c <ad7606_read>
 80026b4:	4603      	mov	r3, r0
 80026b6:	f8c7 3598 	str.w	r3, [r7, #1432]	@ 0x598
		if(ret_data == 0){
 80026ba:	f8d7 3598 	ldr.w	r3, [r7, #1432]	@ 0x598
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d125      	bne.n	800270e <main+0x9be>
			char message_data[50];
			for(int i=0; i<8; i++){
 80026c2:	2300      	movs	r3, #0
 80026c4:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
 80026c8:	e01d      	b.n	8002706 <main+0x9b6>
				snprintf(message_data, sizeof(message_data), "%d", data_read[i]);
 80026ca:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80026ce:	f2a3 5374 	subw	r3, r3, #1396	@ 0x574
 80026d2:	f8d7 25a4 	ldr.w	r2, [r7, #1444]	@ 0x5a4
 80026d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026da:	4638      	mov	r0, r7
 80026dc:	4a15      	ldr	r2, [pc, #84]	@ (8002734 <main+0x9e4>)
 80026de:	2132      	movs	r1, #50	@ 0x32
 80026e0:	f007 fb50 	bl	8009d84 <sniprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)message_data, strlen(message_data), HAL_MAX_DELAY);
 80026e4:	463b      	mov	r3, r7
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fd fd7a 	bl	80001e0 <strlen>
 80026ec:	4603      	mov	r3, r0
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	4639      	mov	r1, r7
 80026f2:	f04f 33ff 	mov.w	r3, #4294967295
 80026f6:	480c      	ldr	r0, [pc, #48]	@ (8002728 <main+0x9d8>)
 80026f8:	f006 fce8 	bl	80090cc <HAL_UART_Transmit>
			for(int i=0; i<8; i++){
 80026fc:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8002700:	3301      	adds	r3, #1
 8002702:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
 8002706:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 800270a:	2b07      	cmp	r3, #7
 800270c:	dddd      	ble.n	80026ca <main+0x97a>
			}
		}
		no_os_udelay(3000000); //wait 3 seconds
 800270e:	480a      	ldr	r0, [pc, #40]	@ (8002738 <main+0x9e8>)
 8002710:	f001 fd24 	bl	800415c <no_os_udelay>
		ret_data = ad7606_read(&dev, data_read);
 8002714:	e7c6      	b.n	80026a4 <main+0x954>
		return;
 8002716:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	}
  /* USER CODE END 3 */
}
 8002718:	4618      	mov	r0, r3
 800271a:	f507 67b5 	add.w	r7, r7, #1448	@ 0x5a8
 800271e:	46bd      	mov	sp, r7
 8002720:	bdb0      	pop	{r4, r5, r7, pc}
 8002722:	bf00      	nop
 8002724:	0800ad48 	.word	0x0800ad48
 8002728:	20000540 	.word	0x20000540
 800272c:	0800ad70 	.word	0x0800ad70
 8002730:	0800ad94 	.word	0x0800ad94
 8002734:	0800adb8 	.word	0x0800adb8
 8002738:	002dc6c0 	.word	0x002dc6c0

0800273c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b094      	sub	sp, #80	@ 0x50
 8002740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002742:	f107 0320 	add.w	r3, r7, #32
 8002746:	2230      	movs	r2, #48	@ 0x30
 8002748:	2100      	movs	r1, #0
 800274a:	4618      	mov	r0, r3
 800274c:	f007 fc26 	bl	8009f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002750:	f107 030c 	add.w	r3, r7, #12
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002760:	2300      	movs	r3, #0
 8002762:	60bb      	str	r3, [r7, #8]
 8002764:	4b28      	ldr	r3, [pc, #160]	@ (8002808 <SystemClock_Config+0xcc>)
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	4a27      	ldr	r2, [pc, #156]	@ (8002808 <SystemClock_Config+0xcc>)
 800276a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800276e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002770:	4b25      	ldr	r3, [pc, #148]	@ (8002808 <SystemClock_Config+0xcc>)
 8002772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002774:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800277c:	2300      	movs	r3, #0
 800277e:	607b      	str	r3, [r7, #4]
 8002780:	4b22      	ldr	r3, [pc, #136]	@ (800280c <SystemClock_Config+0xd0>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002788:	4a20      	ldr	r2, [pc, #128]	@ (800280c <SystemClock_Config+0xd0>)
 800278a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800278e:	6013      	str	r3, [r2, #0]
 8002790:	4b1e      	ldr	r3, [pc, #120]	@ (800280c <SystemClock_Config+0xd0>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002798:	607b      	str	r3, [r7, #4]
 800279a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800279c:	2302      	movs	r3, #2
 800279e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027a0:	2301      	movs	r3, #1
 80027a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80027a4:	2310      	movs	r3, #16
 80027a6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027a8:	2302      	movs	r3, #2
 80027aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80027ac:	2300      	movs	r3, #0
 80027ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80027b0:	2308      	movs	r3, #8
 80027b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 80027b4:	2350      	movs	r3, #80	@ 0x50
 80027b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027b8:	2302      	movs	r3, #2
 80027ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80027bc:	2307      	movs	r3, #7
 80027be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027c0:	f107 0320 	add.w	r3, r7, #32
 80027c4:	4618      	mov	r0, r3
 80027c6:	f004 fe2f 	bl	8007428 <HAL_RCC_OscConfig>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80027d0:	f000 f976 	bl	8002ac0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027d4:	230f      	movs	r3, #15
 80027d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027d8:	2302      	movs	r3, #2
 80027da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027dc:	2300      	movs	r3, #0
 80027de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80027e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027e6:	2300      	movs	r3, #0
 80027e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80027ea:	f107 030c 	add.w	r3, r7, #12
 80027ee:	2102      	movs	r1, #2
 80027f0:	4618      	mov	r0, r3
 80027f2:	f005 f891 	bl	8007918 <HAL_RCC_ClockConfig>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80027fc:	f000 f960 	bl	8002ac0 <Error_Handler>
  }
}
 8002800:	bf00      	nop
 8002802:	3750      	adds	r7, #80	@ 0x50
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40023800 	.word	0x40023800
 800280c:	40007000 	.word	0x40007000

08002810 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002814:	4b18      	ldr	r3, [pc, #96]	@ (8002878 <MX_SPI3_Init+0x68>)
 8002816:	4a19      	ldr	r2, [pc, #100]	@ (800287c <MX_SPI3_Init+0x6c>)
 8002818:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800281a:	4b17      	ldr	r3, [pc, #92]	@ (8002878 <MX_SPI3_Init+0x68>)
 800281c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002820:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 8002822:	4b15      	ldr	r3, [pc, #84]	@ (8002878 <MX_SPI3_Init+0x68>)
 8002824:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002828:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 800282a:	4b13      	ldr	r3, [pc, #76]	@ (8002878 <MX_SPI3_Init+0x68>)
 800282c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002830:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002832:	4b11      	ldr	r3, [pc, #68]	@ (8002878 <MX_SPI3_Init+0x68>)
 8002834:	2200      	movs	r2, #0
 8002836:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002838:	4b0f      	ldr	r3, [pc, #60]	@ (8002878 <MX_SPI3_Init+0x68>)
 800283a:	2200      	movs	r2, #0
 800283c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800283e:	4b0e      	ldr	r3, [pc, #56]	@ (8002878 <MX_SPI3_Init+0x68>)
 8002840:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002844:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002846:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <MX_SPI3_Init+0x68>)
 8002848:	2200      	movs	r2, #0
 800284a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800284c:	4b0a      	ldr	r3, [pc, #40]	@ (8002878 <MX_SPI3_Init+0x68>)
 800284e:	2200      	movs	r2, #0
 8002850:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002852:	4b09      	ldr	r3, [pc, #36]	@ (8002878 <MX_SPI3_Init+0x68>)
 8002854:	2200      	movs	r2, #0
 8002856:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002858:	4b07      	ldr	r3, [pc, #28]	@ (8002878 <MX_SPI3_Init+0x68>)
 800285a:	2200      	movs	r2, #0
 800285c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800285e:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <MX_SPI3_Init+0x68>)
 8002860:	220a      	movs	r2, #10
 8002862:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002864:	4804      	ldr	r0, [pc, #16]	@ (8002878 <MX_SPI3_Init+0x68>)
 8002866:	f005 fa77 	bl	8007d58 <HAL_SPI_Init>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_SPI3_Init+0x64>
  {
    Error_Handler();
 8002870:	f000 f926 	bl	8002ac0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002874:	bf00      	nop
 8002876:	bd80      	pop	{r7, pc}
 8002878:	2000040c 	.word	0x2000040c
 800287c:	40003c00 	.word	0x40003c00

08002880 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002884:	4b0e      	ldr	r3, [pc, #56]	@ (80028c0 <MX_TIM10_Init+0x40>)
 8002886:	4a0f      	ldr	r2, [pc, #60]	@ (80028c4 <MX_TIM10_Init+0x44>)
 8002888:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800288a:	4b0d      	ldr	r3, [pc, #52]	@ (80028c0 <MX_TIM10_Init+0x40>)
 800288c:	2200      	movs	r2, #0
 800288e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002890:	4b0b      	ldr	r3, [pc, #44]	@ (80028c0 <MX_TIM10_Init+0x40>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8002896:	4b0a      	ldr	r3, [pc, #40]	@ (80028c0 <MX_TIM10_Init+0x40>)
 8002898:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800289c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800289e:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <MX_TIM10_Init+0x40>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028a4:	4b06      	ldr	r3, [pc, #24]	@ (80028c0 <MX_TIM10_Init+0x40>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80028aa:	4805      	ldr	r0, [pc, #20]	@ (80028c0 <MX_TIM10_Init+0x40>)
 80028ac:	f005 fc9e 	bl	80081ec <HAL_TIM_Base_Init>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80028b6:	f000 f903 	bl	8002ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	2000048c 	.word	0x2000048c
 80028c4:	40014400 	.word	0x40014400

080028c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028cc:	4b11      	ldr	r3, [pc, #68]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 80028ce:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <MX_USART2_UART_Init+0x50>)
 80028d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 80028d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028da:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 80028dc:	2200      	movs	r2, #0
 80028de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028ec:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 80028ee:	220c      	movs	r2, #12
 80028f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028f2:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028fe:	4805      	ldr	r0, [pc, #20]	@ (8002914 <MX_USART2_UART_Init+0x4c>)
 8002900:	f006 fa4e 	bl	8008da0 <HAL_UART_Init>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800290a:	f000 f8d9 	bl	8002ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000540 	.word	0x20000540
 8002918:	40004400 	.word	0x40004400

0800291c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b08a      	sub	sp, #40	@ 0x28
 8002920:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	605a      	str	r2, [r3, #4]
 800292c:	609a      	str	r2, [r3, #8]
 800292e:	60da      	str	r2, [r3, #12]
 8002930:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	613b      	str	r3, [r7, #16]
 8002936:	4b5d      	ldr	r3, [pc, #372]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	4a5c      	ldr	r2, [pc, #368]	@ (8002aac <MX_GPIO_Init+0x190>)
 800293c:	f043 0304 	orr.w	r3, r3, #4
 8002940:	6313      	str	r3, [r2, #48]	@ 0x30
 8002942:	4b5a      	ldr	r3, [pc, #360]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	4b56      	ldr	r3, [pc, #344]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	4a55      	ldr	r2, [pc, #340]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800295c:	6313      	str	r3, [r2, #48]	@ 0x30
 800295e:	4b53      	ldr	r3, [pc, #332]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	4b4f      	ldr	r3, [pc, #316]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	4a4e      	ldr	r2, [pc, #312]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	6313      	str	r3, [r2, #48]	@ 0x30
 800297a:	4b4c      	ldr	r3, [pc, #304]	@ (8002aac <MX_GPIO_Init+0x190>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	60bb      	str	r3, [r7, #8]
 8002984:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002986:	2300      	movs	r3, #0
 8002988:	607b      	str	r3, [r7, #4]
 800298a:	4b48      	ldr	r3, [pc, #288]	@ (8002aac <MX_GPIO_Init+0x190>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	4a47      	ldr	r2, [pc, #284]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002990:	f043 0308 	orr.w	r3, r3, #8
 8002994:	6313      	str	r3, [r2, #48]	@ 0x30
 8002996:	4b45      	ldr	r3, [pc, #276]	@ (8002aac <MX_GPIO_Init+0x190>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	607b      	str	r3, [r7, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	603b      	str	r3, [r7, #0]
 80029a6:	4b41      	ldr	r3, [pc, #260]	@ (8002aac <MX_GPIO_Init+0x190>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	4a40      	ldr	r2, [pc, #256]	@ (8002aac <MX_GPIO_Init+0x190>)
 80029ac:	f043 0302 	orr.w	r3, r3, #2
 80029b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029b2:	4b3e      	ldr	r3, [pc, #248]	@ (8002aac <MX_GPIO_Init+0x190>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	603b      	str	r3, [r7, #0]
 80029bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80029be:	2200      	movs	r2, #0
 80029c0:	f44f 51e1 	mov.w	r1, #7200	@ 0x1c20
 80029c4:	483a      	ldr	r0, [pc, #232]	@ (8002ab0 <MX_GPIO_Init+0x194>)
 80029c6:	f004 fcf1 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80029ca:	2200      	movs	r2, #0
 80029cc:	2180      	movs	r1, #128	@ 0x80
 80029ce:	4839      	ldr	r0, [pc, #228]	@ (8002ab4 <MX_GPIO_Init+0x198>)
 80029d0:	f004 fcec 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80029d4:	2200      	movs	r2, #0
 80029d6:	2104      	movs	r1, #4
 80029d8:	4837      	ldr	r0, [pc, #220]	@ (8002ab8 <MX_GPIO_Init+0x19c>)
 80029da:	f004 fce7 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_9, GPIO_PIN_RESET);
 80029de:	2200      	movs	r2, #0
 80029e0:	f44f 7118 	mov.w	r1, #608	@ 0x260
 80029e4:	4835      	ldr	r0, [pc, #212]	@ (8002abc <MX_GPIO_Init+0x1a0>)
 80029e6:	f004 fce1 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80029ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80029f0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80029f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80029fa:	f107 0314 	add.w	r3, r7, #20
 80029fe:	4619      	mov	r1, r3
 8002a00:	482c      	ldr	r0, [pc, #176]	@ (8002ab4 <MX_GPIO_Init+0x198>)
 8002a02:	f004 fa53 	bl	8006eac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002a06:	f44f 53e1 	mov.w	r3, #7200	@ 0x1c20
 8002a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a10:	2300      	movs	r3, #0
 8002a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a14:	2300      	movs	r3, #0
 8002a16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a18:	f107 0314 	add.w	r3, r7, #20
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	4824      	ldr	r0, [pc, #144]	@ (8002ab0 <MX_GPIO_Init+0x194>)
 8002a20:	f004 fa44 	bl	8006eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a24:	2380      	movs	r3, #128	@ 0x80
 8002a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a30:	2300      	movs	r3, #0
 8002a32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	4619      	mov	r1, r3
 8002a3a:	481e      	ldr	r0, [pc, #120]	@ (8002ab4 <MX_GPIO_Init+0x198>)
 8002a3c:	f004 fa36 	bl	8006eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4e:	f107 0314 	add.w	r3, r7, #20
 8002a52:	4619      	mov	r1, r3
 8002a54:	4816      	ldr	r0, [pc, #88]	@ (8002ab0 <MX_GPIO_Init+0x194>)
 8002a56:	f004 fa29 	bl	8006eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a66:	2300      	movs	r3, #0
 8002a68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a6a:	f107 0314 	add.w	r3, r7, #20
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4811      	ldr	r0, [pc, #68]	@ (8002ab8 <MX_GPIO_Init+0x19c>)
 8002a72:	f004 fa1b 	bl	8006eac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_9;
 8002a76:	f44f 7318 	mov.w	r3, #608	@ 0x260
 8002a7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a84:	2300      	movs	r3, #0
 8002a86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a88:	f107 0314 	add.w	r3, r7, #20
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	480b      	ldr	r0, [pc, #44]	@ (8002abc <MX_GPIO_Init+0x1a0>)
 8002a90:	f004 fa0c 	bl	8006eac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a94:	2200      	movs	r2, #0
 8002a96:	2100      	movs	r1, #0
 8002a98:	2028      	movs	r0, #40	@ 0x28
 8002a9a:	f003 fe50 	bl	800673e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a9e:	2028      	movs	r0, #40	@ 0x28
 8002aa0:	f003 fe69 	bl	8006776 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002aa4:	bf00      	nop
 8002aa6:	3728      	adds	r7, #40	@ 0x28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	40020000 	.word	0x40020000
 8002ab4:	40020800 	.word	0x40020800
 8002ab8:	40020c00 	.word	0x40020c00
 8002abc:	40020400 	.word	0x40020400

08002ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac4:	b672      	cpsid	i
}
 8002ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002ac8:	bf00      	nop
 8002aca:	e7fd      	b.n	8002ac8 <Error_Handler+0x8>

08002acc <no_os_malloc>:
 * @brief Allocate memory and return a pointer to it.
 * @param size - Size of the memory block, in bytes.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_malloc(size_t size)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
	return malloc(size);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f006 ff65 	bl	80099a4 <malloc>
 8002ada:	4603      	mov	r3, r0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <no_os_calloc>:
 * @param nitems - Number of elements to be allocated.
 * @param size - Size of elements.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_calloc(size_t nitems, size_t size)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
	return calloc(nitems, size);
 8002aee:	6839      	ldr	r1, [r7, #0]
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f006 ff3b 	bl	800996c <calloc>
 8002af6:	4603      	mov	r3, r0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <no_os_free>:
 * @param ptr - Pointer to a memory block previously allocated by a call
 * 		  to no_os_calloc or no_os_malloc.
 * @return None.
 */
__attribute__((weak)) void no_os_free(void *ptr)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
	free(ptr);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f006 ff53 	bl	80099b4 <free>
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <no_os_crc16_populate_msb>:
 *                         ^
 *
 * @return None.
*******************************************************************************/
void no_os_crc16_populate_msb(uint16_t * table, const uint16_t polynomial)
{
 8002b16:	b480      	push	{r7}
 8002b18:	b085      	sub	sp, #20
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
 8002b1e:	460b      	mov	r3, r1
 8002b20:	807b      	strh	r3, [r7, #2]
	if (!table)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d02f      	beq.n	8002b88 <no_os_crc16_populate_msb+0x72>
		return;

	for (int16_t n = 0; n < NO_OS_CRC16_TABLE_SIZE; n++) {
 8002b28:	2300      	movs	r3, #0
 8002b2a:	81fb      	strh	r3, [r7, #14]
 8002b2c:	e027      	b.n	8002b7e <no_os_crc16_populate_msb+0x68>
		uint16_t currByte = (uint16_t)(n << 8);
 8002b2e:	89fb      	ldrh	r3, [r7, #14]
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	81bb      	strh	r3, [r7, #12]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002b34:	2300      	movs	r3, #0
 8002b36:	72fb      	strb	r3, [r7, #11]
 8002b38:	e011      	b.n	8002b5e <no_os_crc16_populate_msb+0x48>
			if ((currByte & 0x8000) != 0) {
 8002b3a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	da07      	bge.n	8002b52 <no_os_crc16_populate_msb+0x3c>
				currByte <<= 1;
 8002b42:	89bb      	ldrh	r3, [r7, #12]
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	81bb      	strh	r3, [r7, #12]
				currByte ^= polynomial;
 8002b48:	89ba      	ldrh	r2, [r7, #12]
 8002b4a:	887b      	ldrh	r3, [r7, #2]
 8002b4c:	4053      	eors	r3, r2
 8002b4e:	81bb      	strh	r3, [r7, #12]
 8002b50:	e002      	b.n	8002b58 <no_os_crc16_populate_msb+0x42>
			} else {
				currByte <<= 1;
 8002b52:	89bb      	ldrh	r3, [r7, #12]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	81bb      	strh	r3, [r7, #12]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002b58:	7afb      	ldrb	r3, [r7, #11]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	72fb      	strb	r3, [r7, #11]
 8002b5e:	7afb      	ldrb	r3, [r7, #11]
 8002b60:	2b07      	cmp	r3, #7
 8002b62:	d9ea      	bls.n	8002b3a <no_os_crc16_populate_msb+0x24>
			}
		}
		table[n] = currByte;
 8002b64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	89ba      	ldrh	r2, [r7, #12]
 8002b70:	801a      	strh	r2, [r3, #0]
	for (int16_t n = 0; n < NO_OS_CRC16_TABLE_SIZE; n++) {
 8002b72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	3301      	adds	r3, #1
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	81fb      	strh	r3, [r7, #14]
 8002b7e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b82:	2bff      	cmp	r3, #255	@ 0xff
 8002b84:	ddd3      	ble.n	8002b2e <no_os_crc16_populate_msb+0x18>
 8002b86:	e000      	b.n	8002b8a <no_os_crc16_populate_msb+0x74>
		return;
 8002b88:	bf00      	nop
	}
}
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <no_os_crc16>:
 * @return crc      - Computed CRC-16 value.
*******************************************************************************/
uint16_t no_os_crc16(const uint16_t * table, const uint8_t *pdata,
		     size_t nbytes,
		     uint16_t crc)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b087      	sub	sp, #28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	807b      	strh	r3, [r7, #2]
	unsigned int idx;

	while (nbytes--) {
 8002ba2:	e017      	b.n	8002bd4 <no_os_crc16+0x40>
		idx = ((crc >> 8) ^ *pdata) & 0xff;
 8002ba4:	887b      	ldrh	r3, [r7, #2]
 8002ba6:	0a1b      	lsrs	r3, r3, #8
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	4053      	eors	r3, r2
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	617b      	str	r3, [r7, #20]
		crc = (table[idx] ^ (crc << 8)) & 0xffff;
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	881b      	ldrh	r3, [r3, #0]
 8002bc0:	b21a      	sxth	r2, r3
 8002bc2:	887b      	ldrh	r3, [r7, #2]
 8002bc4:	021b      	lsls	r3, r3, #8
 8002bc6:	b21b      	sxth	r3, r3
 8002bc8:	4053      	eors	r3, r2
 8002bca:	b21b      	sxth	r3, r3
 8002bcc:	807b      	strh	r3, [r7, #2]
		pdata++;
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	60bb      	str	r3, [r7, #8]
	while (nbytes--) {
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	1e5a      	subs	r2, r3, #1
 8002bd8:	607a      	str	r2, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1e2      	bne.n	8002ba4 <no_os_crc16+0x10>
	}

	return crc;
 8002bde:	887b      	ldrh	r3, [r7, #2]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	371c      	adds	r7, #28
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <no_os_crc8_populate_msb>:
 * 	msb first: poly = (1)00000111 = 0x07
 *
 * @return None.
*******************************************************************************/
void no_os_crc8_populate_msb(uint8_t * table, const uint8_t polynomial)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	70fb      	strb	r3, [r7, #3]
	if (!table)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d02d      	beq.n	8002c5a <no_os_crc8_populate_msb+0x6e>
		return;

	for (int16_t n = 0; n < NO_OS_CRC8_TABLE_SIZE; n++) {
 8002bfe:	2300      	movs	r3, #0
 8002c00:	81fb      	strh	r3, [r7, #14]
 8002c02:	e025      	b.n	8002c50 <no_os_crc8_populate_msb+0x64>
		uint8_t currByte = (uint8_t)n;
 8002c04:	89fb      	ldrh	r3, [r7, #14]
 8002c06:	737b      	strb	r3, [r7, #13]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002c08:	2300      	movs	r3, #0
 8002c0a:	733b      	strb	r3, [r7, #12]
 8002c0c:	e011      	b.n	8002c32 <no_os_crc8_populate_msb+0x46>
			if ((currByte & 0x80) != 0) {
 8002c0e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	da07      	bge.n	8002c26 <no_os_crc8_populate_msb+0x3a>
				currByte <<= 1;
 8002c16:	7b7b      	ldrb	r3, [r7, #13]
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	737b      	strb	r3, [r7, #13]
				currByte ^= polynomial;
 8002c1c:	7b7a      	ldrb	r2, [r7, #13]
 8002c1e:	78fb      	ldrb	r3, [r7, #3]
 8002c20:	4053      	eors	r3, r2
 8002c22:	737b      	strb	r3, [r7, #13]
 8002c24:	e002      	b.n	8002c2c <no_os_crc8_populate_msb+0x40>
			} else {
				currByte <<= 1;
 8002c26:	7b7b      	ldrb	r3, [r7, #13]
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	737b      	strb	r3, [r7, #13]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002c2c:	7b3b      	ldrb	r3, [r7, #12]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	733b      	strb	r3, [r7, #12]
 8002c32:	7b3b      	ldrb	r3, [r7, #12]
 8002c34:	2b07      	cmp	r3, #7
 8002c36:	d9ea      	bls.n	8002c0e <no_os_crc8_populate_msb+0x22>
			}
		}
		table[n] = currByte;
 8002c38:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	4413      	add	r3, r2
 8002c40:	7b7a      	ldrb	r2, [r7, #13]
 8002c42:	701a      	strb	r2, [r3, #0]
	for (int16_t n = 0; n < NO_OS_CRC8_TABLE_SIZE; n++) {
 8002c44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	81fb      	strh	r3, [r7, #14]
 8002c50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c54:	2bff      	cmp	r3, #255	@ 0xff
 8002c56:	ddd5      	ble.n	8002c04 <no_os_crc8_populate_msb+0x18>
 8002c58:	e000      	b.n	8002c5c <no_os_crc8_populate_msb+0x70>
		return;
 8002c5a:	bf00      	nop
	}
}
 8002c5c:	3714      	adds	r7, #20
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <no_os_crc8>:
 *
 * @return crc      - Computed CRC-8 value.
*******************************************************************************/
uint8_t no_os_crc8(const uint8_t * table, const uint8_t *pdata, size_t nbytes,
		   uint8_t crc)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b087      	sub	sp, #28
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	60f8      	str	r0, [r7, #12]
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	607a      	str	r2, [r7, #4]
 8002c72:	70fb      	strb	r3, [r7, #3]
	unsigned int idx;

	while (nbytes--) {
 8002c74:	e00d      	b.n	8002c92 <no_os_crc8+0x2c>
		idx = (crc ^ *pdata);
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	781a      	ldrb	r2, [r3, #0]
 8002c7a:	78fb      	ldrb	r3, [r7, #3]
 8002c7c:	4053      	eors	r3, r2
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	617b      	str	r3, [r7, #20]
		crc = (table[idx]) & 0xff;
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	4413      	add	r3, r2
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	70fb      	strb	r3, [r7, #3]
		pdata++;
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	60bb      	str	r3, [r7, #8]
	while (nbytes--) {
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	1e5a      	subs	r2, r3, #1
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1ec      	bne.n	8002c76 <no_os_crc8+0x10>
	}

	return crc;
 8002c9c:	78fb      	ldrb	r3, [r7, #3]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	371c      	adds	r7, #28
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <default_sg_callback>:
 * @brief Default handler for cycling though the channel's list of transfers
 * @param context - structure which stores the state of the current channel
 * 		    and DMA controller state.
 */
static void default_sg_callback(void *context)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b088      	sub	sp, #32
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
	struct no_os_dma_default_handler_data *data = context;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	61fb      	str	r3, [r7, #28]
	struct no_os_dma_xfer_desc *old_xfer;
	uint32_t list_size;
	int ret;

	/* Handle the next transfer from the SG list */
	ret = no_os_list_get_first(data->channel->sg_list, (void **)&old_xfer);
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f107 0210 	add.w	r2, r7, #16
 8002cc0:	4611      	mov	r1, r2
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f000 fe8b 	bl	80039de <no_os_list_get_first>
 8002cc8:	61b8      	str	r0, [r7, #24]
	if (ret) {
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d008      	beq.n	8002ce2 <default_sg_callback+0x38>
		/*
		 * This should only happen if the list descriptor is NULL.
		 * The case in which there is no transfer left in the list should
		 * have been handled in the previous interrupt.
		 */
		no_os_dma_xfer_abort(data->desc, data->channel);
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	4619      	mov	r1, r3
 8002cda:	4610      	mov	r0, r2
 8002cdc:	f000 f970 	bl	8002fc0 <no_os_dma_xfer_abort>
		return;
 8002ce0:	e03f      	b.n	8002d62 <default_sg_callback+0xb8>
	}

	no_os_list_read_first(data->channel->sg_list, (void **)&next_xfer);
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f107 0214 	add.w	r2, r7, #20
 8002cec:	4611      	mov	r1, r2
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f000 fdee 	bl	80038d0 <no_os_list_read_first>
	no_os_list_get_size(data->channel->sg_list, &list_size);
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f107 020c 	add.w	r2, r7, #12
 8002cfe:	4611      	mov	r1, r2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fcea 	bl	80036da <no_os_list_get_size>
	if (old_xfer->xfer_complete_cb)
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d006      	beq.n	8002d1c <default_sg_callback+0x72>
		old_xfer->xfer_complete_cb(old_xfer, next_xfer,
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	6938      	ldr	r0, [r7, #16]
 8002d14:	6979      	ldr	r1, [r7, #20]
					   old_xfer->xfer_complete_ctx);
 8002d16:	693a      	ldr	r2, [r7, #16]
		old_xfer->xfer_complete_cb(old_xfer, next_xfer,
 8002d18:	6952      	ldr	r2, [r2, #20]
 8002d1a:	4798      	blx	r3

	if (!list_size) {
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10e      	bne.n	8002d40 <default_sg_callback+0x96>
		no_os_irq_disable(data->desc->irq_ctrl, data->channel->irq_num);
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	691a      	ldr	r2, [r3, #16]
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4610      	mov	r0, r2
 8002d32:	f000 fb48 	bl	80033c6 <no_os_irq_disable>
		data->channel->free = true;
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	711a      	strb	r2, [r3, #4]
		return;
 8002d3e:	e010      	b.n	8002d62 <default_sg_callback+0xb8>
	}

	data->desc->platform_ops->dma_config_xfer(data->channel, next_xfer);
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	6852      	ldr	r2, [r2, #4]
 8002d4c:	6979      	ldr	r1, [r7, #20]
 8002d4e:	4610      	mov	r0, r2
 8002d50:	4798      	blx	r3

	no_os_dma_xfer_start(data->desc, data->channel);
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	4610      	mov	r0, r2
 8002d5e:	f000 f8f3 	bl	8002f48 <no_os_dma_xfer_start>
}
 8002d62:	3720      	adds	r7, #32
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <no_os_dma_remove>:
 * @brief Remove resources allocated for the DMA controller.
 * @param desc - Structure containing the state of the DMA controller
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_remove(struct no_os_dma_desc *desc)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	int ret;

	if (!desc)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d102      	bne.n	8002d7c <no_os_dma_remove+0x14>
		return -EINVAL;
 8002d76:	f06f 0315 	mvn.w	r3, #21
 8002d7a:	e03e      	b.n	8002dfa <no_os_dma_remove+0x92>

	if (!desc->ref)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <no_os_dma_remove+0x20>
		return 0;
 8002d84:	2300      	movs	r3, #0
 8002d86:	e038      	b.n	8002dfa <no_os_dma_remove+0x92>

	for (i = 0; i < desc->num_ch; i++) {
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	e01a      	b.n	8002dc4 <no_os_dma_remove+0x5c>
		ret = no_os_list_remove(desc->channels->sg_list);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f000 fc75 	bl	8003684 <no_os_list_remove>
 8002d9a:	60b8      	str	r0, [r7, #8]
		if (ret)
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <no_os_dma_remove+0x3e>
			return ret;
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	e029      	b.n	8002dfa <no_os_dma_remove+0x92>

		no_os_mutex_remove(desc->channels[i].mutex);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4613      	mov	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	440b      	add	r3, r1
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f001 f801 	bl	8003dc0 <no_os_mutex_remove>
	for (i = 0; i < desc->num_ch; i++) {
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d3df      	bcc.n	8002d8e <no_os_dma_remove+0x26>
	}

	no_os_mutex_remove(desc->mutex);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 fff4 	bl	8003dc0 <no_os_mutex_remove>

	ret = desc->platform_ops->dma_remove(desc);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	4798      	blx	r3
 8002de2:	60b8      	str	r0, [r7, #8]
	if (ret)
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <no_os_dma_remove+0x86>
		return ret;
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	e005      	b.n	8002dfa <no_os_dma_remove+0x92>

	desc->ref--;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	1e5a      	subs	r2, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	619a      	str	r2, [r3, #24]

	return 0;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
	...

08002e04 <no_os_dma_config_xfer>:
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_config_xfer(struct no_os_dma_desc *desc,
			  struct no_os_dma_xfer_desc *xfer,
			  uint32_t len, struct no_os_dma_ch *ch)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08a      	sub	sp, #40	@ 0x28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	607a      	str	r2, [r7, #4]
 8002e10:	603b      	str	r3, [r7, #0]
	uint32_t i;
	int ret;

	struct no_os_callback_desc sg_callback = {
 8002e12:	f107 0310 	add.w	r3, r7, #16
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
 8002e1a:	605a      	str	r2, [r3, #4]
 8002e1c:	609a      	str	r2, [r3, #8]
 8002e1e:	60da      	str	r2, [r3, #12]
 8002e20:	4b48      	ldr	r3, [pc, #288]	@ (8002f44 <no_os_dma_config_xfer+0x140>)
 8002e22:	613b      	str	r3, [r7, #16]
		.callback = default_sg_callback,
	};

	if (!desc || !xfer || !len || !ch)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d008      	beq.n	8002e3c <no_os_dma_config_xfer+0x38>
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <no_os_dma_config_xfer+0x38>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d002      	beq.n	8002e3c <no_os_dma_config_xfer+0x38>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d102      	bne.n	8002e42 <no_os_dma_config_xfer+0x3e>
		return -EINVAL;
 8002e3c:	f06f 0315 	mvn.w	r3, #21
 8002e40:	e07b      	b.n	8002f3a <no_os_dma_config_xfer+0x136>

	no_os_mutex_lock(ch->mutex);
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f000 ffa6 	bl	8003d98 <no_os_mutex_lock>

	sg_callback.peripheral = xfer[0].periph;
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	7f1b      	ldrb	r3, [r3, #28]
 8002e50:	767b      	strb	r3, [r7, #25]

	switch (xfer[0].xfer_type) {
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	7b1b      	ldrb	r3, [r3, #12]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	dc02      	bgt.n	8002e60 <no_os_dma_config_xfer+0x5c>
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	da03      	bge.n	8002e66 <no_os_dma_config_xfer+0x62>
 8002e5e:	e008      	b.n	8002e72 <no_os_dma_config_xfer+0x6e>
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d003      	beq.n	8002e6c <no_os_dma_config_xfer+0x68>
 8002e64:	e005      	b.n	8002e72 <no_os_dma_config_xfer+0x6e>
	case MEM_TO_DEV:
	case MEM_TO_MEM:
		sg_callback.event = NO_OS_EVT_DMA_TX_COMPLETE;
 8002e66:	230a      	movs	r3, #10
 8002e68:	763b      	strb	r3, [r7, #24]
		break;
 8002e6a:	e006      	b.n	8002e7a <no_os_dma_config_xfer+0x76>
	case DEV_TO_MEM:
		sg_callback.event = NO_OS_EVT_DMA_RX_COMPLETE;
 8002e6c:	2308      	movs	r3, #8
 8002e6e:	763b      	strb	r3, [r7, #24]
		break;
 8002e70:	e003      	b.n	8002e7a <no_os_dma_config_xfer+0x76>
	default:
		ret = -EINVAL;
 8002e72:	f06f 0315 	mvn.w	r3, #21
 8002e76:	623b      	str	r3, [r7, #32]
		goto unlock;
 8002e78:	e059      	b.n	8002f2e <no_os_dma_config_xfer+0x12a>

	/*
	 * Add the transfers to the channel's SG list. It's safe to do so, since
	 * there are no ongoing transfers on this channel.
	 */
	for (i = 0; i < len; i++)
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e7e:	e00f      	b.n	8002ea0 <no_os_dma_config_xfer+0x9c>
		no_os_list_add_last(ch->sg_list, &xfer[i]);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	6898      	ldr	r0, [r3, #8]
 8002e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e86:	4613      	mov	r3, r2
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	4413      	add	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	461a      	mov	r2, r3
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	4413      	add	r3, r2
 8002e94:	4619      	mov	r1, r3
 8002e96:	f000 fc71 	bl	800377c <no_os_list_add_last>
	for (i = 0; i < len; i++)
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d3eb      	bcc.n	8002e80 <no_os_dma_config_xfer+0x7c>

	if (desc->irq_ctrl) {
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d035      	beq.n	8002f1c <no_os_dma_config_xfer+0x118>
		ch->irq_ctx.desc = desc;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	611a      	str	r2, [r3, #16]
		ch->irq_ctx.channel = ch;
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	615a      	str	r2, [r3, #20]
		sg_callback.ctx = &ch->irq_ctx;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	3310      	adds	r3, #16
 8002ec0:	617b      	str	r3, [r7, #20]
		sg_callback.handle = (void *)ch->id;
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	61fb      	str	r3, [r7, #28]

		ret = desc->platform_ops->dma_config_xfer(ch, xfer);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	68b9      	ldr	r1, [r7, #8]
 8002ed0:	6838      	ldr	r0, [r7, #0]
 8002ed2:	4798      	blx	r3
 8002ed4:	6238      	str	r0, [r7, #32]
		if (ret)
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d121      	bne.n	8002f20 <no_os_dma_config_xfer+0x11c>
			goto abort_xfer;

		if (desc->sg_handler)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d003      	beq.n	8002eec <no_os_dma_config_xfer+0xe8>
			sg_callback.callback = desc->sg_handler;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	e001      	b.n	8002ef0 <no_os_dma_config_xfer+0xec>
		else
			sg_callback.callback = default_sg_callback;
 8002eec:	4b15      	ldr	r3, [pc, #84]	@ (8002f44 <no_os_dma_config_xfer+0x140>)
 8002eee:	613b      	str	r3, [r7, #16]

		ret = no_os_irq_register_callback(desc->irq_ctrl,
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6918      	ldr	r0, [r3, #16]
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f107 0210 	add.w	r2, r7, #16
 8002efc:	4619      	mov	r1, r3
 8002efe:	f000 fa1c 	bl	800333a <no_os_irq_register_callback>
 8002f02:	6238      	str	r0, [r7, #32]
						  ch->irq_num,
						  &sg_callback);
		if (ret)
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d10c      	bne.n	8002f24 <no_os_dma_config_xfer+0x120>
			goto abort_xfer;

		no_os_irq_set_priority(desc->irq_ctrl, ch->irq_num, xfer[0].irq_priority);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6918      	ldr	r0, [r3, #16]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	68d9      	ldr	r1, [r3, #12]
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	461a      	mov	r2, r3
 8002f18:	f000 fa77 	bl	800340a <no_os_irq_set_priority>
	}

	return 0;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	e00c      	b.n	8002f3a <no_os_dma_config_xfer+0x136>
			goto abort_xfer;
 8002f20:	bf00      	nop
 8002f22:	e000      	b.n	8002f26 <no_os_dma_config_xfer+0x122>
			goto abort_xfer;
 8002f24:	bf00      	nop

abort_xfer:
	no_os_dma_xfer_abort(desc, ch);
 8002f26:	6839      	ldr	r1, [r7, #0]
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 f849 	bl	8002fc0 <no_os_dma_xfer_abort>
unlock:
	no_os_mutex_unlock(ch->mutex);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 ff3a 	bl	8003dac <no_os_mutex_unlock>

	return ret;
 8002f38:	6a3b      	ldr	r3, [r7, #32]
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3728      	adds	r7, #40	@ 0x28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	08002cab 	.word	0x08002cab

08002f48 <no_os_dma_xfer_start>:
 * @param desc - Structure containing the state of the DMA controller
 * @param ch - Index for the channel we want to start the transfer on.
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_xfer_start(struct no_os_dma_desc *desc, struct no_os_dma_ch *ch)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
	int ret;

	if (!desc || !desc->platform_ops || !ch)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d006      	beq.n	8002f66 <no_os_dma_xfer_start+0x1e>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d002      	beq.n	8002f66 <no_os_dma_xfer_start+0x1e>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d102      	bne.n	8002f6c <no_os_dma_xfer_start+0x24>
		return -EINVAL;
 8002f66:	f06f 0315 	mvn.w	r3, #21
 8002f6a:	e025      	b.n	8002fb8 <no_os_dma_xfer_start+0x70>

	if (!desc->platform_ops->dma_xfer_start)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d102      	bne.n	8002f7c <no_os_dma_xfer_start+0x34>
		return -ENOSYS;
 8002f76:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8002f7a:	e01d      	b.n	8002fb8 <no_os_dma_xfer_start+0x70>

	no_os_mutex_lock(ch->mutex);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f000 ff09 	bl	8003d98 <no_os_mutex_lock>

	if (desc->irq_ctrl)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d007      	beq.n	8002f9e <no_os_dma_xfer_start+0x56>
		no_os_irq_enable(desc->irq_ctrl, ch->irq_num);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691a      	ldr	r2, [r3, #16]
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	4619      	mov	r1, r3
 8002f98:	4610      	mov	r0, r2
 8002f9a:	f000 f9f2 	bl	8003382 <no_os_irq_enable>

	ret = desc->platform_ops->dma_xfer_start(desc, ch);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	6839      	ldr	r1, [r7, #0]
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	4798      	blx	r3
 8002faa:	60f8      	str	r0, [r7, #12]

	no_os_mutex_unlock(ch->mutex);
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	6a1b      	ldr	r3, [r3, #32]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f000 fefb 	bl	8003dac <no_os_mutex_unlock>

	return ret;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <no_os_dma_xfer_abort>:
 * @param desc - Structure containing the state of the DMA controller
 * @param ch - Index for the channel we want to abort the transfer.
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_xfer_abort(struct no_os_dma_desc *desc, struct no_os_dma_ch *ch)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
	void *discard;
	int ret;

	if (!desc || !desc->platform_ops || !ch)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d006      	beq.n	8002fde <no_os_dma_xfer_abort+0x1e>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d002      	beq.n	8002fde <no_os_dma_xfer_abort+0x1e>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d102      	bne.n	8002fe4 <no_os_dma_xfer_abort+0x24>
		return -EINVAL;
 8002fde:	f06f 0315 	mvn.w	r3, #21
 8002fe2:	e031      	b.n	8003048 <no_os_dma_xfer_abort+0x88>

	if (!desc->platform_ops->dma_xfer_abort)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d102      	bne.n	8002ff4 <no_os_dma_xfer_abort+0x34>
		return -ENOSYS;
 8002fee:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8002ff2:	e029      	b.n	8003048 <no_os_dma_xfer_abort+0x88>

	no_os_mutex_lock(ch->mutex);
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f000 fecd 	bl	8003d98 <no_os_mutex_lock>

	if (desc->irq_ctrl)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d007      	beq.n	8003016 <no_os_dma_xfer_abort+0x56>
		no_os_irq_disable(desc->irq_ctrl, ch->irq_num);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	691a      	ldr	r2, [r3, #16]
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	4619      	mov	r1, r3
 8003010:	4610      	mov	r0, r2
 8003012:	f000 f9d8 	bl	80033c6 <no_os_irq_disable>

	do {
		ret = no_os_list_get_first(ch->sg_list, &discard);
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f107 0208 	add.w	r2, r7, #8
 800301e:	4611      	mov	r1, r2
 8003020:	4618      	mov	r0, r3
 8003022:	f000 fcdc 	bl	80039de <no_os_list_get_first>
 8003026:	60f8      	str	r0, [r7, #12]
	} while (!ret);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f3      	beq.n	8003016 <no_os_dma_xfer_abort+0x56>

	ret = desc->platform_ops->dma_xfer_abort(desc, ch);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	6839      	ldr	r1, [r7, #0]
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	4798      	blx	r3
 800303a:	60f8      	str	r0, [r7, #12]

	no_os_mutex_unlock(ch->mutex);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	6a1b      	ldr	r3, [r3, #32]
 8003040:	4618      	mov	r0, r3
 8003042:	f000 feb3 	bl	8003dac <no_os_mutex_unlock>

	return ret;
 8003046:	68fb      	ldr	r3, [r7, #12]
}
 8003048:	4618      	mov	r0, r3
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <no_os_gpio_get>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get(struct no_os_gpio_desc **desc,
		       const struct no_os_gpio_init_param *param)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d003      	beq.n	8003068 <no_os_gpio_get+0x18>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d102      	bne.n	800306e <no_os_gpio_get+0x1e>
		return -EINVAL;
 8003068:	f06f 0315 	mvn.w	r3, #21
 800306c:	e019      	b.n	80030a2 <no_os_gpio_get+0x52>

	if (!param->platform_ops->gpio_ops_get)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d102      	bne.n	800307e <no_os_gpio_get+0x2e>
		return -ENOSYS;
 8003078:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800307c:	e011      	b.n	80030a2 <no_os_gpio_get+0x52>

	ret = param->platform_ops->gpio_ops_get(desc, param);
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6839      	ldr	r1, [r7, #0]
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	4798      	blx	r3
 800308a:	60f8      	str	r0, [r7, #12]
	if (ret)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <no_os_gpio_get+0x46>
		return ret;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	e005      	b.n	80030a2 <no_os_gpio_get+0x52>

	(*desc)->platform_ops = param->platform_ops;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	683a      	ldr	r2, [r7, #0]
 800309c:	68d2      	ldr	r2, [r2, #12]
 800309e:	60da      	str	r2, [r3, #12]

	return 0;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <no_os_gpio_get_optional>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get_optional(struct no_os_gpio_desc **desc,
				const struct no_os_gpio_init_param *param)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b084      	sub	sp, #16
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
 80030b2:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || (param->number == -1)) {
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d004      	beq.n	80030c4 <no_os_gpio_get_optional+0x1a>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c2:	d104      	bne.n	80030ce <no_os_gpio_get_optional+0x24>
		*desc = NULL;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	601a      	str	r2, [r3, #0]
		return 0;
 80030ca:	2300      	movs	r3, #0
 80030cc:	e020      	b.n	8003110 <no_os_gpio_get_optional+0x66>
	}

	if (!param->platform_ops)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d102      	bne.n	80030dc <no_os_gpio_get_optional+0x32>
		return -EINVAL;
 80030d6:	f06f 0315 	mvn.w	r3, #21
 80030da:	e019      	b.n	8003110 <no_os_gpio_get_optional+0x66>

	if (!param->platform_ops->gpio_ops_get_optional)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d102      	bne.n	80030ec <no_os_gpio_get_optional+0x42>
		return -ENOSYS;
 80030e6:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80030ea:	e011      	b.n	8003110 <no_os_gpio_get_optional+0x66>

	ret = param->platform_ops->gpio_ops_get_optional(desc, param);
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	6839      	ldr	r1, [r7, #0]
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	4798      	blx	r3
 80030f8:	60f8      	str	r0, [r7, #12]
	if (ret)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <no_os_gpio_get_optional+0x5a>
		return ret;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	e005      	b.n	8003110 <no_os_gpio_get_optional+0x66>

	(*desc)->platform_ops = param->platform_ops;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	68d2      	ldr	r2, [r2, #12]
 800310c:	60da      	str	r2, [r3, #12]

	return 0;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <no_os_gpio_remove>:
 * @brief Free the resources allocated by no_os_gpio_get().
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_remove(struct no_os_gpio_desc *desc)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
	if (desc) {
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d015      	beq.n	8003152 <no_os_gpio_remove+0x3a>
		if (!desc->platform_ops)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d102      	bne.n	8003134 <no_os_gpio_remove+0x1c>
			return -EINVAL;
 800312e:	f06f 0315 	mvn.w	r3, #21
 8003132:	e00f      	b.n	8003154 <no_os_gpio_remove+0x3c>

		if (!desc->platform_ops->gpio_ops_remove)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d102      	bne.n	8003144 <no_os_gpio_remove+0x2c>
			return -ENOSYS;
 800313e:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003142:	e007      	b.n	8003154 <no_os_gpio_remove+0x3c>

		return desc->platform_ops->gpio_ops_remove(desc);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	4798      	blx	r3
 800314e:	4603      	mov	r3, r0
 8003150:	e000      	b.n	8003154 <no_os_gpio_remove+0x3c>
	}

	return 0;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <no_os_gpio_direction_input>:
 * @brief Enable the input direction of the specified GPIO.
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_direction_input(struct no_os_gpio_desc *desc)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
	if (desc) {
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d015      	beq.n	8003196 <no_os_gpio_direction_input+0x3a>
		if (!desc->platform_ops)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d102      	bne.n	8003178 <no_os_gpio_direction_input+0x1c>
			return -EINVAL;
 8003172:	f06f 0315 	mvn.w	r3, #21
 8003176:	e00f      	b.n	8003198 <no_os_gpio_direction_input+0x3c>

		if (!desc->platform_ops->gpio_ops_direction_input)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d102      	bne.n	8003188 <no_os_gpio_direction_input+0x2c>
			return -ENOSYS;
 8003182:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003186:	e007      	b.n	8003198 <no_os_gpio_direction_input+0x3c>

		return desc->platform_ops->gpio_ops_direction_input(desc);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	4798      	blx	r3
 8003192:	4603      	mov	r3, r0
 8003194:	e000      	b.n	8003198 <no_os_gpio_direction_input+0x3c>
	}

	return 0;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <no_os_gpio_direction_output>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_direction_output(struct no_os_gpio_desc *desc,
				    uint8_t value)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	70fb      	strb	r3, [r7, #3]
	if (desc) {
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d017      	beq.n	80031e2 <no_os_gpio_direction_output+0x42>
		if (!desc->platform_ops)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d102      	bne.n	80031c0 <no_os_gpio_direction_output+0x20>
			return -EINVAL;
 80031ba:	f06f 0315 	mvn.w	r3, #21
 80031be:	e011      	b.n	80031e4 <no_os_gpio_direction_output+0x44>

		if (!desc->platform_ops->gpio_ops_direction_output)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d102      	bne.n	80031d0 <no_os_gpio_direction_output+0x30>
			return -ENOSYS;
 80031ca:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80031ce:	e009      	b.n	80031e4 <no_os_gpio_direction_output+0x44>

		return desc->platform_ops->
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	78fa      	ldrb	r2, [r7, #3]
 80031d8:	4611      	mov	r1, r2
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	4798      	blx	r3
 80031de:	4603      	mov	r3, r0
 80031e0:	e000      	b.n	80031e4 <no_os_gpio_direction_output+0x44>
		       gpio_ops_direction_output(desc, value);
	}

	return 0;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <no_os_gpio_set_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_set_value(struct no_os_gpio_desc *desc,
			     uint8_t value)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	70fb      	strb	r3, [r7, #3]
	if (desc) {
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d017      	beq.n	800322e <no_os_gpio_set_value+0x42>
		if (!desc->platform_ops)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d102      	bne.n	800320c <no_os_gpio_set_value+0x20>
			return -EINVAL;
 8003206:	f06f 0315 	mvn.w	r3, #21
 800320a:	e011      	b.n	8003230 <no_os_gpio_set_value+0x44>

		if (!desc->platform_ops->gpio_ops_set_value)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d102      	bne.n	800321c <no_os_gpio_set_value+0x30>
			return -ENOSYS;
 8003216:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800321a:	e009      	b.n	8003230 <no_os_gpio_set_value+0x44>

		return desc->platform_ops->gpio_ops_set_value(desc, value);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	4611      	mov	r1, r2
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	4798      	blx	r3
 800322a:	4603      	mov	r3, r0
 800322c:	e000      	b.n	8003230 <no_os_gpio_set_value+0x44>
	}

	return 0;
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	3708      	adds	r7, #8
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <no_os_gpio_get_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get_value(struct no_os_gpio_desc *desc,
			     uint8_t *value)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
	if (desc) {
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d016      	beq.n	8003276 <no_os_gpio_get_value+0x3e>
		if (!desc->platform_ops)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d102      	bne.n	8003256 <no_os_gpio_get_value+0x1e>
			return -EINVAL;
 8003250:	f06f 0315 	mvn.w	r3, #21
 8003254:	e010      	b.n	8003278 <no_os_gpio_get_value+0x40>

		if (!desc->platform_ops->gpio_ops_set_value)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d102      	bne.n	8003266 <no_os_gpio_get_value+0x2e>
			return -ENOSYS;
 8003260:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003264:	e008      	b.n	8003278 <no_os_gpio_get_value+0x40>

		return desc->platform_ops->gpio_ops_get_value(desc, value);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	69db      	ldr	r3, [r3, #28]
 800326c:	6839      	ldr	r1, [r7, #0]
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	4798      	blx	r3
 8003272:	4603      	mov	r3, r0
 8003274:	e000      	b.n	8003278 <no_os_gpio_get_value+0x40>
	}

	return 0;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <no_os_irq_ctrl_init>:
 * @param param - The structure that contains the IRQ parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_irq_ctrl_init(struct no_os_irq_ctrl_desc **desc,
			    const struct no_os_irq_init_param *param)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <no_os_irq_ctrl_init+0x18>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d102      	bne.n	800329e <no_os_irq_ctrl_init+0x1e>
		return -EINVAL;
 8003298:	f06f 0315 	mvn.w	r3, #21
 800329c:	e01e      	b.n	80032dc <no_os_irq_ctrl_init+0x5c>

	if (!param->platform_ops->init)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d102      	bne.n	80032ae <no_os_irq_ctrl_init+0x2e>
		return -ENOSYS;
 80032a8:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80032ac:	e016      	b.n	80032dc <no_os_irq_ctrl_init+0x5c>

	ret = param->platform_ops->init(desc, param);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6839      	ldr	r1, [r7, #0]
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	4798      	blx	r3
 80032ba:	60f8      	str	r0, [r7, #12]
	if (ret)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <no_os_irq_ctrl_init+0x46>
		return ret;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	e00a      	b.n	80032dc <no_os_irq_ctrl_init+0x5c>

	(*desc)->ref++;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	3201      	adds	r2, #1
 80032ce:	609a      	str	r2, [r3, #8]
	(*desc)->platform_ops = param->platform_ops;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	6852      	ldr	r2, [r2, #4]
 80032d8:	605a      	str	r2, [r3, #4]

	return 0;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <no_os_irq_ctrl_remove>:
 * @brief Free the resources allocated by no_os_irq_ctrl_init().
 * @param desc - The SPI descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_irq_ctrl_remove(struct no_os_irq_ctrl_desc *desc)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <no_os_irq_ctrl_remove+0x16>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d102      	bne.n	8003300 <no_os_irq_ctrl_remove+0x1c>
		return -EINVAL;
 80032fa:	f06f 0315 	mvn.w	r3, #21
 80032fe:	e018      	b.n	8003332 <no_os_irq_ctrl_remove+0x4e>

	if (!desc->platform_ops->remove)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003306:	2b00      	cmp	r3, #0
 8003308:	d102      	bne.n	8003310 <no_os_irq_ctrl_remove+0x2c>
		return -ENOSYS;
 800330a:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800330e:	e010      	b.n	8003332 <no_os_irq_ctrl_remove+0x4e>

	if (--desc->ref)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	1e5a      	subs	r2, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	609a      	str	r2, [r3, #8]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <no_os_irq_ctrl_remove+0x42>
		return 0;
 8003322:	2300      	movs	r3, #0
 8003324:	e005      	b.n	8003332 <no_os_irq_ctrl_remove+0x4e>

	return desc->platform_ops->remove(desc);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	4798      	blx	r3
 8003330:	4603      	mov	r3, r0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <no_os_irq_register_callback>:
 * @return SUCCESS in case of success, FAILURE otherwise.
 */
int32_t no_os_irq_register_callback(struct no_os_irq_ctrl_desc *desc,
				    uint32_t irq_id,
				    struct no_os_callback_desc *callback)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b084      	sub	sp, #16
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <no_os_irq_register_callback+0x1a>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d102      	bne.n	800335a <no_os_irq_register_callback+0x20>
		return -EINVAL;
 8003354:	f06f 0315 	mvn.w	r3, #21
 8003358:	e00f      	b.n	800337a <no_os_irq_register_callback+0x40>

	if (!desc->platform_ops->register_callback)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d102      	bne.n	800336a <no_os_irq_register_callback+0x30>
		return -ENOSYS;
 8003364:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003368:	e007      	b.n	800337a <no_os_irq_register_callback+0x40>

	return desc->platform_ops->register_callback(desc, irq_id, callback);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	68b9      	ldr	r1, [r7, #8]
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	4798      	blx	r3
 8003378:	4603      	mov	r3, r0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <no_os_irq_enable>:
 * @param desc - The IRQ controller descriptor.
 * @param irq_id - Interrupt identifier.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_irq_enable(struct no_os_irq_ctrl_desc *desc, uint32_t irq_id)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
 800338a:	6039      	str	r1, [r7, #0]
	if (!desc || !desc->platform_ops)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <no_os_irq_enable+0x18>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d102      	bne.n	80033a0 <no_os_irq_enable+0x1e>
		return -EINVAL;
 800339a:	f06f 0315 	mvn.w	r3, #21
 800339e:	e00e      	b.n	80033be <no_os_irq_enable+0x3c>

	if (!desc->platform_ops->enable)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d102      	bne.n	80033b0 <no_os_irq_enable+0x2e>
		return -ENOSYS;
 80033aa:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80033ae:	e006      	b.n	80033be <no_os_irq_enable+0x3c>

	return desc->platform_ops->enable(desc, irq_id);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	6839      	ldr	r1, [r7, #0]
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	4798      	blx	r3
 80033bc:	4603      	mov	r3, r0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <no_os_irq_disable>:
 * @param desc - The IRQ controller descriptor.
 * @param irq_id - Interrupt identifier.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_irq_disable(struct no_os_irq_ctrl_desc *desc, uint32_t irq_id)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	6039      	str	r1, [r7, #0]
	if (!desc || !desc->platform_ops)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <no_os_irq_disable+0x18>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d102      	bne.n	80033e4 <no_os_irq_disable+0x1e>
		return -EINVAL;
 80033de:	f06f 0315 	mvn.w	r3, #21
 80033e2:	e00e      	b.n	8003402 <no_os_irq_disable+0x3c>

	if (!desc->platform_ops->disable)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d102      	bne.n	80033f4 <no_os_irq_disable+0x2e>
		return -ENOSYS;
 80033ee:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80033f2:	e006      	b.n	8003402 <no_os_irq_disable+0x3c>

	return desc->platform_ops->disable(desc, irq_id);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	6839      	ldr	r1, [r7, #0]
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	4798      	blx	r3
 8003400:	4603      	mov	r3, r0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <no_os_irq_set_priority>:
 * @return 0 in case of success, negative errno error codes.
 */
int32_t no_os_irq_set_priority(struct no_os_irq_ctrl_desc *desc,
			       uint32_t irq_id,
			       uint32_t priority_level)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	60f8      	str	r0, [r7, #12]
 8003412:	60b9      	str	r1, [r7, #8]
 8003414:	607a      	str	r2, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <no_os_irq_set_priority+0x1a>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d102      	bne.n	800342a <no_os_irq_set_priority+0x20>
		return -EINVAL;
 8003424:	f06f 0315 	mvn.w	r3, #21
 8003428:	e00f      	b.n	800344a <no_os_irq_set_priority+0x40>

	if (!desc->platform_ops->set_priority)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d102      	bne.n	800343a <no_os_irq_set_priority+0x30>
		return -ENOSYS;
 8003434:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003438:	e007      	b.n	800344a <no_os_irq_set_priority+0x40>

	return desc->platform_ops->set_priority(desc, irq_id, priority_level);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	6a1b      	ldr	r3, [r3, #32]
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	68b9      	ldr	r1, [r7, #8]
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	4798      	blx	r3
 8003448:	4603      	mov	r3, r0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <no_os_default_comparator>:
	struct no_os_iterator		l_it;
};

/** @brief Default function used to compare element in the list ( \ref f_cmp) */
static int32_t no_os_default_comparator(void *data1, void *data2)
{
 8003452:	b480      	push	{r7}
 8003454:	b083      	sub	sp, #12
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
 800345a:	6039      	str	r1, [r7, #0]
	return (int32_t)((int32_t *)data1 - (int32_t *)data2);
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	109b      	asrs	r3, r3, #2
}
 8003464:	4618      	mov	r0, r3
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <create_element>:
 * @return Address of the new element or NULL if allocation fails.
 */
static inline struct no_os_list_elem *create_element(void *data,
		struct no_os_list_elem *prev,
		struct no_os_list_elem *next)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
	struct no_os_list_elem *elem;

	elem = (struct no_os_list_elem *)no_os_calloc(1, sizeof(*elem));
 800347c:	210c      	movs	r1, #12
 800347e:	2001      	movs	r0, #1
 8003480:	f7ff fb30 	bl	8002ae4 <no_os_calloc>
 8003484:	6178      	str	r0, [r7, #20]
	if (!elem)
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <create_element+0x20>
		return NULL;
 800348c:	2300      	movs	r3, #0
 800348e:	e009      	b.n	80034a4 <create_element+0x34>
	elem->data = data;
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	68fa      	ldr	r2, [r7, #12]
 8003494:	601a      	str	r2, [r3, #0]
	elem->prev = prev;
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	605a      	str	r2, [r3, #4]
	elem->next = next;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	609a      	str	r2, [r3, #8]

	return (elem);
 80034a2:	697b      	ldr	r3, [r7, #20]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <no_os_update_links>:
 * @param next - High element
 */
static inline void no_os_update_links(struct no_os_list_elem *prev,
				      struct no_os_list_elem *elem,
				      struct no_os_list_elem *next)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
	if (prev)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d007      	beq.n	80034ce <no_os_update_links+0x22>
		prev->next = elem ? elem : next;
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <no_os_update_links+0x1c>
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	e000      	b.n	80034ca <no_os_update_links+0x1e>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	6093      	str	r3, [r2, #8]
	if (elem) {
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d005      	beq.n	80034e0 <no_os_update_links+0x34>
		elem->prev = prev;
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	605a      	str	r2, [r3, #4]
		elem->next = next;
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	609a      	str	r2, [r3, #8]
	}
	if (next)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d007      	beq.n	80034f6 <no_os_update_links+0x4a>
		next->prev = elem ? elem : prev;
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <no_os_update_links+0x44>
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	e000      	b.n	80034f2 <no_os_update_links+0x46>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6053      	str	r3, [r2, #4]
}
 80034f6:	bf00      	nop
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <no_os_update_desc>:
 * @param new_last - New last element
 */
static inline void no_os_update_desc(struct _list_desc *list,
				     struct no_os_list_elem *new_first,
				     struct no_os_list_elem *new_last)
{
 8003502:	b480      	push	{r7}
 8003504:	b085      	sub	sp, #20
 8003506:	af00      	add	r7, sp, #0
 8003508:	60f8      	str	r0, [r7, #12]
 800350a:	60b9      	str	r1, [r7, #8]
 800350c:	607a      	str	r2, [r7, #4]
	if (new_first == list->first) {
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68ba      	ldr	r2, [r7, #8]
 8003514:	429a      	cmp	r2, r3
 8003516:	d10c      	bne.n	8003532 <no_os_update_desc+0x30>
		list->last = new_last;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	605a      	str	r2, [r3, #4]
		if (new_first == NULL || new_last == NULL)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d002      	beq.n	800352a <no_os_update_desc+0x28>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10f      	bne.n	800354a <no_os_update_desc+0x48>
			list->first = new_last;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	601a      	str	r2, [r3, #0]
	} else {	/* if (new_last == list->last) */
		list->first = new_first;
		if (new_last == NULL || new_first == NULL)
			list->last = new_first;
	}
}
 8003530:	e00b      	b.n	800354a <no_os_update_desc+0x48>
		list->first = new_first;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	68ba      	ldr	r2, [r7, #8]
 8003536:	601a      	str	r2, [r3, #0]
		if (new_last == NULL || new_first == NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d002      	beq.n	8003544 <no_os_update_desc+0x42>
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d102      	bne.n	800354a <no_os_update_desc+0x48>
			list->last = new_first;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	605a      	str	r2, [r3, #4]
}
 800354a:	bf00      	nop
 800354c:	3714      	adds	r7, #20
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
	...

08003558 <no_os_set_adapter>:
 * @param ad - Reference of the adapter
 * @param type - Type of the adapter
 */
static inline void no_os_set_adapter(struct no_os_list_desc *ad,
				     enum no_os_adapter_type type)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	460b      	mov	r3, r1
 8003562:	70fb      	strb	r3, [r7, #3]
	switch (type) {
 8003564:	78fb      	ldrb	r3, [r7, #3]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d011      	beq.n	800358e <no_os_set_adapter+0x36>
 800356a:	2b03      	cmp	r3, #3
 800356c:	d11f      	bne.n	80035ae <no_os_set_adapter+0x56>
	case NO_OS_LIST_PRIORITY_LIST:
		ad->push = no_os_list_add_find;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a1a      	ldr	r2, [pc, #104]	@ (80035dc <no_os_set_adapter+0x84>)
 8003572:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_first;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a1a      	ldr	r2, [pc, #104]	@ (80035e0 <no_os_set_adapter+0x88>)
 8003578:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_first;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a19      	ldr	r2, [pc, #100]	@ (80035e4 <no_os_set_adapter+0x8c>)
 800357e:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_last;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a19      	ldr	r2, [pc, #100]	@ (80035e8 <no_os_set_adapter+0x90>)
 8003584:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_first;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a18      	ldr	r2, [pc, #96]	@ (80035ec <no_os_set_adapter+0x94>)
 800358a:	611a      	str	r2, [r3, #16]
		break;
 800358c:	e01f      	b.n	80035ce <no_os_set_adapter+0x76>
	case NO_OS_LIST_QUEUE:
		ad->push = no_os_list_add_last;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a17      	ldr	r2, [pc, #92]	@ (80035f0 <no_os_set_adapter+0x98>)
 8003592:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_first;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a12      	ldr	r2, [pc, #72]	@ (80035e0 <no_os_set_adapter+0x88>)
 8003598:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_first;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a11      	ldr	r2, [pc, #68]	@ (80035e4 <no_os_set_adapter+0x8c>)
 800359e:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_last;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a11      	ldr	r2, [pc, #68]	@ (80035e8 <no_os_set_adapter+0x90>)
 80035a4:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_first;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a10      	ldr	r2, [pc, #64]	@ (80035ec <no_os_set_adapter+0x94>)
 80035aa:	611a      	str	r2, [r3, #16]
		break;
 80035ac:	e00f      	b.n	80035ce <no_os_set_adapter+0x76>
	case NO_OS_LIST_DEFAULT:
	case NO_OS_LIST_STACK:
	default:
		ad->push = no_os_list_add_last;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a0f      	ldr	r2, [pc, #60]	@ (80035f0 <no_os_set_adapter+0x98>)
 80035b2:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_last;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a0f      	ldr	r2, [pc, #60]	@ (80035f4 <no_os_set_adapter+0x9c>)
 80035b8:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_last;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a0a      	ldr	r2, [pc, #40]	@ (80035e8 <no_os_set_adapter+0x90>)
 80035be:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_first;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a08      	ldr	r2, [pc, #32]	@ (80035e4 <no_os_set_adapter+0x8c>)
 80035c4:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_last;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a0b      	ldr	r2, [pc, #44]	@ (80035f8 <no_os_set_adapter+0xa0>)
 80035ca:	611a      	str	r2, [r3, #16]
		break;
 80035cc:	bf00      	nop
	}
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	080037e7 	.word	0x080037e7
 80035e0:	080039df 	.word	0x080039df
 80035e4:	080038d1 	.word	0x080038d1
 80035e8:	0800391f 	.word	0x0800391f
 80035ec:	0800386d 	.word	0x0800386d
 80035f0:	0800377d 	.word	0x0800377d
 80035f4:	08003a61 	.word	0x08003a61
 80035f8:	0800389f 	.word	0x0800389f

080035fc <no_os_list_init>:
 *  - -1 : Otherwise
 */
int32_t no_os_list_init(struct no_os_list_desc **list_desc,
			enum no_os_adapter_type type,
			f_cmp comparator)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	460b      	mov	r3, r1
 8003606:	607a      	str	r2, [r7, #4]
 8003608:	72fb      	strb	r3, [r7, #11]
	struct no_os_list_desc	*l_desc;
	struct _list_desc	*list;


	if (!list_desc)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d102      	bne.n	8003616 <no_os_list_init+0x1a>
		return -1;
 8003610:	f04f 33ff 	mov.w	r3, #4294967295
 8003614:	e02f      	b.n	8003676 <no_os_list_init+0x7a>
	l_desc = (struct no_os_list_desc *)no_os_calloc(1, sizeof(*l_desc));
 8003616:	2118      	movs	r1, #24
 8003618:	2001      	movs	r0, #1
 800361a:	f7ff fa63 	bl	8002ae4 <no_os_calloc>
 800361e:	6178      	str	r0, [r7, #20]
	if (!l_desc)
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d102      	bne.n	800362c <no_os_list_init+0x30>
		return -1;
 8003626:	f04f 33ff 	mov.w	r3, #4294967295
 800362a:	e024      	b.n	8003676 <no_os_list_init+0x7a>
	list = (struct _list_desc *)no_os_calloc(1, sizeof(*list));
 800362c:	211c      	movs	r1, #28
 800362e:	2001      	movs	r0, #1
 8003630:	f7ff fa58 	bl	8002ae4 <no_os_calloc>
 8003634:	6138      	str	r0, [r7, #16]
	if (!list) {
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d105      	bne.n	8003648 <no_os_list_init+0x4c>
		no_os_free(l_desc);
 800363c:	6978      	ldr	r0, [r7, #20]
 800363e:	f7ff fa5f 	bl	8002b00 <no_os_free>
		return -1;
 8003642:	f04f 33ff 	mov.w	r3, #4294967295
 8003646:	e016      	b.n	8003676 <no_os_list_init+0x7a>
	}

	*list_desc = l_desc;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	601a      	str	r2, [r3, #0]
	l_desc->priv_desc = list;
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	615a      	str	r2, [r3, #20]
	list->comparator = comparator ? comparator : no_os_default_comparator;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <no_os_list_init+0x62>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	e000      	b.n	8003660 <no_os_list_init+0x64>
 800365e:	4b08      	ldr	r3, [pc, #32]	@ (8003680 <no_os_list_init+0x84>)
 8003660:	693a      	ldr	r2, [r7, #16]
 8003662:	60d3      	str	r3, [r2, #12]

	/* Configure wrapper */
	no_os_set_adapter(l_desc, type);
 8003664:	7afb      	ldrb	r3, [r7, #11]
 8003666:	4619      	mov	r1, r3
 8003668:	6978      	ldr	r0, [r7, #20]
 800366a:	f7ff ff75 	bl	8003558 <no_os_set_adapter>
	list->l_it.list = list;
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	615a      	str	r2, [r3, #20]

	return 0;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	08003453 	.word	0x08003453

08003684 <no_os_list_remove>:
 * @return
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_list_remove(struct no_os_list_desc *list_desc)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
	void			*data;
	struct _list_desc	*list;

	if (!list_desc)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d102      	bne.n	8003698 <no_os_list_remove+0x14>
		return -1;
 8003692:	f04f 33ff 	mov.w	r3, #4294967295
 8003696:	e01c      	b.n	80036d2 <no_os_list_remove+0x4e>

	list = list_desc->priv_desc;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	60fb      	str	r3, [r7, #12]
	if (list->nb_iterators != 0)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d002      	beq.n	80036ac <no_os_list_remove+0x28>
		return -1;
 80036a6:	f04f 33ff 	mov.w	r3, #4294967295
 80036aa:	e012      	b.n	80036d2 <no_os_list_remove+0x4e>

	/* Remove all the elements */
	while (0 == no_os_list_get_first(list_desc, &data))
 80036ac:	bf00      	nop
 80036ae:	f107 0308 	add.w	r3, r7, #8
 80036b2:	4619      	mov	r1, r3
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f992 	bl	80039de <no_os_list_get_first>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d0f6      	beq.n	80036ae <no_os_list_remove+0x2a>
		;
	no_os_free(list_desc->priv_desc);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	695b      	ldr	r3, [r3, #20]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff fa1b 	bl	8002b00 <no_os_free>
	no_os_free(list_desc);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7ff fa18 	bl	8002b00 <no_os_free>

	return 0;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <no_os_list_get_size>:
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_list_get_size(struct no_os_list_desc *list_desc,
			    uint32_t *out_size)
{
 80036da:	b480      	push	{r7}
 80036dc:	b085      	sub	sp, #20
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
 80036e2:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !out_size)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d002      	beq.n	80036f0 <no_os_list_get_size+0x16>
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d102      	bne.n	80036f6 <no_os_list_get_size+0x1c>
		return -1;
 80036f0:	f04f 33ff 	mov.w	r3, #4294967295
 80036f4:	e007      	b.n	8003706 <no_os_list_get_size+0x2c>

	list = list_desc->priv_desc;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	60fb      	str	r3, [r7, #12]
	*out_size = list->nb_elements;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	601a      	str	r2, [r3, #0]

	return 0;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3714      	adds	r7, #20
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <no_os_list_add_first>:

/** @brief Add element at the begining of the list. Refer to \ref f_add */
int32_t no_os_list_add_first(struct no_os_list_desc *list_desc, void *data)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b086      	sub	sp, #24
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
 800371a:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*prev;
	struct no_os_list_elem	*next;
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d102      	bne.n	8003728 <no_os_list_add_first+0x16>
		return -1;
 8003722:	f04f 33ff 	mov.w	r3, #4294967295
 8003726:	e025      	b.n	8003774 <no_os_list_add_first+0x62>

	list = list_desc->priv_desc;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	617b      	str	r3, [r7, #20]

	prev = NULL;
 800372e:	2300      	movs	r3, #0
 8003730:	613b      	str	r3, [r7, #16]
	next = list->first;
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	60fb      	str	r3, [r7, #12]
	elem = create_element(data, prev, next);
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	6939      	ldr	r1, [r7, #16]
 800373c:	6838      	ldr	r0, [r7, #0]
 800373e:	f7ff fe97 	bl	8003470 <create_element>
 8003742:	60b8      	str	r0, [r7, #8]
	if (!elem)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d102      	bne.n	8003750 <no_os_list_add_first+0x3e>
		return -1;
 800374a:	f04f 33ff 	mov.w	r3, #4294967295
 800374e:	e011      	b.n	8003774 <no_os_list_add_first+0x62>

	no_os_update_links(prev, elem, next);
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	68b9      	ldr	r1, [r7, #8]
 8003754:	6938      	ldr	r0, [r7, #16]
 8003756:	f7ff fea9 	bl	80034ac <no_os_update_links>

	no_os_update_desc(list, elem, list->last);
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	461a      	mov	r2, r3
 8003760:	68b9      	ldr	r1, [r7, #8]
 8003762:	6978      	ldr	r0, [r7, #20]
 8003764:	f7ff fecd 	bl	8003502 <no_os_update_desc>

	list->nb_elements++;
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	1c5a      	adds	r2, r3, #1
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	609a      	str	r2, [r3, #8]

	return 0;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3718      	adds	r7, #24
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <no_os_list_add_last>:

/** @brief Add element at the end of the list. Refer to \ref f_add */
int32_t no_os_list_add_last(struct no_os_list_desc *list_desc, void *data)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*prev;
	struct no_os_list_elem	*next;
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d102      	bne.n	8003792 <no_os_list_add_last+0x16>
		return -1;
 800378c:	f04f 33ff 	mov.w	r3, #4294967295
 8003790:	e025      	b.n	80037de <no_os_list_add_last+0x62>
	list = list_desc->priv_desc;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	617b      	str	r3, [r7, #20]

	prev = list->last;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	613b      	str	r3, [r7, #16]
	next = NULL;
 800379e:	2300      	movs	r3, #0
 80037a0:	60fb      	str	r3, [r7, #12]
	elem = create_element(data, prev, next);
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	6939      	ldr	r1, [r7, #16]
 80037a6:	6838      	ldr	r0, [r7, #0]
 80037a8:	f7ff fe62 	bl	8003470 <create_element>
 80037ac:	60b8      	str	r0, [r7, #8]
	if (!elem)
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d102      	bne.n	80037ba <no_os_list_add_last+0x3e>
		return -1;
 80037b4:	f04f 33ff 	mov.w	r3, #4294967295
 80037b8:	e011      	b.n	80037de <no_os_list_add_last+0x62>

	no_os_update_links(prev, elem, next);
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	68b9      	ldr	r1, [r7, #8]
 80037be:	6938      	ldr	r0, [r7, #16]
 80037c0:	f7ff fe74 	bl	80034ac <no_os_update_links>

	no_os_update_desc(list, list->first, elem);
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	4619      	mov	r1, r3
 80037cc:	6978      	ldr	r0, [r7, #20]
 80037ce:	f7ff fe98 	bl	8003502 <no_os_update_desc>

	list->nb_elements++;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	609a      	str	r2, [r3, #8]

	return 0;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3718      	adds	r7, #24
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <no_os_list_add_find>:
	return no_os_iterator_insert(&(list->l_it), data, 0);
}

/** @brief Add element in ascending order. Refer to \ref f_add */
int32_t no_os_list_add_find(struct no_os_list_desc *list_desc, void *data)
{
 80037e6:	b580      	push	{r7, lr}
 80037e8:	b084      	sub	sp, #16
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
 80037ee:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d102      	bne.n	80037fc <no_os_list_add_find+0x16>
		return -1;
 80037f6:	f04f 33ff 	mov.w	r3, #4294967295
 80037fa:	e033      	b.n	8003864 <no_os_list_add_find+0x7e>
	list = list_desc->priv_desc;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	695b      	ldr	r3, [r3, #20]
 8003800:	60bb      	str	r3, [r7, #8]


	/* Based on place iterator */
	elem = list->first;
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003808:	e00c      	b.n	8003824 <no_os_list_add_find+0x3e>
		if (0 < list->comparator(elem->data, data))
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	6812      	ldr	r2, [r2, #0]
 8003812:	6839      	ldr	r1, [r7, #0]
 8003814:	4610      	mov	r0, r2
 8003816:	4798      	blx	r3
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	dc06      	bgt.n	800382c <no_os_list_add_find+0x46>
			break;
		elem = elem->next;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1ef      	bne.n	800380a <no_os_list_add_find+0x24>
 800382a:	e000      	b.n	800382e <no_os_list_add_find+0x48>
			break;
 800382c:	bf00      	nop
	}
	if (elem == NULL) {
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d10c      	bne.n	800384e <no_os_list_add_find+0x68>
		list->l_it.elem = list->last;
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	619a      	str	r2, [r3, #24]
		return no_os_iterator_insert(&(list->l_it), data, 1);
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	3314      	adds	r3, #20
 8003840:	2201      	movs	r2, #1
 8003842:	6839      	ldr	r1, [r7, #0]
 8003844:	4618      	mov	r0, r3
 8003846:	f000 fa34 	bl	8003cb2 <no_os_iterator_insert>
 800384a:	4603      	mov	r3, r0
 800384c:	e00a      	b.n	8003864 <no_os_list_add_find+0x7e>
	} else {
		list->l_it.elem = elem;
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	619a      	str	r2, [r3, #24]
		return no_os_iterator_insert(&(list->l_it), data, 0);
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	3314      	adds	r3, #20
 8003858:	2200      	movs	r2, #0
 800385a:	6839      	ldr	r1, [r7, #0]
 800385c:	4618      	mov	r0, r3
 800385e:	f000 fa28 	bl	8003cb2 <no_os_iterator_insert>
 8003862:	4603      	mov	r3, r0
	}

}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <no_os_list_edit_first>:

/** @brief Edit the first element of the list. Refer to \ref f_edit */
int32_t no_os_list_edit_first(struct no_os_list_desc *list_desc, void *new_data)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d102      	bne.n	8003882 <no_os_list_edit_first+0x16>
		return -1;
 800387c:	f04f 33ff 	mov.w	r3, #4294967295
 8003880:	e007      	b.n	8003892 <no_os_list_edit_first+0x26>

	list = list_desc->priv_desc;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	60fb      	str	r3, [r7, #12]
	list->first->data = new_data;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	601a      	str	r2, [r3, #0]

	return 0;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3714      	adds	r7, #20
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr

0800389e <no_os_list_edit_last>:

/** @brief Edit the last element of the list. Refer to \ref f_edit */
int32_t no_os_list_edit_last(struct no_os_list_desc *list_desc, void *new_data)
{
 800389e:	b480      	push	{r7}
 80038a0:	b085      	sub	sp, #20
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
 80038a6:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d102      	bne.n	80038b4 <no_os_list_edit_last+0x16>
		return -1;
 80038ae:	f04f 33ff 	mov.w	r3, #4294967295
 80038b2:	e007      	b.n	80038c4 <no_os_list_edit_last+0x26>

	list = list_desc->priv_desc;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	60fb      	str	r3, [r7, #12]
	list->last->data = new_data;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	683a      	ldr	r2, [r7, #0]
 80038c0:	601a      	str	r2, [r3, #0]

	return 0;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <no_os_list_read_first>:
	return no_os_iterator_edit(&(list->l_it), new_data);
}

/** @brief Read the first element of the list. Refer to \ref f_read */
int32_t no_os_list_read_first(struct no_os_list_desc *list_desc, void **data)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !data)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <no_os_list_read_first+0x16>
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d102      	bne.n	80038ec <no_os_list_read_first+0x1c>
		return -1;
 80038e6:	f04f 33ff 	mov.w	r3, #4294967295
 80038ea:	e012      	b.n	8003912 <no_os_list_read_first+0x42>

	*data = NULL;
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	60fb      	str	r3, [r7, #12]
	if (!list->first)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d102      	bne.n	8003906 <no_os_list_read_first+0x36>
		return -1;
 8003900:	f04f 33ff 	mov.w	r3, #4294967295
 8003904:	e005      	b.n	8003912 <no_os_list_read_first+0x42>

	*data = list->first->data;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	601a      	str	r2, [r3, #0]

	return 0;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <no_os_list_read_last>:

/** @brief Read the last element of the list. Refer to \ref f_read */
int32_t no_os_list_read_last(struct no_os_list_desc *list_desc, void **data)
{
 800391e:	b480      	push	{r7}
 8003920:	b085      	sub	sp, #20
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
 8003926:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <no_os_list_read_last+0x16>
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d102      	bne.n	800393a <no_os_list_read_last+0x1c>
		return -1;
 8003934:	f04f 33ff 	mov.w	r3, #4294967295
 8003938:	e012      	b.n	8003960 <no_os_list_read_last+0x42>

	*data = NULL;
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	60fb      	str	r3, [r7, #12]
	if (!list->last)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d102      	bne.n	8003954 <no_os_list_read_last+0x36>
		return -1;
 800394e:	f04f 33ff 	mov.w	r3, #4294967295
 8003952:	e005      	b.n	8003960 <no_os_list_read_last+0x42>

	*data = list->last->data;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	601a      	str	r2, [r3, #0]

	return 0;
 800395e:	2300      	movs	r3, #0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <no_os_list_read_find>:
}

/** @brief Read the element which match with cmp_data. Refer to \ref f_read */
int32_t no_os_list_read_find(struct no_os_list_desc *list_desc, void **data,
			     void *cmp_data)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d002      	beq.n	8003984 <no_os_list_read_find+0x18>
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d102      	bne.n	800398a <no_os_list_read_find+0x1e>
		return -1;
 8003984:	f04f 33ff 	mov.w	r3, #4294967295
 8003988:	e025      	b.n	80039d6 <no_os_list_read_find+0x6a>

	*data = NULL;
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	617b      	str	r3, [r7, #20]
	if (!list)
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d102      	bne.n	80039a2 <no_os_list_read_find+0x36>
		return -1;
 800399c:	f04f 33ff 	mov.w	r3, #4294967295
 80039a0:	e019      	b.n	80039d6 <no_os_list_read_find+0x6a>

	list = list_desc->priv_desc;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	617b      	str	r3, [r7, #20]
	list->l_it.elem = list->first;
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	619a      	str	r2, [r3, #24]
	if (0 != no_os_iterator_find(&(list->l_it), cmp_data))
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	3314      	adds	r3, #20
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 f8c3 	bl	8003b42 <no_os_iterator_find>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d002      	beq.n	80039c8 <no_os_list_read_find+0x5c>
		return -1;
 80039c2:	f04f 33ff 	mov.w	r3, #4294967295
 80039c6:	e006      	b.n	80039d6 <no_os_list_read_find+0x6a>

	return no_os_iterator_read(&(list->l_it), data);
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	3314      	adds	r3, #20
 80039cc:	68b9      	ldr	r1, [r7, #8]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 f94f 	bl	8003c72 <no_os_iterator_read>
 80039d4:	4603      	mov	r3, r0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3718      	adds	r7, #24
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <no_os_list_get_first>:

/** @brief Read and delete the first element of the list. Refer to \ref f_get */
int32_t no_os_list_get_first(struct no_os_list_desc *list_desc, void **data)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b086      	sub	sp, #24
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
 80039e6:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem 	*prev;
	struct no_os_list_elem 	*next;
	struct no_os_list_elem 	*elem;
	struct _list_desc	*list;

	if (!list_desc || !data)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <no_os_list_get_first+0x16>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d102      	bne.n	80039fa <no_os_list_get_first+0x1c>
		return -1;
 80039f4:	f04f 33ff 	mov.w	r3, #4294967295
 80039f8:	e02e      	b.n	8003a58 <no_os_list_get_first+0x7a>

	*data = NULL;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	2200      	movs	r2, #0
 80039fe:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	617b      	str	r3, [r7, #20]
	if (!list->nb_elements)
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d102      	bne.n	8003a14 <no_os_list_get_first+0x36>
		return -1;
 8003a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a12:	e021      	b.n	8003a58 <no_os_list_get_first+0x7a>

	elem = list->first;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	613b      	str	r3, [r7, #16]
	prev = elem->prev;
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	60fb      	str	r3, [r7, #12]
	next = elem->next;
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	60bb      	str	r3, [r7, #8]

	no_os_update_links(prev, NULL, next);
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	2100      	movs	r1, #0
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f7ff fd3e 	bl	80034ac <no_os_update_links>
	no_os_update_desc(list, next, list->last);
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	461a      	mov	r2, r3
 8003a36:	68b9      	ldr	r1, [r7, #8]
 8003a38:	6978      	ldr	r0, [r7, #20]
 8003a3a:	f7ff fd62 	bl	8003502 <no_os_update_desc>
	list->nb_elements--;
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	1e5a      	subs	r2, r3, #1
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	609a      	str	r2, [r3, #8]

	*data = elem->data;
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	601a      	str	r2, [r3, #0]
	no_os_free(elem);
 8003a50:	6938      	ldr	r0, [r7, #16]
 8003a52:	f7ff f855 	bl	8002b00 <no_os_free>

	return 0;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3718      	adds	r7, #24
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <no_os_list_get_last>:

/** @brief Read and delete the last element of the list. Refer to \ref f_get */
int32_t no_os_list_get_last(struct no_os_list_desc *list_desc, void **data)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem 	*prev;
	struct no_os_list_elem	 *next;
	struct no_os_list_elem 	*elem;
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <no_os_list_get_last+0x16>
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d102      	bne.n	8003a7c <no_os_list_get_last+0x1c>
		return -1;
 8003a76:	f04f 33ff 	mov.w	r3, #4294967295
 8003a7a:	e02e      	b.n	8003ada <no_os_list_get_last+0x7a>

	*data = NULL;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	617b      	str	r3, [r7, #20]
	if (!list->nb_elements)
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d102      	bne.n	8003a96 <no_os_list_get_last+0x36>
		return -1;
 8003a90:	f04f 33ff 	mov.w	r3, #4294967295
 8003a94:	e021      	b.n	8003ada <no_os_list_get_last+0x7a>

	elem = list->last;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	613b      	str	r3, [r7, #16]
	prev = elem->prev;
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	60fb      	str	r3, [r7, #12]
	next = elem->next;
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	60bb      	str	r3, [r7, #8]

	no_os_update_links(prev, NULL, next);
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	2100      	movs	r1, #0
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f7ff fcfd 	bl	80034ac <no_os_update_links>
	no_os_update_desc(list, list->first, prev);
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	4619      	mov	r1, r3
 8003aba:	6978      	ldr	r0, [r7, #20]
 8003abc:	f7ff fd21 	bl	8003502 <no_os_update_desc>
	list->nb_elements--;
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	1e5a      	subs	r2, r3, #1
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	609a      	str	r2, [r3, #8]

	*data = elem->data;
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	601a      	str	r2, [r3, #0]
	no_os_free(elem);
 8003ad2:	6938      	ldr	r0, [r7, #16]
 8003ad4:	f7ff f814 	bl	8002b00 <no_os_free>

	return 0;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3718      	adds	r7, #24
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <no_os_list_get_find>:
 * @brief Read and delete the element which match with cmp_data.
 * Refer to \ref f_get
 */
int32_t no_os_list_get_find(struct no_os_list_desc *list_desc, void **data,
			    void *cmp_data)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b086      	sub	sp, #24
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	60f8      	str	r0, [r7, #12]
 8003aea:	60b9      	str	r1, [r7, #8]
 8003aec:	607a      	str	r2, [r7, #4]
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d002      	beq.n	8003afa <no_os_list_get_find+0x18>
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d102      	bne.n	8003b00 <no_os_list_get_find+0x1e>
		return -1;
 8003afa:	f04f 33ff 	mov.w	r3, #4294967295
 8003afe:	e01c      	b.n	8003b3a <no_os_list_get_find+0x58>

	*data = NULL;
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2200      	movs	r2, #0
 8003b04:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	617b      	str	r3, [r7, #20]
	list->l_it.elem = list->first;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	619a      	str	r2, [r3, #24]
	if (0 != no_os_iterator_find(&(list->l_it), cmp_data))
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	3314      	adds	r3, #20
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f000 f811 	bl	8003b42 <no_os_iterator_find>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <no_os_list_get_find+0x4a>
		return -1;
 8003b26:	f04f 33ff 	mov.w	r3, #4294967295
 8003b2a:	e006      	b.n	8003b3a <no_os_list_get_find+0x58>

	return no_os_iterator_get(&(list->l_it), data);
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	3314      	adds	r3, #20
 8003b30:	68b9      	ldr	r1, [r7, #8]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 f833 	bl	8003b9e <no_os_iterator_get>
 8003b38:	4603      	mov	r3, r0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3718      	adds	r7, #24
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <no_os_iterator_find>:
 * @return
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_iterator_find(struct no_os_iterator *iter, void *cmp_data)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b084      	sub	sp, #16
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
 8003b4a:	6039      	str	r1, [r7, #0]
	struct no_os_iterator		*it = iter;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	60bb      	str	r3, [r7, #8]
	struct no_os_list_elem	*elem;

	if (!it)
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d102      	bne.n	8003b5c <no_os_iterator_find+0x1a>
		return -1;
 8003b56:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5a:	e01c      	b.n	8003b96 <no_os_iterator_find+0x54>

	elem = it->list->first;
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003b64:	e012      	b.n	8003b8c <no_os_iterator_find+0x4a>
		if (0 == it->list->comparator(elem->data, cmp_data)) {
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	6812      	ldr	r2, [r2, #0]
 8003b70:	6839      	ldr	r1, [r7, #0]
 8003b72:	4610      	mov	r0, r2
 8003b74:	4798      	blx	r3
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d104      	bne.n	8003b86 <no_os_iterator_find+0x44>
			it->elem = elem;
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	605a      	str	r2, [r3, #4]
			return 0;
 8003b82:	2300      	movs	r3, #0
 8003b84:	e007      	b.n	8003b96 <no_os_iterator_find+0x54>
		}
		elem = elem->next;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1e9      	bne.n	8003b66 <no_os_iterator_find+0x24>
	}

	return -1;
 8003b92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <no_os_iterator_get>:
 *
 * If the current item is the last one, the iterator will be moved to the
 * previous one.
 */
int32_t no_os_iterator_get(struct no_os_iterator *iter, void **data)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b084      	sub	sp, #16
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
 8003ba6:	6039      	str	r1, [r7, #0]
	struct no_os_iterator		*it = iter;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	60bb      	str	r3, [r7, #8]
	struct no_os_list_elem	*next;


	if (!it || !it->elem || !data)
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d006      	beq.n	8003bc0 <no_os_iterator_get+0x22>
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <no_os_iterator_get+0x22>
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d102      	bne.n	8003bc6 <no_os_iterator_get+0x28>
		return -1;
 8003bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc4:	e051      	b.n	8003c6a <no_os_iterator_get+0xcc>

	no_os_update_links(it->elem->prev, NULL, it->elem->next);
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	6858      	ldr	r0, [r3, #4]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	f7ff fc69 	bl	80034ac <no_os_update_links>
	if (it->elem == it->list->first)
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	685a      	ldr	r2, [r3, #4]
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d10b      	bne.n	8003c00 <no_os_iterator_get+0x62>
		no_os_update_desc(it->list, it->elem->next, it->list->last);
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	6818      	ldr	r0, [r3, #0]
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	6899      	ldr	r1, [r3, #8]
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	f7ff fc82 	bl	8003502 <no_os_update_desc>
 8003bfe:	e011      	b.n	8003c24 <no_os_iterator_get+0x86>
	else if (it->elem == it->list->last)
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d10a      	bne.n	8003c24 <no_os_iterator_get+0x86>
		no_os_update_desc(it->list, it->list->first, it->elem->prev);
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	6818      	ldr	r0, [r3, #0]
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	6819      	ldr	r1, [r3, #0]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	f7ff fc6f 	bl	8003502 <no_os_update_desc>
	it->list->nb_elements--;
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689a      	ldr	r2, [r3, #8]
 8003c2a:	3a01      	subs	r2, #1
 8003c2c:	609a      	str	r2, [r3, #8]

	*data = it->elem->data;
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	601a      	str	r2, [r3, #0]
	if (it->elem == it->list->last)
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d104      	bne.n	8003c50 <no_os_iterator_get+0xb2>
		next = it->elem->prev;
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	60fb      	str	r3, [r7, #12]
 8003c4e:	e003      	b.n	8003c58 <no_os_iterator_get+0xba>
	else
		next = it->elem->next;
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	60fb      	str	r3, [r7, #12]
	no_os_free(it->elem);
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fe ff4f 	bl	8002b00 <no_os_free>
	it->elem = next;
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	605a      	str	r2, [r3, #4]

	return 0;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <no_os_iterator_read>:

/**
 * @brief Read the data at the current position. Refer to \ref f_read
 */
int32_t no_os_iterator_read(struct no_os_iterator *iter, void **data)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b085      	sub	sp, #20
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	6039      	str	r1, [r7, #0]
	struct no_os_iterator *it = iter;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	60fb      	str	r3, [r7, #12]

	if (!it || !it->elem || !data)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d006      	beq.n	8003c94 <no_os_iterator_read+0x22>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <no_os_iterator_read+0x22>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d102      	bne.n	8003c9a <no_os_iterator_read+0x28>
		return -1;
 8003c94:	f04f 33ff 	mov.w	r3, #4294967295
 8003c98:	e005      	b.n	8003ca6 <no_os_iterator_read+0x34>

	*data = it->elem->data;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	601a      	str	r2, [r3, #0]

	return 0;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <no_os_iterator_insert>:
 * @param after - If true, the item will be inserted after the current position.
 * Otherwise it will be inserted before.
 */
int32_t no_os_iterator_insert(struct no_os_iterator *iter, void *data,
			      bool after)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b08c      	sub	sp, #48	@ 0x30
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	60f8      	str	r0, [r7, #12]
 8003cba:	60b9      	str	r1, [r7, #8]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	71fb      	strb	r3, [r7, #7]
	struct no_os_iterator		*it = iter;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct no_os_list_elem	*elem;
	struct no_os_list_desc	list_desc;

	if (!it)
 8003cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d102      	bne.n	8003cd0 <no_os_iterator_insert+0x1e>
		return -1;
 8003cca:	f04f 33ff 	mov.w	r3, #4294967295
 8003cce:	e055      	b.n	8003d7c <no_os_iterator_insert+0xca>

	list_desc.priv_desc = iter->list;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	627b      	str	r3, [r7, #36]	@ 0x24
	if (after && it->elem == it->list->last)
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00e      	beq.n	8003cfa <no_os_iterator_insert+0x48>
 8003cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d107      	bne.n	8003cfa <no_os_iterator_insert+0x48>
		return no_os_list_add_last(&list_desc, data);
 8003cea:	f107 0310 	add.w	r3, r7, #16
 8003cee:	68b9      	ldr	r1, [r7, #8]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7ff fd43 	bl	800377c <no_os_list_add_last>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	e040      	b.n	8003d7c <no_os_iterator_insert+0xca>
	if (!after && it->elem == it->list->first)
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	f083 0301 	eor.w	r3, r3, #1
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00e      	beq.n	8003d24 <no_os_iterator_insert+0x72>
 8003d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d08:	685a      	ldr	r2, [r3, #4]
 8003d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d107      	bne.n	8003d24 <no_os_iterator_insert+0x72>
		return no_os_list_add_first(&list_desc, data);
 8003d14:	f107 0310 	add.w	r3, r7, #16
 8003d18:	68b9      	ldr	r1, [r7, #8]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7ff fcf9 	bl	8003712 <no_os_list_add_first>
 8003d20:	4603      	mov	r3, r0
 8003d22:	e02b      	b.n	8003d7c <no_os_iterator_insert+0xca>

	if (after)
 8003d24:	79fb      	ldrb	r3, [r7, #7]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <no_os_iterator_insert+0x8e>
		elem = create_element(data, it->elem, it->elem->next);
 8003d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d2c:	6859      	ldr	r1, [r3, #4]
 8003d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	461a      	mov	r2, r3
 8003d36:	68b8      	ldr	r0, [r7, #8]
 8003d38:	f7ff fb9a 	bl	8003470 <create_element>
 8003d3c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003d3e:	e009      	b.n	8003d54 <no_os_iterator_insert+0xa2>
	else
		elem = create_element(data, it->elem->prev, it->elem);
 8003d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	6859      	ldr	r1, [r3, #4]
 8003d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	68b8      	ldr	r0, [r7, #8]
 8003d4e:	f7ff fb8f 	bl	8003470 <create_element>
 8003d52:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (!elem)
 8003d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d102      	bne.n	8003d60 <no_os_iterator_insert+0xae>
		return -1;
 8003d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d5e:	e00d      	b.n	8003d7c <no_os_iterator_insert+0xca>

	no_os_update_links(elem->prev, elem, elem->next);
 8003d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d62:	6858      	ldr	r0, [r3, #4]
 8003d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d6c:	f7ff fb9e 	bl	80034ac <no_os_update_links>

	it->list->nb_elements++;
 8003d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	3201      	adds	r2, #1
 8003d78:	609a      	str	r2, [r3, #8]

	return 0;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3730      	adds	r7, #48	@ 0x30
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <no_os_mutex_init>:
/**
 * @brief Initialize mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_init(void **mutex) {}
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <no_os_mutex_lock>:
/**
 * @brief Lock mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_lock(void *mutex) {}
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <no_os_mutex_unlock>:
/**
 * @brief Unlock mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute((weak)) inline void no_os_mutex_unlock(void *mutex) {}
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <no_os_mutex_remove>:
/**
 * @brief Remove mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_remove(void *mutex) {}
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	bf00      	nop
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <no_os_pwm_remove>:
 * @brief Free the resources allocated by no_os_pwm_init().
 * @param desc - The PWM descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_remove(struct no_os_pwm_desc *desc)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <no_os_pwm_remove+0x16>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d102      	bne.n	8003df0 <no_os_pwm_remove+0x1c>
		return -EINVAL;
 8003dea:	f06f 0315 	mvn.w	r3, #21
 8003dee:	e018      	b.n	8003e22 <no_os_pwm_remove+0x4e>

	if (!desc->platform_ops->pwm_ops_remove)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d102      	bne.n	8003e00 <no_os_pwm_remove+0x2c>
		return -ENOSYS;
 8003dfa:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003dfe:	e010      	b.n	8003e22 <no_os_pwm_remove+0x4e>

	no_os_mutex_remove(desc->mutex);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7ff ffdb 	bl	8003dc0 <no_os_mutex_remove>
	pwm_mutex_table[desc->id] = NULL;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	4a07      	ldr	r2, [pc, #28]	@ (8003e2c <no_os_pwm_remove+0x58>)
 8003e10:	2100      	movs	r1, #0
 8003e12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	return desc->platform_ops->pwm_ops_remove(desc);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	4798      	blx	r3
 8003e20:	4603      	mov	r3, r0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	200005b8 	.word	0x200005b8

08003e30 <no_os_pwm_enable>:
 * @brief Enable PWM signal generation.
 * @param desc - The PWM descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_enable(struct no_os_pwm_desc *desc)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <no_os_pwm_enable+0x16>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d102      	bne.n	8003e4c <no_os_pwm_enable+0x1c>
		return -EINVAL;
 8003e46:	f06f 0315 	mvn.w	r3, #21
 8003e4a:	e012      	b.n	8003e72 <no_os_pwm_enable+0x42>

	if (!desc->platform_ops->pwm_ops_enable)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d102      	bne.n	8003e5c <no_os_pwm_enable+0x2c>
		return -ENOSYS;
 8003e56:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003e5a:	e00a      	b.n	8003e72 <no_os_pwm_enable+0x42>

	no_os_mutex_lock(desc->mutex);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff ff99 	bl	8003d98 <no_os_mutex_lock>
	return desc->platform_ops->pwm_ops_enable(desc);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	4798      	blx	r3
 8003e70:	4603      	mov	r3, r0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <no_os_spi_init>:
 * @param param - The structure that contains the SPI parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_init(struct no_os_spi_desc **desc,
		       const struct no_os_spi_init_param *param)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d003      	beq.n	8003e94 <no_os_spi_init+0x18>
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d102      	bne.n	8003e9a <no_os_spi_init+0x1e>
		return -EINVAL;
 8003e94:	f06f 0315 	mvn.w	r3, #21
 8003e98:	e04d      	b.n	8003f36 <no_os_spi_init+0xba>

	if (!param->platform_ops->init)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d102      	bne.n	8003eaa <no_os_spi_init+0x2e>
		return -ENOSYS;
 8003ea4:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003ea8:	e045      	b.n	8003f36 <no_os_spi_init+0xba>
	if (param->device_id > SPI_MAX_BUS_NUMBER)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d902      	bls.n	8003eb8 <no_os_spi_init+0x3c>
		return -EINVAL;
 8003eb2:	f06f 0315 	mvn.w	r3, #21
 8003eb6:	e03e      	b.n	8003f36 <no_os_spi_init+0xba>
	// Initializing BUS descriptor
	if (!spi_table[param->device_id]) {
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a20      	ldr	r2, [pc, #128]	@ (8003f40 <no_os_spi_init+0xc4>)
 8003ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d108      	bne.n	8003ed8 <no_os_spi_init+0x5c>
		ret = no_os_spibus_init(param);
 8003ec6:	6838      	ldr	r0, [r7, #0]
 8003ec8:	f000 f83c 	bl	8003f44 <no_os_spibus_init>
 8003ecc:	60f8      	str	r0, [r7, #12]
		if (ret)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d001      	beq.n	8003ed8 <no_os_spi_init+0x5c>
			return ret;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	e02e      	b.n	8003f36 <no_os_spi_init+0xba>
	}
	// Initilize SPI descriptor
	ret = param->platform_ops->init(desc, param);
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6839      	ldr	r1, [r7, #0]
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	4798      	blx	r3
 8003ee4:	60f8      	str	r0, [r7, #12]
	if (ret)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <no_os_spi_init+0x74>
		return ret;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	e022      	b.n	8003f36 <no_os_spi_init+0xba>
	(*desc)->bus = spi_table[param->device_id];
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4911      	ldr	r1, [pc, #68]	@ (8003f40 <no_os_spi_init+0xc4>)
 8003efa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003efe:	601a      	str	r2, [r3, #0]
	(*desc)->bus->slave_number++;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	791a      	ldrb	r2, [r3, #4]
 8003f08:	3201      	adds	r2, #1
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	711a      	strb	r2, [r3, #4]
	(*desc)->platform_ops = param->platform_ops;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	68d2      	ldr	r2, [r2, #12]
 8003f16:	611a      	str	r2, [r3, #16]
	(*desc)->parent = param->parent;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	69d2      	ldr	r2, [r2, #28]
 8003f20:	621a      	str	r2, [r3, #32]
	(*desc)->platform_delays = param->platform_delays;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	683a      	ldr	r2, [r7, #0]
 8003f28:	3314      	adds	r3, #20
 8003f2a:	3210      	adds	r2, #16
 8003f2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f30:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	200005cc 	.word	0x200005cc

08003f44 <no_os_spibus_init>:
 * @brief Initialize the SPI bus communication peripheral.
 * @param param - The structure that containes the SPI bus parameters
 * @return 0 in case of success, error code otherwise
*/
int32_t no_os_spibus_init(const struct no_os_spi_init_param *param)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
	struct no_os_spibus_desc *bus = (struct no_os_spibus_desc *)no_os_calloc(1,
 8003f4c:	211c      	movs	r1, #28
 8003f4e:	2001      	movs	r0, #1
 8003f50:	f7fe fdc8 	bl	8002ae4 <no_os_calloc>
 8003f54:	60f8      	str	r0, [r7, #12]
					sizeof(struct no_os_spibus_desc));

	if (!bus)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d102      	bne.n	8003f62 <no_os_spibus_init+0x1e>
		return -ENOMEM;
 8003f5c:	f06f 030b 	mvn.w	r3, #11
 8003f60:	e025      	b.n	8003fae <no_os_spibus_init+0x6a>

	no_os_mutex_init(&(bus->mutex));
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff ff0d 	bl	8003d84 <no_os_mutex_init>

	bus->slave_number = 0;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	711a      	strb	r2, [r3, #4]
	bus->device_id = param->device_id;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	609a      	str	r2, [r3, #8]
	bus->max_speed_hz = param->max_speed_hz;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	60da      	str	r2, [r3, #12]
	bus->mode = param->mode;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	7a5a      	ldrb	r2, [r3, #9]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	741a      	strb	r2, [r3, #16]
	bus->bit_order = param->bit_order;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	7a9a      	ldrb	r2, [r3, #10]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	745a      	strb	r2, [r3, #17]
	bus->platform_ops = param->platform_ops;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68da      	ldr	r2, [r3, #12]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	615a      	str	r2, [r3, #20]
	bus->extra = param->extra;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699a      	ldr	r2, [r3, #24]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	619a      	str	r2, [r3, #24]

	spi_table[param->device_id] = bus;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4904      	ldr	r1, [pc, #16]	@ (8003fb8 <no_os_spibus_init+0x74>)
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return 0;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	200005cc 	.word	0x200005cc

08003fbc <no_os_spi_remove>:
 * @brief Free the resources allocated by no_os_spi_init().
 * @param desc - The SPI descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_remove(struct no_os_spi_desc *desc)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <no_os_spi_remove+0x16>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d102      	bne.n	8003fd8 <no_os_spi_remove+0x1c>
		return -EINVAL;
 8003fd2:	f06f 0315 	mvn.w	r3, #21
 8003fd6:	e017      	b.n	8004008 <no_os_spi_remove+0x4c>

	if (desc->bus)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d005      	beq.n	8003fec <no_os_spi_remove+0x30>
		no_os_spibus_remove(desc->bus->device_id);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 f812 	bl	8004010 <no_os_spibus_remove>

	if (!desc->platform_ops->remove)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d102      	bne.n	8003ffc <no_os_spi_remove+0x40>
		return -ENOSYS;
 8003ff6:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003ffa:	e005      	b.n	8004008 <no_os_spi_remove+0x4c>
	return desc->platform_ops->remove(desc);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	4798      	blx	r3
 8004006:	4603      	mov	r3, r0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <no_os_spibus_remove>:
/**
 * @brief Removes SPI bus instance
 * @param bus_number - SPI bus number
*/
void no_os_spibus_remove(uint32_t bus_number)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
	struct no_os_spibus_desc *bus = (struct no_os_spibus_desc *)
 8004018:	4a14      	ldr	r2, [pc, #80]	@ (800406c <no_os_spibus_remove+0x5c>)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004020:	60fb      	str	r3, [r7, #12]
					spi_table[bus_number];

	if (bus->slave_number > 0)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	791b      	ldrb	r3, [r3, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <no_os_spibus_remove+0x26>
		bus->slave_number--;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	791b      	ldrb	r3, [r3, #4]
 800402e:	3b01      	subs	r3, #1
 8004030:	b2da      	uxtb	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	711a      	strb	r2, [r3, #4]

	if (bus->slave_number == 0) {
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	791b      	ldrb	r3, [r3, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d111      	bne.n	8004062 <no_os_spibus_remove+0x52>
		no_os_mutex_remove(bus->mutex);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4618      	mov	r0, r3
 8004044:	f7ff febc 	bl	8003dc0 <no_os_mutex_remove>

		if (bus) {
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d009      	beq.n	8004062 <no_os_spibus_remove+0x52>
			no_os_free(bus);
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f7fe fd56 	bl	8002b00 <no_os_free>
			bus = NULL;
 8004054:	2300      	movs	r3, #0
 8004056:	60fb      	str	r3, [r7, #12]
			spi_table[bus_number] = NULL;
 8004058:	4a04      	ldr	r2, [pc, #16]	@ (800406c <no_os_spibus_remove+0x5c>)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2100      	movs	r1, #0
 800405e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 8004062:	bf00      	nop
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	200005cc 	.word	0x200005cc

08004070 <no_os_spi_write_and_read>:
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_write_and_read(struct no_os_spi_desc *desc,
				 uint8_t *data,
				 uint16_t bytes_number)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	4613      	mov	r3, r2
 800407c:	80fb      	strh	r3, [r7, #6]
	int32_t ret;

	if (!desc || !desc->platform_ops)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <no_os_spi_write_and_read+0x1c>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	691b      	ldr	r3, [r3, #16]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d102      	bne.n	8004092 <no_os_spi_write_and_read+0x22>
		return -EINVAL;
 800408c:	f06f 0315 	mvn.w	r3, #21
 8004090:	e01c      	b.n	80040cc <no_os_spi_write_and_read+0x5c>

	if (!desc->platform_ops->write_and_read)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d102      	bne.n	80040a2 <no_os_spi_write_and_read+0x32>
		return -ENOSYS;
 800409c:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80040a0:	e014      	b.n	80040cc <no_os_spi_write_and_read+0x5c>

	no_os_mutex_lock(desc->bus->mutex);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff fe75 	bl	8003d98 <no_os_mutex_lock>
	ret =  desc->platform_ops->write_and_read(desc, data, bytes_number);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	88fa      	ldrh	r2, [r7, #6]
 80040b6:	68b9      	ldr	r1, [r7, #8]
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	4798      	blx	r3
 80040bc:	6178      	str	r0, [r7, #20]
	no_os_mutex_unlock(desc->bus->mutex);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7ff fe71 	bl	8003dac <no_os_mutex_unlock>

	return ret;
 80040ca:	697b      	ldr	r3, [r7, #20]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <no_os_find_first_set_bit>:

/**
 * Find first set bit in word.
 */
uint32_t no_os_find_first_set_bit(uint32_t word)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
	uint32_t first_set_bit = 0;
 80040dc:	2300      	movs	r3, #0
 80040de:	60fb      	str	r3, [r7, #12]

	while (word) {
 80040e0:	e00c      	b.n	80040fc <no_os_find_first_set_bit+0x28>
		if (word & 0x1)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <no_os_find_first_set_bit+0x1c>
			return first_set_bit;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	e009      	b.n	8004104 <no_os_find_first_set_bit+0x30>
		word >>= 1;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	085b      	lsrs	r3, r3, #1
 80040f4:	607b      	str	r3, [r7, #4]
		first_set_bit ++;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	3301      	adds	r3, #1
 80040fa:	60fb      	str	r3, [r7, #12]
	while (word) {
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1ef      	bne.n	80040e2 <no_os_find_first_set_bit+0xe>
	}

	return 32;
 8004102:	2320      	movs	r3, #32
}
 8004104:	4618      	mov	r0, r3
 8004106:	3714      	adds	r7, #20
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <no_os_field_prep>:

/**
 * Shift the value and apply the specified mask.
 */
uint32_t no_os_field_prep(uint32_t mask, uint32_t val)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
	return (val << no_os_find_first_set_bit(mask)) & mask;
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff ffda 	bl	80040d4 <no_os_find_first_set_bit>
 8004120:	4602      	mov	r2, r0
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	fa03 f202 	lsl.w	r2, r3, r2
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4013      	ands	r3, r2
}
 800412c:	4618      	mov	r0, r3
 800412e:	3708      	adds	r7, #8
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <no_os_field_get>:

/**
 * Get a field specified by a mask from a word.
 */
uint32_t no_os_field_get(uint32_t mask, uint32_t word)
{
 8004134:	b590      	push	{r4, r7, lr}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
	return (word & mask) >> no_os_find_first_set_bit(mask);
 800413e:	683a      	ldr	r2, [r7, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	ea02 0403 	and.w	r4, r2, r3
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7ff ffc4 	bl	80040d4 <no_os_find_first_set_bit>
 800414c:	4603      	mov	r3, r0
 800414e:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004152:	4618      	mov	r0, r3
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	bd90      	pop	{r4, r7, pc}
	...

0800415c <no_os_udelay>:
#if defined(DWT)
#pragma GCC push_options
#pragma GCC optimize ("O3")
void no_os_udelay(uint32_t usecs) {
	static bool firstrun = true;
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 800415c:	4b13      	ldr	r3, [pc, #76]	@ (80041ac <no_os_udelay+0x50>)
 800415e:	4a14      	ldr	r2, [pc, #80]	@ (80041b0 <no_os_udelay+0x54>)
 8004160:	681b      	ldr	r3, [r3, #0]
	if (firstrun) {
 8004162:	4914      	ldr	r1, [pc, #80]	@ (80041b4 <no_os_udelay+0x58>)
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 8004164:	fba2 2303 	umull	r2, r3, r2, r3
void no_os_udelay(uint32_t usecs) {
 8004168:	b082      	sub	sp, #8
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 800416a:	0c9b      	lsrs	r3, r3, #18
	if (firstrun) {
 800416c:	780a      	ldrb	r2, [r1, #0]
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 800416e:	fb00 f303 	mul.w	r3, r0, r3
 8004172:	9300      	str	r3, [sp, #0]
	if (firstrun) {
 8004174:	b17a      	cbz	r2, 8004196 <no_os_udelay+0x3a>
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004176:	4810      	ldr	r0, [pc, #64]	@ (80041b8 <no_os_udelay+0x5c>)
#ifdef STM32F7
		DWT->LAR = 0xC5ACCE55;
#endif
		DWT->CTRL |= 1;
 8004178:	4a10      	ldr	r2, [pc, #64]	@ (80041bc <no_os_udelay+0x60>)
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800417a:	f8d0 30fc 	ldr.w	r3, [r0, #252]	@ 0xfc
 800417e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004182:	f8c0 30fc 	str.w	r3, [r0, #252]	@ 0xfc
		DWT->CTRL |= 1;
 8004186:	6813      	ldr	r3, [r2, #0]
		firstrun = false;
 8004188:	f04f 0c00 	mov.w	ip, #0
		DWT->CTRL |= 1;
 800418c:	f043 0301 	orr.w	r3, r3, #1
 8004190:	6013      	str	r3, [r2, #0]
		firstrun = false;
 8004192:	f881 c000 	strb.w	ip, [r1]
	}
	volatile uint32_t start = DWT->CYCCNT;
 8004196:	4809      	ldr	r0, [pc, #36]	@ (80041bc <no_os_udelay+0x60>)
 8004198:	6843      	ldr	r3, [r0, #4]
 800419a:	9301      	str	r3, [sp, #4]
	while (DWT->CYCCNT - start < cycles)
 800419c:	6843      	ldr	r3, [r0, #4]
 800419e:	9901      	ldr	r1, [sp, #4]
 80041a0:	9a00      	ldr	r2, [sp, #0]
 80041a2:	1a5b      	subs	r3, r3, r1
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d3f9      	bcc.n	800419c <no_os_udelay+0x40>
		;
}
 80041a8:	b002      	add	sp, #8
 80041aa:	4770      	bx	lr
 80041ac:	20000088 	.word	0x20000088
 80041b0:	431bde83 	.word	0x431bde83
 80041b4:	20000000 	.word	0x20000000
 80041b8:	e000ed00 	.word	0xe000ed00
 80041bc:	e0001000 	.word	0xe0001000

080041c0 <stm32_dma_config_xfer>:
 * @param xfer - Descriptor for the transfer.
 * @return 0 in case of success, negative error codes otherwise
 */
int stm32_dma_config_xfer(struct no_os_dma_ch *channel,
			  struct no_os_dma_xfer_desc *xfer)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
	struct stm32_dma_channel* sdma_ch;
	int ret;

	if (!channel || !xfer || !channel->extra)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d006      	beq.n	80041de <stm32_dma_config_xfer+0x1e>
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <stm32_dma_config_xfer+0x1e>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d102      	bne.n	80041e4 <stm32_dma_config_xfer+0x24>
		return -EINVAL;
 80041de:	f06f 0315 	mvn.w	r3, #21
 80041e2:	e0a7      	b.n	8004334 <stm32_dma_config_xfer+0x174>

	sdma_ch = channel->extra;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	60fb      	str	r3, [r7, #12]

	/* Note: Channel number is assigned via the Instance for MCU
	 * families other than STM32F2, STM32F4 and STM32F7 */
#if defined (STM32F2) || defined (STM32F4) || defined (STM32F7)
	sdma_ch->hdma->Init.Channel = sdma_ch->ch_num;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	6852      	ldr	r2, [r2, #4]
 80041f2:	605a      	str	r2, [r3, #4]
#else
	sdma_ch->hdma->Instance = sdma_ch->ch_num;
#endif
	sdma_ch->hdma->Init.MemInc = sdma_ch->mem_increment ? DMA_MINC_ENABLE :
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	7a1b      	ldrb	r3, [r3, #8]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d002      	beq.n	8004202 <stm32_dma_config_xfer+0x42>
 80041fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004200:	e000      	b.n	8004204 <stm32_dma_config_xfer+0x44>
 8004202:	2200      	movs	r2, #0
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	611a      	str	r2, [r3, #16]
				     DMA_MINC_DISABLE;
	sdma_ch->hdma->Init.PeriphInc = sdma_ch->per_increment ? DMA_PINC_ENABLE :
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	7a5b      	ldrb	r3, [r3, #9]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d002      	beq.n	8004218 <stm32_dma_config_xfer+0x58>
 8004212:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004216:	e000      	b.n	800421a <stm32_dma_config_xfer+0x5a>
 8004218:	2200      	movs	r2, #0
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	60da      	str	r2, [r3, #12]
					DMA_PINC_DISABLE;

	switch (sdma_ch->mem_data_alignment) {
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	7a9b      	ldrb	r3, [r3, #10]
 8004224:	2b02      	cmp	r3, #2
 8004226:	d011      	beq.n	800424c <stm32_dma_config_xfer+0x8c>
 8004228:	2b02      	cmp	r3, #2
 800422a:	dc15      	bgt.n	8004258 <stm32_dma_config_xfer+0x98>
 800422c:	2b00      	cmp	r3, #0
 800422e:	d002      	beq.n	8004236 <stm32_dma_config_xfer+0x76>
 8004230:	2b01      	cmp	r3, #1
 8004232:	d005      	beq.n	8004240 <stm32_dma_config_xfer+0x80>
 8004234:	e010      	b.n	8004258 <stm32_dma_config_xfer+0x98>
	case DATA_ALIGN_BYTE:
		sdma_ch->hdma->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2200      	movs	r2, #0
 800423c:	619a      	str	r2, [r3, #24]
		break;
 800423e:	e00e      	b.n	800425e <stm32_dma_config_xfer+0x9e>
	case DATA_ALIGN_HALF_WORD:
		sdma_ch->hdma->Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004248:	619a      	str	r2, [r3, #24]
		break;
 800424a:	e008      	b.n	800425e <stm32_dma_config_xfer+0x9e>
	case DATA_ALIGN_WORD:
		sdma_ch->hdma->Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004254:	619a      	str	r2, [r3, #24]
		break;
 8004256:	e002      	b.n	800425e <stm32_dma_config_xfer+0x9e>
	default:
		return -EINVAL;
 8004258:	f06f 0315 	mvn.w	r3, #21
 800425c:	e06a      	b.n	8004334 <stm32_dma_config_xfer+0x174>
	}

	switch (sdma_ch->per_data_alignment) {
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	7adb      	ldrb	r3, [r3, #11]
 8004262:	2b02      	cmp	r3, #2
 8004264:	d011      	beq.n	800428a <stm32_dma_config_xfer+0xca>
 8004266:	2b02      	cmp	r3, #2
 8004268:	dc15      	bgt.n	8004296 <stm32_dma_config_xfer+0xd6>
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <stm32_dma_config_xfer+0xb4>
 800426e:	2b01      	cmp	r3, #1
 8004270:	d005      	beq.n	800427e <stm32_dma_config_xfer+0xbe>
 8004272:	e010      	b.n	8004296 <stm32_dma_config_xfer+0xd6>
	case DATA_ALIGN_BYTE:
		sdma_ch->hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2200      	movs	r2, #0
 800427a:	615a      	str	r2, [r3, #20]
		break;
 800427c:	e00e      	b.n	800429c <stm32_dma_config_xfer+0xdc>
	case DATA_ALIGN_HALF_WORD:
		sdma_ch->hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004286:	615a      	str	r2, [r3, #20]
		break;
 8004288:	e008      	b.n	800429c <stm32_dma_config_xfer+0xdc>
	case DATA_ALIGN_WORD:
		sdma_ch->hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004292:	615a      	str	r2, [r3, #20]
		break;
 8004294:	e002      	b.n	800429c <stm32_dma_config_xfer+0xdc>
	default:
		return -EINVAL;
 8004296:	f06f 0315 	mvn.w	r3, #21
 800429a:	e04b      	b.n	8004334 <stm32_dma_config_xfer+0x174>
	}

	switch (sdma_ch->dma_mode) {
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	7b1b      	ldrb	r3, [r3, #12]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d002      	beq.n	80042aa <stm32_dma_config_xfer+0xea>
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d005      	beq.n	80042b4 <stm32_dma_config_xfer+0xf4>
 80042a8:	e00a      	b.n	80042c0 <stm32_dma_config_xfer+0x100>
	case DMA_NORMAL_MODE:
		sdma_ch->hdma->Init.Mode = DMA_NORMAL;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2200      	movs	r2, #0
 80042b0:	61da      	str	r2, [r3, #28]
		break;
 80042b2:	e008      	b.n	80042c6 <stm32_dma_config_xfer+0x106>
	case DMA_CIRCULAR_MODE:
		sdma_ch->hdma->Init.Mode = DMA_CIRCULAR;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042bc:	61da      	str	r2, [r3, #28]
		break;
 80042be:	e002      	b.n	80042c6 <stm32_dma_config_xfer+0x106>
	default:
		return -EINVAL;
 80042c0:	f06f 0315 	mvn.w	r3, #21
 80042c4:	e036      	b.n	8004334 <stm32_dma_config_xfer+0x174>
	}

	switch (xfer->xfer_type) {
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	7b1b      	ldrb	r3, [r3, #12]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d010      	beq.n	80042f0 <stm32_dma_config_xfer+0x130>
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	dc13      	bgt.n	80042fa <stm32_dma_config_xfer+0x13a>
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <stm32_dma_config_xfer+0x11c>
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d005      	beq.n	80042e6 <stm32_dma_config_xfer+0x126>
 80042da:	e00e      	b.n	80042fa <stm32_dma_config_xfer+0x13a>
	case MEM_TO_MEM:
		sdma_ch->hdma->Init.Direction = DMA_MEMORY_TO_MEMORY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2280      	movs	r2, #128	@ 0x80
 80042e2:	609a      	str	r2, [r3, #8]
		break;
 80042e4:	e00c      	b.n	8004300 <stm32_dma_config_xfer+0x140>
	case MEM_TO_DEV:
		sdma_ch->hdma->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2240      	movs	r2, #64	@ 0x40
 80042ec:	609a      	str	r2, [r3, #8]
		break;
 80042ee:	e007      	b.n	8004300 <stm32_dma_config_xfer+0x140>
	case DEV_TO_MEM:
		sdma_ch->hdma->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2200      	movs	r2, #0
 80042f6:	609a      	str	r2, [r3, #8]
		break;
 80042f8:	e002      	b.n	8004300 <stm32_dma_config_xfer+0x140>
	default:
		return -EINVAL;
 80042fa:	f06f 0315 	mvn.w	r3, #21
 80042fe:	e019      	b.n	8004334 <stm32_dma_config_xfer+0x174>
	}

	sdma_ch->src = xfer->src;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	611a      	str	r2, [r3, #16]
	sdma_ch->dst = xfer->dst;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	615a      	str	r2, [r3, #20]
	sdma_ch->length = xfer->length;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	689a      	ldr	r2, [r3, #8]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	619a      	str	r2, [r3, #24]

	ret = HAL_DMA_Init(sdma_ch->hdma);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4618      	mov	r0, r3
 800431e:	f002 fa53 	bl	80067c8 <HAL_DMA_Init>
 8004322:	4603      	mov	r3, r0
 8004324:	60bb      	str	r3, [r7, #8]
	if (ret != HAL_OK)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d002      	beq.n	8004332 <stm32_dma_config_xfer+0x172>
		return -EINVAL;
 800432c:	f06f 0315 	mvn.w	r3, #21
 8004330:	e000      	b.n	8004334 <stm32_dma_config_xfer+0x174>

	return 0;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <stm32_dma_init>:
 * @return 0 in case of success
 * 	   -ENOMEM if there is not enough free memory
 */
int stm32_dma_init(struct no_os_dma_desc** desc,
		   const struct no_os_dma_init_param* param)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b088      	sub	sp, #32
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]

	struct no_os_dma_desc* descriptor;
	int ret;
	uint8_t i;
	struct no_os_irq_init_param irq_param = {
 8004346:	2300      	movs	r3, #0
 8004348:	60bb      	str	r3, [r7, #8]
 800434a:	4b32      	ldr	r3, [pc, #200]	@ (8004414 <stm32_dma_init+0xd8>)
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	2300      	movs	r3, #0
 8004350:	613b      	str	r3, [r7, #16]
		.irq_ctrl_id = 0,
		.platform_ops = &stm32_irq_ops,
		.extra = NULL
	};

	if (!desc)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d102      	bne.n	800435e <stm32_dma_init+0x22>
		return -EINVAL;
 8004358:	f06f 0315 	mvn.w	r3, #21
 800435c:	e055      	b.n	800440a <stm32_dma_init+0xce>

	if (dma_descriptor) {
 800435e:	4b2e      	ldr	r3, [pc, #184]	@ (8004418 <stm32_dma_init+0xdc>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d005      	beq.n	8004372 <stm32_dma_init+0x36>
		/*
		 * There is only one DMA controller and it's already
		 * initialized.
		 */
		*desc = dma_descriptor;
 8004366:	4b2c      	ldr	r3, [pc, #176]	@ (8004418 <stm32_dma_init+0xdc>)
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	601a      	str	r2, [r3, #0]
		return 0;
 800436e:	2300      	movs	r3, #0
 8004370:	e04b      	b.n	800440a <stm32_dma_init+0xce>
	}

	descriptor = no_os_calloc(1, sizeof(*descriptor));
 8004372:	2124      	movs	r1, #36	@ 0x24
 8004374:	2001      	movs	r0, #1
 8004376:	f7fe fbb5 	bl	8002ae4 <no_os_calloc>
 800437a:	61b8      	str	r0, [r7, #24]
	if (!descriptor)
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d102      	bne.n	8004388 <stm32_dma_init+0x4c>
		return -ENOMEM;
 8004382:	f06f 030b 	mvn.w	r3, #11
 8004386:	e040      	b.n	800440a <stm32_dma_init+0xce>

	descriptor->channels = no_os_calloc(param->num_ch,
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	2128      	movs	r1, #40	@ 0x28
 800438e:	4618      	mov	r0, r3
 8004390:	f7fe fba8 	bl	8002ae4 <no_os_calloc>
 8004394:	4602      	mov	r2, r0
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	609a      	str	r2, [r3, #8]
					    sizeof(*descriptor->channels));
	if (!descriptor->channels) {
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10a      	bne.n	80043b8 <stm32_dma_init+0x7c>
		ret = -ENOMEM;
 80043a2:	f06f 030b 	mvn.w	r3, #11
 80043a6:	617b      	str	r3, [r7, #20]
		goto free_descriptor;
 80043a8:	bf00      	nop
	*desc = descriptor;

	return 0;

free_descriptor:
	no_os_free(descriptor);
 80043aa:	69b8      	ldr	r0, [r7, #24]
 80043ac:	f7fe fba8 	bl	8002b00 <no_os_free>
	descriptor = NULL;
 80043b0:	2300      	movs	r3, #0
 80043b2:	61bb      	str	r3, [r7, #24]

	return ret;
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	e028      	b.n	800440a <stm32_dma_init+0xce>
	descriptor->id = param->id;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	601a      	str	r2, [r3, #0]
	descriptor->num_ch = param->num_ch;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	605a      	str	r2, [r3, #4]
	for (i = 0; i < param->num_ch; i++) {
 80043c8:	2300      	movs	r3, #0
 80043ca:	77fb      	strb	r3, [r7, #31]
 80043cc:	e00c      	b.n	80043e8 <stm32_dma_init+0xac>
		descriptor->channels[i].free = true;
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	6899      	ldr	r1, [r3, #8]
 80043d2:	7ffa      	ldrb	r2, [r7, #31]
 80043d4:	4613      	mov	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	440b      	add	r3, r1
 80043de:	2201      	movs	r2, #1
 80043e0:	711a      	strb	r2, [r3, #4]
	for (i = 0; i < param->num_ch; i++) {
 80043e2:	7ffb      	ldrb	r3, [r7, #31]
 80043e4:	3301      	adds	r3, #1
 80043e6:	77fb      	strb	r3, [r7, #31]
 80043e8:	7ffa      	ldrb	r2, [r7, #31]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d3ed      	bcc.n	80043ce <stm32_dma_init+0x92>
	no_os_irq_ctrl_init(&descriptor->irq_ctrl, &irq_param);
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	3310      	adds	r3, #16
 80043f6:	f107 0208 	add.w	r2, r7, #8
 80043fa:	4611      	mov	r1, r2
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fe ff3f 	bl	8003280 <no_os_irq_ctrl_init>
	*desc = descriptor;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	601a      	str	r2, [r3, #0]
	return 0;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3720      	adds	r7, #32
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	0800b094 	.word	0x0800b094
 8004418:	200005f0 	.word	0x200005f0

0800441c <stm32_dma_xfer_start>:
 * @param chan - The DMA Channel
 * @return 0 in case of success, negative error codes otherwise
 */
int stm32_dma_xfer_start(struct no_os_dma_desc *desc,
			 struct no_os_dma_ch *chan)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
	int ret;
	struct stm32_dma_channel* sdma_chan;

	if (!desc || !chan || !chan->extra)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d006      	beq.n	800443a <stm32_dma_xfer_start+0x1e>
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <stm32_dma_xfer_start+0x1e>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	69db      	ldr	r3, [r3, #28]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d102      	bne.n	8004440 <stm32_dma_xfer_start+0x24>
		return -EINVAL;
 800443a:	f06f 0315 	mvn.w	r3, #21
 800443e:	e02a      	b.n	8004496 <stm32_dma_xfer_start+0x7a>

	sdma_chan = chan->extra;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	60bb      	str	r3, [r7, #8]

	if (chan->irq_num) {
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00e      	beq.n	800446c <stm32_dma_xfer_start+0x50>
		ret = HAL_DMA_Start_IT(sdma_chan->hdma, (uint32_t)sdma_chan->src,
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	6818      	ldr	r0, [r3, #0]
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	4619      	mov	r1, r3
				       (uint32_t )sdma_chan->dst, sdma_chan->length);
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	695b      	ldr	r3, [r3, #20]
		ret = HAL_DMA_Start_IT(sdma_chan->hdma, (uint32_t)sdma_chan->src,
 800445c:	461a      	mov	r2, r3
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	f002 fa9a 	bl	800699a <HAL_DMA_Start_IT>
 8004466:	4603      	mov	r3, r0
 8004468:	60fb      	str	r3, [r7, #12]
 800446a:	e00d      	b.n	8004488 <stm32_dma_xfer_start+0x6c>
	} else {
		ret = HAL_DMA_Start(sdma_chan->hdma, (uint32_t )sdma_chan->src,
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	6818      	ldr	r0, [r3, #0]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	4619      	mov	r1, r3
				    (uint32_t )sdma_chan->dst, sdma_chan->length);
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	695b      	ldr	r3, [r3, #20]
		ret = HAL_DMA_Start(sdma_chan->hdma, (uint32_t )sdma_chan->src,
 800447a:	461a      	mov	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	f002 fa50 	bl	8006924 <HAL_DMA_Start>
 8004484:	4603      	mov	r3, r0
 8004486:	60fb      	str	r3, [r7, #12]
	}

	if (ret != HAL_OK)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <stm32_dma_xfer_start+0x78>
		return -EINVAL;
 800448e:	f06f 0315 	mvn.w	r3, #21
 8004492:	e000      	b.n	8004496 <stm32_dma_xfer_start+0x7a>

	return 0;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <stm32_dma_xfer_abort>:
 * @param chan - The DMA Channel
 * @return 0 in case of success, negative error codes otherwise
 */
int stm32_dma_xfer_abort(struct no_os_dma_desc* desc,
			 struct no_os_dma_ch* chan)
{
 800449e:	b580      	push	{r7, lr}
 80044a0:	b084      	sub	sp, #16
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
 80044a6:	6039      	str	r1, [r7, #0]
	int ret;
	struct stm32_dma_channel* sdma_chan;

	if (!desc || !chan || !chan->extra)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d006      	beq.n	80044bc <stm32_dma_xfer_abort+0x1e>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <stm32_dma_xfer_abort+0x1e>
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d102      	bne.n	80044c2 <stm32_dma_xfer_abort+0x24>
		return -EINVAL;
 80044bc:	f06f 0315 	mvn.w	r3, #21
 80044c0:	e01c      	b.n	80044fc <stm32_dma_xfer_abort+0x5e>

	sdma_chan = chan->extra;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	69db      	ldr	r3, [r3, #28]
 80044c6:	60bb      	str	r3, [r7, #8]

	if (chan->irq_num)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <stm32_dma_xfer_abort+0x42>
		ret = HAL_DMA_Abort_IT(sdma_chan->hdma);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f002 fb28 	bl	8006b2a <HAL_DMA_Abort_IT>
 80044da:	4603      	mov	r3, r0
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	e006      	b.n	80044ee <stm32_dma_xfer_abort+0x50>
	else
		ret = HAL_DMA_Abort(sdma_chan->hdma);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f002 fab0 	bl	8006a4a <HAL_DMA_Abort>
 80044ea:	4603      	mov	r3, r0
 80044ec:	60fb      	str	r3, [r7, #12]

	if (ret != HAL_OK)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d002      	beq.n	80044fa <stm32_dma_xfer_abort+0x5c>
		return -EINVAL;
 80044f4:	f06f 0315 	mvn.w	r3, #21
 80044f8:	e000      	b.n	80044fc <stm32_dma_xfer_abort+0x5e>

	return 0;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <stm32_dma_remove>:
 * @brief Free the resources allocated for a DMA descriptor.
 * @param desc - Descriptor to be freed.
 * @return 0 in case of success, negative error code otherwise
 */
int stm32_dma_remove(struct no_os_dma_desc* desc)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
	no_os_irq_ctrl_remove(desc->irq_ctrl);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	4618      	mov	r0, r3
 8004512:	f7fe fee7 	bl	80032e4 <no_os_irq_ctrl_remove>

	no_os_free(desc->channels);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	4618      	mov	r0, r3
 800451c:	f7fe faf0 	bl	8002b00 <no_os_free>

	no_os_free(desc);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7fe faed 	bl	8002b00 <no_os_free>

	dma_descriptor = NULL;
 8004526:	4b04      	ldr	r3, [pc, #16]	@ (8004538 <stm32_dma_remove+0x34>)
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]

	return 0;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	200005f0 	.word	0x200005f0

0800453c <_gpio_init>:
 * @param param - The structure that contains the GPIO parameters.
 * @return 0 in case of success, -1 otherwise.
 */
static int32_t _gpio_init(struct no_os_gpio_desc *desc,
			  const struct no_os_gpio_init_param *param)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b08e      	sub	sp, #56	@ 0x38
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
	int32_t ret = 0;
 8004546:	2300      	movs	r3, #0
 8004548:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct stm32_gpio_desc *extra = desc->extra;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct stm32_gpio_init_param *pextra = param->extra;
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	691b      	ldr	r3, [r3, #16]
 8004554:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t mode = GPIO_MODE_INPUT;
 8004556:	2300      	movs	r3, #0
 8004558:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t speed = GPIO_SPEED_FREQ_LOW;
 800455a:	2300      	movs	r3, #0
 800455c:	633b      	str	r3, [r7, #48]	@ 0x30

	if (!param)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d102      	bne.n	800456a <_gpio_init+0x2e>
		return -EINVAL;
 8004564:	f06f 0315 	mvn.w	r3, #21
 8004568:	e116      	b.n	8004798 <_gpio_init+0x25c>

	/* enable gpio port in RCC */
	if (param->port == 0) {
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d111      	bne.n	8004596 <_gpio_init+0x5a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8004572:	2300      	movs	r3, #0
 8004574:	623b      	str	r3, [r7, #32]
 8004576:	4b8a      	ldr	r3, [pc, #552]	@ (80047a0 <_gpio_init+0x264>)
 8004578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457a:	4a89      	ldr	r2, [pc, #548]	@ (80047a0 <_gpio_init+0x264>)
 800457c:	f043 0301 	orr.w	r3, r3, #1
 8004580:	6313      	str	r3, [r2, #48]	@ 0x30
 8004582:	4b87      	ldr	r3, [pc, #540]	@ (80047a0 <_gpio_init+0x264>)
 8004584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004586:	f003 0301 	and.w	r3, r3, #1
 800458a:	623b      	str	r3, [r7, #32]
 800458c:	6a3b      	ldr	r3, [r7, #32]
		extra->port = GPIOA;
 800458e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004590:	4a84      	ldr	r2, [pc, #528]	@ (80047a4 <_gpio_init+0x268>)
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	e070      	b.n	8004678 <_gpio_init+0x13c>
	}
#ifdef GPIOB
	else if (param->port == 1) {
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d111      	bne.n	80045c2 <_gpio_init+0x86>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	61fb      	str	r3, [r7, #28]
 80045a2:	4b7f      	ldr	r3, [pc, #508]	@ (80047a0 <_gpio_init+0x264>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a6:	4a7e      	ldr	r2, [pc, #504]	@ (80047a0 <_gpio_init+0x264>)
 80045a8:	f043 0302 	orr.w	r3, r3, #2
 80045ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80045ae:	4b7c      	ldr	r3, [pc, #496]	@ (80047a0 <_gpio_init+0x264>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	61fb      	str	r3, [r7, #28]
 80045b8:	69fb      	ldr	r3, [r7, #28]
		extra->port = GPIOB;
 80045ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045bc:	4a7a      	ldr	r2, [pc, #488]	@ (80047a8 <_gpio_init+0x26c>)
 80045be:	601a      	str	r2, [r3, #0]
 80045c0:	e05a      	b.n	8004678 <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOC
	else if (param->port == 2) {
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d111      	bne.n	80045ee <_gpio_init+0xb2>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 80045ca:	2300      	movs	r3, #0
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	4b74      	ldr	r3, [pc, #464]	@ (80047a0 <_gpio_init+0x264>)
 80045d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045d2:	4a73      	ldr	r2, [pc, #460]	@ (80047a0 <_gpio_init+0x264>)
 80045d4:	f043 0304 	orr.w	r3, r3, #4
 80045d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80045da:	4b71      	ldr	r3, [pc, #452]	@ (80047a0 <_gpio_init+0x264>)
 80045dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045de:	f003 0304 	and.w	r3, r3, #4
 80045e2:	61bb      	str	r3, [r7, #24]
 80045e4:	69bb      	ldr	r3, [r7, #24]
		extra->port = GPIOC;
 80045e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e8:	4a70      	ldr	r2, [pc, #448]	@ (80047ac <_gpio_init+0x270>)
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	e044      	b.n	8004678 <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOD
	else if (param->port == 3) {
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2b03      	cmp	r3, #3
 80045f4:	d111      	bne.n	800461a <_gpio_init+0xde>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80045f6:	2300      	movs	r3, #0
 80045f8:	617b      	str	r3, [r7, #20]
 80045fa:	4b69      	ldr	r3, [pc, #420]	@ (80047a0 <_gpio_init+0x264>)
 80045fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045fe:	4a68      	ldr	r2, [pc, #416]	@ (80047a0 <_gpio_init+0x264>)
 8004600:	f043 0308 	orr.w	r3, r3, #8
 8004604:	6313      	str	r3, [r2, #48]	@ 0x30
 8004606:	4b66      	ldr	r3, [pc, #408]	@ (80047a0 <_gpio_init+0x264>)
 8004608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460a:	f003 0308 	and.w	r3, r3, #8
 800460e:	617b      	str	r3, [r7, #20]
 8004610:	697b      	ldr	r3, [r7, #20]
		extra->port = GPIOD;
 8004612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004614:	4a66      	ldr	r2, [pc, #408]	@ (80047b0 <_gpio_init+0x274>)
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	e02e      	b.n	8004678 <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOE
	else if (param->port == 4) {
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2b04      	cmp	r3, #4
 8004620:	d111      	bne.n	8004646 <_gpio_init+0x10a>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8004622:	2300      	movs	r3, #0
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	4b5e      	ldr	r3, [pc, #376]	@ (80047a0 <_gpio_init+0x264>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462a:	4a5d      	ldr	r2, [pc, #372]	@ (80047a0 <_gpio_init+0x264>)
 800462c:	f043 0310 	orr.w	r3, r3, #16
 8004630:	6313      	str	r3, [r2, #48]	@ 0x30
 8004632:	4b5b      	ldr	r3, [pc, #364]	@ (80047a0 <_gpio_init+0x264>)
 8004634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004636:	f003 0310 	and.w	r3, r3, #16
 800463a:	613b      	str	r3, [r7, #16]
 800463c:	693b      	ldr	r3, [r7, #16]
		extra->port = GPIOE;
 800463e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004640:	4a5c      	ldr	r2, [pc, #368]	@ (80047b4 <_gpio_init+0x278>)
 8004642:	601a      	str	r2, [r3, #0]
 8004644:	e018      	b.n	8004678 <_gpio_init+0x13c>
		__HAL_RCC_GPIOG_CLK_ENABLE();
		extra->port = GPIOG;
	}
#endif
#ifdef GPIOH
	else if (param->port == 7) {
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2b07      	cmp	r3, #7
 800464c:	d111      	bne.n	8004672 <_gpio_init+0x136>
		__HAL_RCC_GPIOH_CLK_ENABLE();
 800464e:	2300      	movs	r3, #0
 8004650:	60fb      	str	r3, [r7, #12]
 8004652:	4b53      	ldr	r3, [pc, #332]	@ (80047a0 <_gpio_init+0x264>)
 8004654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004656:	4a52      	ldr	r2, [pc, #328]	@ (80047a0 <_gpio_init+0x264>)
 8004658:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800465c:	6313      	str	r3, [r2, #48]	@ 0x30
 800465e:	4b50      	ldr	r3, [pc, #320]	@ (80047a0 <_gpio_init+0x264>)
 8004660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004666:	60fb      	str	r3, [r7, #12]
 8004668:	68fb      	ldr	r3, [r7, #12]
		extra->port = GPIOH;
 800466a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466c:	4a52      	ldr	r2, [pc, #328]	@ (80047b8 <_gpio_init+0x27c>)
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	e002      	b.n	8004678 <_gpio_init+0x13c>
		__HAL_RCC_GPIOK_CLK_ENABLE();
		extra->port = GPIOK;
	}
#endif
	else
		return -EINVAL;
 8004672:	f06f 0315 	mvn.w	r3, #21
 8004676:	e08f      	b.n	8004798 <_gpio_init+0x25c>

	if (param->extra) {
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d005      	beq.n	800468c <_gpio_init+0x150>
		mode = pextra->mode;
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	637b      	str	r3, [r7, #52]	@ 0x34
		speed = pextra->speed;
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	633b      	str	r3, [r7, #48]	@ 0x30
	}

	if (!IS_GPIO_MODE(mode))
 800468c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800468e:	2b00      	cmp	r3, #0
 8004690:	d029      	beq.n	80046e6 <_gpio_init+0x1aa>
 8004692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004694:	2b01      	cmp	r3, #1
 8004696:	d026      	beq.n	80046e6 <_gpio_init+0x1aa>
 8004698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800469a:	2b11      	cmp	r3, #17
 800469c:	d023      	beq.n	80046e6 <_gpio_init+0x1aa>
 800469e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d020      	beq.n	80046e6 <_gpio_init+0x1aa>
 80046a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046a6:	2b12      	cmp	r3, #18
 80046a8:	d01d      	beq.n	80046e6 <_gpio_init+0x1aa>
 80046aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ac:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80046b0:	d019      	beq.n	80046e6 <_gpio_init+0x1aa>
 80046b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046b4:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80046b8:	d015      	beq.n	80046e6 <_gpio_init+0x1aa>
 80046ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046bc:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 80046c0:	d011      	beq.n	80046e6 <_gpio_init+0x1aa>
 80046c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046c4:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 80046c8:	d00d      	beq.n	80046e6 <_gpio_init+0x1aa>
 80046ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046cc:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 80046d0:	d009      	beq.n	80046e6 <_gpio_init+0x1aa>
 80046d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046d4:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 80046d8:	d005      	beq.n	80046e6 <_gpio_init+0x1aa>
 80046da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046dc:	2b03      	cmp	r3, #3
 80046de:	d002      	beq.n	80046e6 <_gpio_init+0x1aa>
		return -EINVAL;
 80046e0:	f06f 0315 	mvn.w	r3, #21
 80046e4:	e058      	b.n	8004798 <_gpio_init+0x25c>

	switch (mode) {
 80046e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046e8:	2b11      	cmp	r3, #17
 80046ea:	d010      	beq.n	800470e <_gpio_init+0x1d2>
 80046ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ee:	2b11      	cmp	r3, #17
 80046f0:	d80a      	bhi.n	8004708 <_gpio_init+0x1cc>
 80046f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d90a      	bls.n	800470e <_gpio_init+0x1d2>
 80046f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d104      	bne.n	8004708 <_gpio_init+0x1cc>
	case GPIO_MODE_INPUT:
	case GPIO_MODE_OUTPUT_PP:
	case GPIO_MODE_OUTPUT_OD:
		break;
	case GPIO_MODE_AF_PP:
		extra->gpio_config.Alternate = pextra->alternate;
 80046fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004704:	615a      	str	r2, [r3, #20]
		break;
 8004706:	e003      	b.n	8004710 <_gpio_init+0x1d4>
	default:
		return -EINVAL;
 8004708:	f06f 0315 	mvn.w	r3, #21
 800470c:	e044      	b.n	8004798 <_gpio_init+0x25c>
		break;
 800470e:	bf00      	nop
	}

	/* copy the settings to gpio descriptor */
	desc->port = param->port;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	601a      	str	r2, [r3, #0]
	desc->number = param->number;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	605a      	str	r2, [r3, #4]
	desc->pull = param->pull;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	7a1a      	ldrb	r2, [r3, #8]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	721a      	strb	r2, [r3, #8]

	switch (param->pull) {
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	7a1b      	ldrb	r3, [r3, #8]
 800472c:	2b04      	cmp	r3, #4
 800472e:	d819      	bhi.n	8004764 <_gpio_init+0x228>
 8004730:	a201      	add	r2, pc, #4	@ (adr r2, 8004738 <_gpio_init+0x1fc>)
 8004732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004736:	bf00      	nop
 8004738:	0800474d 	.word	0x0800474d
 800473c:	08004755 	.word	0x08004755
 8004740:	0800475d 	.word	0x0800475d
 8004744:	08004755 	.word	0x08004755
 8004748:	0800475d 	.word	0x0800475d
	case NO_OS_PULL_NONE:
		extra->gpio_config.Pull = GPIO_NOPULL;
 800474c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474e:	2200      	movs	r2, #0
 8004750:	60da      	str	r2, [r3, #12]
		break;
 8004752:	e00a      	b.n	800476a <_gpio_init+0x22e>
	case NO_OS_PULL_UP:
	case NO_OS_PULL_UP_WEAK:
		extra->gpio_config.Pull = GPIO_PULLUP;
 8004754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004756:	2201      	movs	r2, #1
 8004758:	60da      	str	r2, [r3, #12]
		break;
 800475a:	e006      	b.n	800476a <_gpio_init+0x22e>
	case NO_OS_PULL_DOWN:
	case NO_OS_PULL_DOWN_WEAK:
		extra->gpio_config.Pull = GPIO_PULLDOWN;
 800475c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475e:	2202      	movs	r2, #2
 8004760:	60da      	str	r2, [r3, #12]
		break;
 8004762:	e002      	b.n	800476a <_gpio_init+0x22e>
	default:
		return -EINVAL;
 8004764:	f06f 0315 	mvn.w	r3, #21
 8004768:	e016      	b.n	8004798 <_gpio_init+0x25c>
	}

	/* configure gpio with user configuration */
	extra->gpio_config.Pin = NO_OS_BIT(param->number);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	fa02 f303 	lsl.w	r3, r2, r3
 8004774:	461a      	mov	r2, r3
 8004776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004778:	605a      	str	r2, [r3, #4]
	extra->gpio_config.Mode = mode;
 800477a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800477c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800477e:	609a      	str	r2, [r3, #8]
	extra->gpio_config.Speed = speed;
 8004780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004782:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004784:	611a      	str	r2, [r3, #16]

	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 8004786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800478c:	3304      	adds	r3, #4
 800478e:	4619      	mov	r1, r3
 8004790:	4610      	mov	r0, r2
 8004792:	f002 fb8b 	bl	8006eac <HAL_GPIO_Init>

	return ret;
 8004796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004798:	4618      	mov	r0, r3
 800479a:	3738      	adds	r7, #56	@ 0x38
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40023800 	.word	0x40023800
 80047a4:	40020000 	.word	0x40020000
 80047a8:	40020400 	.word	0x40020400
 80047ac:	40020800 	.word	0x40020800
 80047b0:	40020c00 	.word	0x40020c00
 80047b4:	40021000 	.word	0x40021000
 80047b8:	40021c00 	.word	0x40021c00

080047bc <stm32_gpio_get>:
 * @param param - GPIO initialization parameters
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get(struct no_os_gpio_desc **desc,
		       const struct no_os_gpio_init_param *param)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
	struct no_os_gpio_desc *descriptor;
	struct stm32_gpio_desc *extra;
	int32_t ret;

	if (!desc || !param)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d002      	beq.n	80047d2 <stm32_gpio_get+0x16>
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d102      	bne.n	80047d8 <stm32_gpio_get+0x1c>
		return -EINVAL;
 80047d2:	f06f 0315 	mvn.w	r3, #21
 80047d6:	e02d      	b.n	8004834 <stm32_gpio_get+0x78>

	descriptor = (struct no_os_gpio_desc *)no_os_malloc(sizeof(*descriptor));
 80047d8:	2014      	movs	r0, #20
 80047da:	f7fe f977 	bl	8002acc <no_os_malloc>
 80047de:	60f8      	str	r0, [r7, #12]
	if (!descriptor) {
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d103      	bne.n	80047ee <stm32_gpio_get+0x32>
		ret = -ENOMEM;
 80047e6:	f06f 030b 	mvn.w	r3, #11
 80047ea:	613b      	str	r3, [r7, #16]
		goto error;
 80047ec:	e01b      	b.n	8004826 <stm32_gpio_get+0x6a>
	}
	extra = (struct stm32_gpio_desc*)no_os_malloc(sizeof(*extra));
 80047ee:	2018      	movs	r0, #24
 80047f0:	f7fe f96c 	bl	8002acc <no_os_malloc>
 80047f4:	6178      	str	r0, [r7, #20]
	if (!extra) {
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d103      	bne.n	8004804 <stm32_gpio_get+0x48>
		ret = -ENOMEM;
 80047fc:	f06f 030b 	mvn.w	r3, #11
 8004800:	613b      	str	r3, [r7, #16]
		goto error;
 8004802:	e010      	b.n	8004826 <stm32_gpio_get+0x6a>
	}

	descriptor->extra = extra;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	697a      	ldr	r2, [r7, #20]
 8004808:	611a      	str	r2, [r3, #16]
	ret = _gpio_init(descriptor, param);
 800480a:	6839      	ldr	r1, [r7, #0]
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f7ff fe95 	bl	800453c <_gpio_init>
 8004812:	6138      	str	r0, [r7, #16]
	if(ret < 0)
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	2b00      	cmp	r3, #0
 8004818:	db04      	blt.n	8004824 <stm32_gpio_get+0x68>
		goto error;

	*desc = descriptor;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	601a      	str	r2, [r3, #0]

	return 0;
 8004820:	2300      	movs	r3, #0
 8004822:	e007      	b.n	8004834 <stm32_gpio_get+0x78>
		goto error;
 8004824:	bf00      	nop
error:
	no_os_free(extra);
 8004826:	6978      	ldr	r0, [r7, #20]
 8004828:	f7fe f96a 	bl	8002b00 <no_os_free>
	no_os_free(descriptor);
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f7fe f967 	bl	8002b00 <no_os_free>

	return ret;
 8004832:	693b      	ldr	r3, [r7, #16]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <stm32_gpio_get_optional>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_optional(struct no_os_gpio_desc **desc,
				const struct no_os_gpio_init_param *param)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
	if(param == NULL) {
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d104      	bne.n	8004856 <stm32_gpio_get_optional+0x1a>
		*desc = NULL;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	601a      	str	r2, [r3, #0]
		return 0;
 8004852:	2300      	movs	r3, #0
 8004854:	e004      	b.n	8004860 <stm32_gpio_get_optional+0x24>
	}

	return stm32_gpio_get(desc, param);
 8004856:	6839      	ldr	r1, [r7, #0]
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff ffaf 	bl	80047bc <stm32_gpio_get>
 800485e:	4603      	mov	r3, r0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <stm32_gpio_remove>:
 * @brief Free the resources allocated by no_os_gpio_get().
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_remove(struct no_os_gpio_desc *desc)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
	if (desc != NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d004      	beq.n	8004880 <stm32_gpio_remove+0x18>
		no_os_free(desc->extra);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	4618      	mov	r0, r3
 800487c:	f7fe f940 	bl	8002b00 <no_os_free>

	no_os_free(desc);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f7fe f93d 	bl	8002b00 <no_os_free>

	return 0;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3708      	adds	r7, #8
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <stm32_gpio_direction_input>:
 * @brief Enable the input direction of the specified GPIO.
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_direction_input(struct no_os_gpio_desc *desc)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
	struct stm32_gpio_desc	*extra;

	if (!desc)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d102      	bne.n	80048a4 <stm32_gpio_direction_input+0x14>
		return -EINVAL;
 800489e:	f06f 0315 	mvn.w	r3, #21
 80048a2:	e015      	b.n	80048d0 <stm32_gpio_direction_input+0x40>

	if (!desc->extra)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d102      	bne.n	80048b2 <stm32_gpio_direction_input+0x22>
		return -EFAULT;
 80048ac:	f06f 030d 	mvn.w	r3, #13
 80048b0:	e00e      	b.n	80048d0 <stm32_gpio_direction_input+0x40>

	extra = desc->extra;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	60fb      	str	r3, [r7, #12]

	/* configure gpio with user configuration */
	extra->gpio_config.Mode = GPIO_MODE_INPUT;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	3304      	adds	r3, #4
 80048c6:	4619      	mov	r1, r3
 80048c8:	4610      	mov	r0, r2
 80048ca:	f002 faef 	bl	8006eac <HAL_GPIO_Init>

	return 0;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3710      	adds	r7, #16
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <stm32_gpio_direction_output>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_direction_output(struct no_os_gpio_desc *desc,
				    uint8_t value)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	460b      	mov	r3, r1
 80048e2:	70fb      	strb	r3, [r7, #3]
	struct stm32_gpio_desc	*extra;

	if (!desc)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d102      	bne.n	80048f0 <stm32_gpio_direction_output+0x18>
		return -EINVAL;
 80048ea:	f06f 0315 	mvn.w	r3, #21
 80048ee:	e025      	b.n	800493c <stm32_gpio_direction_output+0x64>

	if (!desc->extra)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d102      	bne.n	80048fe <stm32_gpio_direction_output+0x26>
		return -EFAULT;
 80048f8:	f06f 030d 	mvn.w	r3, #13
 80048fc:	e01e      	b.n	800493c <stm32_gpio_direction_output+0x64>

	extra = desc->extra;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	60fb      	str	r3, [r7, #12]

	/* configure gpio output level */
	HAL_GPIO_WritePin(extra->port, NO_OS_BIT(desc->number), (GPIO_PinState)value);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6818      	ldr	r0, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	fa02 f303 	lsl.w	r3, r2, r3
 8004912:	b29b      	uxth	r3, r3
 8004914:	78fa      	ldrb	r2, [r7, #3]
 8004916:	4619      	mov	r1, r3
 8004918:	f002 fd48 	bl	80073ac <HAL_GPIO_WritePin>

	/* configure gpio with user configuration */
	if (extra->gpio_config.Mode == GPIO_MODE_INPUT)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d102      	bne.n	800492a <stm32_gpio_direction_output+0x52>
		extra->gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2201      	movs	r2, #1
 8004928:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	3304      	adds	r3, #4
 8004932:	4619      	mov	r1, r3
 8004934:	4610      	mov	r0, r2
 8004936:	f002 fab9 	bl	8006eac <HAL_GPIO_Init>

	return 0;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <stm32_gpio_get_direction>:
 *                             NO_OS_GPIO_IN
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_direction(struct no_os_gpio_desc *desc,
				 uint8_t *direction)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
	if (!desc || !direction)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <stm32_gpio_get_direction+0x16>
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d102      	bne.n	8004960 <stm32_gpio_get_direction+0x1c>
		return -EINVAL;
 800495a:	f06f 0315 	mvn.w	r3, #21
 800495e:	e00e      	b.n	800497e <stm32_gpio_get_direction+0x3a>

	struct stm32_gpio_desc *extra = desc->extra;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	60fb      	str	r3, [r7, #12]
	if (!extra->gpio_config.Mode)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d103      	bne.n	8004976 <stm32_gpio_get_direction+0x32>
		*direction = NO_OS_GPIO_IN;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2200      	movs	r2, #0
 8004972:	701a      	strb	r2, [r3, #0]
 8004974:	e002      	b.n	800497c <stm32_gpio_get_direction+0x38>
	else
		*direction = NO_OS_GPIO_OUT;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2201      	movs	r2, #1
 800497a:	701a      	strb	r2, [r3, #0]
	return 0;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <stm32_gpio_set_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_set_value(struct no_os_gpio_desc *desc,
			     uint8_t value)
{
 800498a:	b580      	push	{r7, lr}
 800498c:	b084      	sub	sp, #16
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	460b      	mov	r3, r1
 8004994:	70fb      	strb	r3, [r7, #3]
	struct stm32_gpio_desc *extra;

	if (!desc)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d102      	bne.n	80049a2 <stm32_gpio_set_value+0x18>
		return -EINVAL;
 800499c:	f06f 0315 	mvn.w	r3, #21
 80049a0:	e016      	b.n	80049d0 <stm32_gpio_set_value+0x46>

	if (!desc->extra)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d102      	bne.n	80049b0 <stm32_gpio_set_value+0x26>
		return -EFAULT;
 80049aa:	f06f 030d 	mvn.w	r3, #13
 80049ae:	e00f      	b.n	80049d0 <stm32_gpio_set_value+0x46>

	extra = desc->extra;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	60fb      	str	r3, [r7, #12]

	/* configure gpio output level */
	HAL_GPIO_WritePin(extra->port, NO_OS_BIT(desc->number), (GPIO_PinState)value);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6818      	ldr	r0, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	fa02 f303 	lsl.w	r3, r2, r3
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	78fa      	ldrb	r2, [r7, #3]
 80049c8:	4619      	mov	r1, r3
 80049ca:	f002 fcef 	bl	80073ac <HAL_GPIO_WritePin>

	return 0;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <stm32_gpio_get_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_value(struct no_os_gpio_desc *desc,
			     uint8_t *value)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
	struct stm32_gpio_desc	*extra;

	if (!desc || !value)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d002      	beq.n	80049ee <stm32_gpio_get_value+0x16>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d102      	bne.n	80049f4 <stm32_gpio_get_value+0x1c>
		return -EINVAL;
 80049ee:	f06f 0315 	mvn.w	r3, #21
 80049f2:	e01a      	b.n	8004a2a <stm32_gpio_get_value+0x52>

	if (!desc->extra)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d102      	bne.n	8004a02 <stm32_gpio_get_value+0x2a>
		return -EFAULT;
 80049fc:	f06f 030d 	mvn.w	r3, #13
 8004a00:	e013      	b.n	8004a2a <stm32_gpio_get_value+0x52>

	extra = desc->extra;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	60fb      	str	r3, [r7, #12]

	*value = (uint8_t)HAL_GPIO_ReadPin(extra->port, NO_OS_BIT(desc->number));
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	2101      	movs	r1, #1
 8004a12:	fa01 f303 	lsl.w	r3, r1, r3
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	f002 fcae 	bl	800737c <HAL_GPIO_ReadPin>
 8004a20:	4603      	mov	r3, r0
 8004a22:	461a      	mov	r2, r3
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	701a      	strb	r2, [r3, #0]

	return 0;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	db0b      	blt.n	8004a5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a46:	79fb      	ldrb	r3, [r7, #7]
 8004a48:	f003 021f 	and.w	r2, r3, #31
 8004a4c:	4907      	ldr	r1, [pc, #28]	@ (8004a6c <__NVIC_EnableIRQ+0x38>)
 8004a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	2001      	movs	r0, #1
 8004a56:	fa00 f202 	lsl.w	r2, r0, r2
 8004a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	e000e100 	.word	0xe000e100

08004a70 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	4603      	mov	r3, r0
 8004a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	db12      	blt.n	8004aa8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a82:	79fb      	ldrb	r3, [r7, #7]
 8004a84:	f003 021f 	and.w	r2, r3, #31
 8004a88:	490a      	ldr	r1, [pc, #40]	@ (8004ab4 <__NVIC_DisableIRQ+0x44>)
 8004a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	2001      	movs	r0, #1
 8004a92:	fa00 f202 	lsl.w	r2, r0, r2
 8004a96:	3320      	adds	r3, #32
 8004a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004a9c:	f3bf 8f4f 	dsb	sy
}
 8004aa0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004aa2:	f3bf 8f6f 	isb	sy
}
 8004aa6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	e000e100 	.word	0xe000e100

08004ab8 <irq_action_cmp>:
	[NO_OS_EVT_DMA_TX_COMPLETE] = {.event = NO_OS_EVT_DMA_TX_COMPLETE, .hal_event = HAL_DMA_XFER_CPLT_CB_ID},
#endif
};

static int32_t irq_action_cmp(void *data1, void *data2)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
	return (int32_t)((struct irq_action *)data1)->handle -
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	461a      	mov	r2, r3
	       (int32_t)((struct irq_action *)data2)->handle;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
	return (int32_t)((struct irq_action *)data1)->handle -
 8004acc:	1ad3      	subs	r3, r2, r3
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
	...

08004adc <HAL_TIM_PeriodElapsedCallback>:

#ifdef HAL_TIM_MODULE_ENABLED
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b088      	sub	sp, #32
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
	struct event_list *ee = &_events[NO_OS_EVT_TIM_ELAPSED];
 8004ae4:	4b12      	ldr	r3, [pc, #72]	@ (8004b30 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8004ae6:	61fb      	str	r3, [r7, #28]
	struct irq_action *a;
	struct irq_action key = {.handle = htim};
 8004ae8:	f107 0308 	add.w	r3, r7, #8
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	605a      	str	r2, [r3, #4]
 8004af2:	609a      	str	r2, [r3, #8]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	60bb      	str	r3, [r7, #8]
	int ret;

	/* Find & call callback */
	ret = no_os_list_read_find(ee->actions, (void **)&a, &key);
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f107 0208 	add.w	r2, r7, #8
 8004b00:	f107 0114 	add.w	r1, r7, #20
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7fe ff31 	bl	800396c <no_os_list_read_find>
 8004b0a:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	db0a      	blt.n	8004b28 <HAL_TIM_PeriodElapsedCallback+0x4c>
		return;

	if(a->callback)
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d007      	beq.n	8004b2a <HAL_TIM_PeriodElapsedCallback+0x4e>
		a->callback(a->ctx);
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	6892      	ldr	r2, [r2, #8]
 8004b22:	4610      	mov	r0, r2
 8004b24:	4798      	blx	r3
 8004b26:	e000      	b.n	8004b2a <HAL_TIM_PeriodElapsedCallback+0x4e>
		return;
 8004b28:	bf00      	nop
}
 8004b2a:	3720      	adds	r7, #32
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	2000004c 	.word	0x2000004c

08004b34 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback (TIM_HandleTypeDef *htim)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b088      	sub	sp, #32
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
	struct event_list *ee = &_events[NO_OS_EVT_TIM_PWM_PULSE_FINISHED];
 8004b3c:	4b12      	ldr	r3, [pc, #72]	@ (8004b88 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 8004b3e:	61fb      	str	r3, [r7, #28]
	struct irq_action *a;
	struct irq_action key = {.handle = htim};
 8004b40:	f107 0308 	add.w	r3, r7, #8
 8004b44:	2200      	movs	r2, #0
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	605a      	str	r2, [r3, #4]
 8004b4a:	609a      	str	r2, [r3, #8]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	60bb      	str	r3, [r7, #8]
	int ret;

	/* Find & call callback */
	ret = no_os_list_read_find(ee->actions, (void **)&a, &key);
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f107 0208 	add.w	r2, r7, #8
 8004b58:	f107 0114 	add.w	r1, r7, #20
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7fe ff05 	bl	800396c <no_os_list_read_find>
 8004b62:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	db0a      	blt.n	8004b80 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>
		return;

	if(a->callback)
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d007      	beq.n	8004b82 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
		a->callback(a->ctx);
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	6892      	ldr	r2, [r2, #8]
 8004b7a:	4610      	mov	r0, r2
 8004b7c:	4798      	blx	r3
 8004b7e:	e000      	b.n	8004b82 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
		return;
 8004b80:	bf00      	nop
}
 8004b82:	3720      	adds	r7, #32
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	20000058 	.word	0x20000058

08004b8c <_common_uart_callback>:
#endif

static inline void _common_uart_callback(UART_HandleTypeDef *huart,
		uint32_t no_os_event)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b088      	sub	sp, #32
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
	struct event_list *ue = &_events[no_os_event];
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	4413      	add	r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	4a13      	ldr	r2, [pc, #76]	@ (8004bf0 <_common_uart_callback+0x64>)
 8004ba2:	4413      	add	r3, r2
 8004ba4:	61fb      	str	r3, [r7, #28]
	struct irq_action *a;
	struct irq_action key = {.handle = huart};
 8004ba6:	f107 0308 	add.w	r3, r7, #8
 8004baa:	2200      	movs	r2, #0
 8004bac:	601a      	str	r2, [r3, #0]
 8004bae:	605a      	str	r2, [r3, #4]
 8004bb0:	609a      	str	r2, [r3, #8]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	60bb      	str	r3, [r7, #8]
	int ret;
	ret = no_os_list_read_find(ue->actions, (void **)&a, &key);
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f107 0208 	add.w	r2, r7, #8
 8004bbe:	f107 0114 	add.w	r1, r7, #20
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7fe fed2 	bl	800396c <no_os_list_read_find>
 8004bc8:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	db0a      	blt.n	8004be6 <_common_uart_callback+0x5a>
		return;

	if(a->callback)
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d007      	beq.n	8004be8 <_common_uart_callback+0x5c>
		a->callback(a->ctx);
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	6892      	ldr	r2, [r2, #8]
 8004be0:	4610      	mov	r0, r2
 8004be2:	4798      	blx	r3
 8004be4:	e000      	b.n	8004be8 <_common_uart_callback+0x5c>
		return;
 8004be6:	bf00      	nop
}
 8004be8:	3720      	adds	r7, #32
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	20000004 	.word	0x20000004

08004bf4 <_common_dma_callback>:
#endif

#if defined (HAL_DMA_MODULE_ENABLED)
static inline void _common_dma_callback(DMA_HandleTypeDef *hdma,
					uint32_t no_os_event)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b088      	sub	sp, #32
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
	struct event_list *ue = &_events[no_os_event];
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	4613      	mov	r3, r2
 8004c02:	005b      	lsls	r3, r3, #1
 8004c04:	4413      	add	r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4a13      	ldr	r2, [pc, #76]	@ (8004c58 <_common_dma_callback+0x64>)
 8004c0a:	4413      	add	r3, r2
 8004c0c:	61fb      	str	r3, [r7, #28]
	struct irq_action *a;
	struct irq_action key = {.handle = hdma};
 8004c0e:	f107 0308 	add.w	r3, r7, #8
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	605a      	str	r2, [r3, #4]
 8004c18:	609a      	str	r2, [r3, #8]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	60bb      	str	r3, [r7, #8]
	int ret;
	ret = no_os_list_read_find(ue->actions, (void **)&a, &key);
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f107 0208 	add.w	r2, r7, #8
 8004c26:	f107 0114 	add.w	r1, r7, #20
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fe fe9e 	bl	800396c <no_os_list_read_find>
 8004c30:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	db0a      	blt.n	8004c4e <_common_dma_callback+0x5a>
		return;

	if(a->callback)
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d007      	beq.n	8004c50 <_common_dma_callback+0x5c>
		a->callback(a->ctx);
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	6892      	ldr	r2, [r2, #8]
 8004c48:	4610      	mov	r0, r2
 8004c4a:	4798      	blx	r3
 8004c4c:	e000      	b.n	8004c50 <_common_dma_callback+0x5c>
		return;
 8004c4e:	bf00      	nop
}
 8004c50:	3720      	adds	r7, #32
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000004 	.word	0x20000004

08004c5c <_TxCpltCallback>:
#endif

// equivalent of HAL_UART_TxCpltCallback
void _TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
	_common_uart_callback(huart, NO_OS_EVT_UART_TX_COMPLETE);
 8004c64:	2101      	movs	r1, #1
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7ff ff90 	bl	8004b8c <_common_uart_callback>
}
 8004c6c:	bf00      	nop
 8004c6e:	3708      	adds	r7, #8
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <_RxCpltCallback>:

// equivalent of HAL_UART_RxCpltCallback
void _RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
	_common_uart_callback(huart, NO_OS_EVT_UART_RX_COMPLETE);
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f7ff ff84 	bl	8004b8c <_common_uart_callback>
}
 8004c84:	bf00      	nop
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <_DMA_RX_CpltCallback>:
}
#endif

#if defined (HAL_DMA_MODULE_ENABLED)
void _DMA_RX_CpltCallback(DMA_HandleTypeDef* hdma)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
	_common_dma_callback(hdma, NO_OS_EVT_DMA_RX_COMPLETE);
 8004c94:	2108      	movs	r1, #8
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7ff ffac 	bl	8004bf4 <_common_dma_callback>
}
 8004c9c:	bf00      	nop
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <_DMA_TX_CpltCallback>:

void _DMA_TX_CpltCallback(DMA_HandleTypeDef* hdma)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
	_common_dma_callback(hdma, NO_OS_EVT_DMA_TX_COMPLETE);
 8004cac:	210a      	movs	r1, #10
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f7ff ffa0 	bl	8004bf4 <_common_dma_callback>
}
 8004cb4:	bf00      	nop
 8004cb6:	3708      	adds	r7, #8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <_DMA_HalfCpltCallback>:

void _DMA_HalfCpltCallback(DMA_HandleTypeDef *hdma)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
	_common_dma_callback(hdma, NO_OS_EVT_DMA_RX_HALF_COMPLETE);
 8004cc4:	2109      	movs	r1, #9
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7ff ff94 	bl	8004bf4 <_common_dma_callback>
}
 8004ccc:	bf00      	nop
 8004cce:	3708      	adds	r7, #8
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <_ErrorCallback>:
#endif

// equivalent of HAL_UART_ErrorCallback
void _ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b082      	sub	sp, #8
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
	_common_uart_callback(huart, NO_OS_EVT_UART_ERROR);
 8004cdc:	2103      	movs	r1, #3
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f7ff ff54 	bl	8004b8c <_common_uart_callback>
}
 8004ce4:	bf00      	nop
 8004ce6:	3708      	adds	r7, #8
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <stm32_irq_ctrl_init>:
 * @param param - Configuration information for the instance
 * @return 0 in case of success, errno error codes otherwise.
 */
int32_t stm32_irq_ctrl_init(struct no_os_irq_ctrl_desc **desc,
			    const struct no_os_irq_init_param *param)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
	static struct no_os_irq_ctrl_desc *descriptor;
	if (!param)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d102      	bne.n	8004d02 <stm32_irq_ctrl_init+0x16>
		return -EINVAL;
 8004cfc:	f06f 0315 	mvn.w	r3, #21
 8004d00:	e023      	b.n	8004d4a <stm32_irq_ctrl_init+0x5e>

	if (!initialized) {
 8004d02:	4b14      	ldr	r3, [pc, #80]	@ (8004d54 <stm32_irq_ctrl_init+0x68>)
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	f083 0301 	eor.w	r3, r3, #1
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00d      	beq.n	8004d2c <stm32_irq_ctrl_init+0x40>
		descriptor = no_os_calloc(1, sizeof(*descriptor));
 8004d10:	2110      	movs	r1, #16
 8004d12:	2001      	movs	r0, #1
 8004d14:	f7fd fee6 	bl	8002ae4 <no_os_calloc>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	4a0f      	ldr	r2, [pc, #60]	@ (8004d58 <stm32_irq_ctrl_init+0x6c>)
 8004d1c:	6013      	str	r3, [r2, #0]
		if (!descriptor)
 8004d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d58 <stm32_irq_ctrl_init+0x6c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d102      	bne.n	8004d2c <stm32_irq_ctrl_init+0x40>
			return -ENOMEM;
 8004d26:	f06f 030b 	mvn.w	r3, #11
 8004d2a:	e00e      	b.n	8004d4a <stm32_irq_ctrl_init+0x5e>
	}

	// unused, there is only 1 interrupt controller and that is NVIC
	descriptor->irq_ctrl_id = param->irq_ctrl_id;
 8004d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d58 <stm32_irq_ctrl_init+0x6c>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	6812      	ldr	r2, [r2, #0]
 8004d34:	601a      	str	r2, [r3, #0]
	descriptor->extra = param->extra;
 8004d36:	4b08      	ldr	r3, [pc, #32]	@ (8004d58 <stm32_irq_ctrl_init+0x6c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	6892      	ldr	r2, [r2, #8]
 8004d3e:	60da      	str	r2, [r3, #12]

	*desc = descriptor;
 8004d40:	4b05      	ldr	r3, [pc, #20]	@ (8004d58 <stm32_irq_ctrl_init+0x6c>)
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	601a      	str	r2, [r3, #0]

	return 0;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	200005f4 	.word	0x200005f4
 8004d58:	200005f8 	.word	0x200005f8

08004d5c <stm32_irq_ctrl_remove>:
 * @brief Free the resources allocated by irq_ctrl_init()
 * @param desc - Interrupt controller descriptor.
 * @return 0 in case of success, errno error codes otherwise.
 */
int32_t stm32_irq_ctrl_remove(struct no_os_irq_ctrl_desc *desc)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
	initialized = false;
 8004d64:	4b06      	ldr	r3, [pc, #24]	@ (8004d80 <stm32_irq_ctrl_remove+0x24>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	701a      	strb	r2, [r3, #0]

	if (desc)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d002      	beq.n	8004d76 <stm32_irq_ctrl_remove+0x1a>
		no_os_free(desc);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f7fd fec5 	bl	8002b00 <no_os_free>

	return 0;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3708      	adds	r7, #8
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	200005f4 	.word	0x200005f4

08004d84 <stm32_trigger_level_set>:
 * @return -ENOSYS
 */
int32_t stm32_trigger_level_set(struct no_os_irq_ctrl_desc *desc,
				uint32_t irq_id,
				enum no_os_irq_trig_level level)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	71fb      	strb	r3, [r7, #7]
	return -ENOSYS;
 8004d92:	f06f 0357 	mvn.w	r3, #87	@ 0x57
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3714      	adds	r7, #20
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
	...

08004da4 <stm32_irq_register_callback>:
 * @return 0 if successfull, negative error code otherwise.
 */
int32_t stm32_irq_register_callback(struct no_os_irq_ctrl_desc *desc,
				    uint32_t irq_id,
				    struct no_os_callback_desc *cb)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b0a4      	sub	sp, #144	@ 0x90
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
	pSAI_CallbackTypeDef pSaiDmaCallback;
#endif
#ifdef HAL_TIM_MODULE_ENABLED
	pTIM_CallbackTypeDef pTimCallback;
#endif
	struct irq_action action_key = {.handle = cb->handle};
 8004db0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8004db4:	2200      	movs	r2, #0
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	605a      	str	r2, [r3, #4]
 8004dba:	609a      	str	r2, [r3, #8]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	677b      	str	r3, [r7, #116]	@ 0x74
#ifdef HAL_DMA_MODULE_ENABLED
	DMA_HandleTypeDef pDmaCallback;
#endif
	struct irq_action *li;
	uint32_t hal_event = _events[cb->event].hal_event;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	7a1b      	ldrb	r3, [r3, #8]
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	4ab2      	ldr	r2, [pc, #712]	@ (8005094 <stm32_irq_register_callback+0x2f0>)
 8004dca:	460b      	mov	r3, r1
 8004dcc:	005b      	lsls	r3, r3, #1
 8004dce:	440b      	add	r3, r1
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4413      	add	r3, r2
 8004dd4:	3304      	adds	r3, #4
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

	switch (cb->peripheral) {
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	7a5b      	ldrb	r3, [r3, #9]
 8004de0:	3b01      	subs	r3, #1
 8004de2:	2b06      	cmp	r3, #6
 8004de4:	f200 8273 	bhi.w	80052ce <stm32_irq_register_callback+0x52a>
 8004de8:	a201      	add	r2, pc, #4	@ (adr r2, 8004df0 <stm32_irq_register_callback+0x4c>)
 8004dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dee:	bf00      	nop
 8004df0:	08004e0d 	.word	0x08004e0d
 8004df4:	080052cf 	.word	0x080052cf
 8004df8:	08004f2f 	.word	0x08004f2f
 8004dfc:	080052cf 	.word	0x080052cf
 8004e00:	08005081 	.word	0x08005081
 8004e04:	080052cf 	.word	0x080052cf
 8004e08:	080051cf 	.word	0x080051cf
 8004e0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e10:	2b04      	cmp	r3, #4
 8004e12:	d014      	beq.n	8004e3e <stm32_irq_register_callback+0x9a>
 8004e14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e18:	2b04      	cmp	r3, #4
 8004e1a:	d814      	bhi.n	8004e46 <stm32_irq_register_callback+0xa2>
 8004e1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d004      	beq.n	8004e2e <stm32_irq_register_callback+0x8a>
 8004e24:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e28:	2b03      	cmp	r3, #3
 8004e2a:	d004      	beq.n	8004e36 <stm32_irq_register_callback+0x92>
 8004e2c:	e00b      	b.n	8004e46 <stm32_irq_register_callback+0xa2>
	case NO_OS_UART_IRQ:
		switch(hal_event) {
		case HAL_UART_TX_COMPLETE_CB_ID:
			pUartCallback = _TxCpltCallback;
 8004e2e:	4b9a      	ldr	r3, [pc, #616]	@ (8005098 <stm32_irq_register_callback+0x2f4>)
 8004e30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			break;
 8004e34:	e00a      	b.n	8004e4c <stm32_irq_register_callback+0xa8>
		case HAL_UART_RX_COMPLETE_CB_ID:
			pUartCallback = _RxCpltCallback;
 8004e36:	4b99      	ldr	r3, [pc, #612]	@ (800509c <stm32_irq_register_callback+0x2f8>)
 8004e38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			break;
 8004e3c:	e006      	b.n	8004e4c <stm32_irq_register_callback+0xa8>
		case HAL_UART_ERROR_CB_ID:
			pUartCallback = _ErrorCallback;
 8004e3e:	4b98      	ldr	r3, [pc, #608]	@ (80050a0 <stm32_irq_register_callback+0x2fc>)
 8004e40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			break;
 8004e44:	e002      	b.n	8004e4c <stm32_irq_register_callback+0xa8>
		default:
			return -EINVAL;
 8004e46:	f06f 0315 	mvn.w	r3, #21
 8004e4a:	e24e      	b.n	80052ea <stm32_irq_register_callback+0x546>
		};

		ret = HAL_UART_RegisterCallback(cb->handle, hal_event, pUartCallback);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e54:	b2d1      	uxtb	r1, r2
 8004e56:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f003 fffe 	bl	8008e5c <HAL_UART_RegisterCallback>
 8004e60:	4603      	mov	r3, r0
 8004e62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		if (ret != HAL_OK) {
 8004e66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d004      	beq.n	8004e78 <stm32_irq_register_callback+0xd4>
			ret = -EFAULT;
 8004e6e:	f06f 030d 	mvn.w	r3, #13
 8004e72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			break;
 8004e76:	e236      	b.n	80052e6 <stm32_irq_register_callback+0x542>
		}

		if (_events[cb->event].actions == NULL) {
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	7a1b      	ldrb	r3, [r3, #8]
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	4a85      	ldr	r2, [pc, #532]	@ (8005094 <stm32_irq_register_callback+0x2f0>)
 8004e80:	460b      	mov	r3, r1
 8004e82:	005b      	lsls	r3, r3, #1
 8004e84:	440b      	add	r3, r1
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	4413      	add	r3, r2
 8004e8a:	3308      	adds	r3, #8
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d117      	bne.n	8004ec2 <stm32_irq_register_callback+0x11e>
			ret = no_os_list_init(&_events[cb->event].actions, NO_OS_LIST_PRIORITY_LIST,
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	7a1b      	ldrb	r3, [r3, #8]
 8004e96:	461a      	mov	r2, r3
 8004e98:	4613      	mov	r3, r2
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	4413      	add	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	3308      	adds	r3, #8
 8004ea2:	4a7c      	ldr	r2, [pc, #496]	@ (8005094 <stm32_irq_register_callback+0x2f0>)
 8004ea4:	4413      	add	r3, r2
 8004ea6:	4a7f      	ldr	r2, [pc, #508]	@ (80050a4 <stm32_irq_register_callback+0x300>)
 8004ea8:	2103      	movs	r1, #3
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7fe fba6 	bl	80035fc <no_os_list_init>
 8004eb0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
					      irq_action_cmp);
			if (ret < 0)
 8004eb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	da02      	bge.n	8004ec2 <stm32_irq_register_callback+0x11e>
				return ret;
 8004ebc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ec0:	e213      	b.n	80052ea <stm32_irq_register_callback+0x546>
		}

		li = no_os_calloc(1, sizeof(struct irq_action));
 8004ec2:	210c      	movs	r1, #12
 8004ec4:	2001      	movs	r0, #1
 8004ec6:	f7fd fe0d 	bl	8002ae4 <no_os_calloc>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	613b      	str	r3, [r7, #16]
		if(!li)
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d102      	bne.n	8004eda <stm32_irq_register_callback+0x136>
			return -ENOMEM;
 8004ed4:	f06f 030b 	mvn.w	r3, #11
 8004ed8:	e207      	b.n	80052ea <stm32_irq_register_callback+0x546>

		li->handle = cb->handle;
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	68d2      	ldr	r2, [r2, #12]
 8004ee0:	601a      	str	r2, [r3, #0]
		li->callback = cb->callback;
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	6812      	ldr	r2, [r2, #0]
 8004ee8:	605a      	str	r2, [r3, #4]
		li->ctx = cb->ctx;
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6852      	ldr	r2, [r2, #4]
 8004ef0:	609a      	str	r2, [r3, #8]
		ret = no_os_list_add_last(_events[cb->event].actions, li);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	7a1b      	ldrb	r3, [r3, #8]
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	4a66      	ldr	r2, [pc, #408]	@ (8005094 <stm32_irq_register_callback+0x2f0>)
 8004efa:	460b      	mov	r3, r1
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	440b      	add	r3, r1
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4413      	add	r3, r2
 8004f04:	3308      	adds	r3, #8
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	4611      	mov	r1, r2
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f7fe fc35 	bl	800377c <no_os_list_add_last>
 8004f12:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		if (ret < 0) {
 8004f16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f280 81dc 	bge.w	80052d8 <stm32_irq_register_callback+0x534>
			no_os_free(li);
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7fd fdec 	bl	8002b00 <no_os_free>
			return ret;
 8004f28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f2c:	e1dd      	b.n	80052ea <stm32_irq_register_callback+0x546>
 8004f2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004f32:	2b0e      	cmp	r3, #14
 8004f34:	d007      	beq.n	8004f46 <stm32_irq_register_callback+0x1a2>
 8004f36:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004f3a:	2b15      	cmp	r3, #21
 8004f3c:	d107      	bne.n	8004f4e <stm32_irq_register_callback+0x1aa>
		break;
#ifdef HAL_TIM_MODULE_ENABLED
	case NO_OS_TIM_IRQ:
		switch(hal_event) {
		case HAL_TIM_PWM_PULSE_FINISHED_CB_ID:
			pTimCallback = HAL_TIM_PWM_PulseFinishedCallback;
 8004f3e:	4b5a      	ldr	r3, [pc, #360]	@ (80050a8 <stm32_irq_register_callback+0x304>)
 8004f40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			break;
 8004f44:	e006      	b.n	8004f54 <stm32_irq_register_callback+0x1b0>
		case HAL_TIM_PERIOD_ELAPSED_CB_ID:
			pTimCallback = HAL_TIM_PeriodElapsedCallback;
 8004f46:	4b59      	ldr	r3, [pc, #356]	@ (80050ac <stm32_irq_register_callback+0x308>)
 8004f48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			break;
 8004f4c:	e002      	b.n	8004f54 <stm32_irq_register_callback+0x1b0>
		default:
			return -EINVAL;
 8004f4e:	f06f 0315 	mvn.w	r3, #21
 8004f52:	e1ca      	b.n	80052ea <stm32_irq_register_callback+0x546>
		};

		ret = HAL_TIM_RegisterCallback(cb->handle, hal_event, pTimCallback);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f5c:	b2d1      	uxtb	r1, r2
 8004f5e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004f62:	4618      	mov	r0, r3
 8004f64:	f003 fb62 	bl	800862c <HAL_TIM_RegisterCallback>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		if (ret != HAL_OK) {
 8004f6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d004      	beq.n	8004f80 <stm32_irq_register_callback+0x1dc>
			ret = -EFAULT;
 8004f76:	f06f 030d 	mvn.w	r3, #13
 8004f7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			break;
 8004f7e:	e1b2      	b.n	80052e6 <stm32_irq_register_callback+0x542>
		}
		if (_events[cb->event].actions == NULL) {
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	7a1b      	ldrb	r3, [r3, #8]
 8004f84:	4619      	mov	r1, r3
 8004f86:	4a43      	ldr	r2, [pc, #268]	@ (8005094 <stm32_irq_register_callback+0x2f0>)
 8004f88:	460b      	mov	r3, r1
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	440b      	add	r3, r1
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	4413      	add	r3, r2
 8004f92:	3308      	adds	r3, #8
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d117      	bne.n	8004fca <stm32_irq_register_callback+0x226>
			ret = no_os_list_init(&_events[cb->event].actions, NO_OS_LIST_PRIORITY_LIST,
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	7a1b      	ldrb	r3, [r3, #8]
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	4413      	add	r3, r2
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	3308      	adds	r3, #8
 8004faa:	4a3a      	ldr	r2, [pc, #232]	@ (8005094 <stm32_irq_register_callback+0x2f0>)
 8004fac:	4413      	add	r3, r2
 8004fae:	4a3d      	ldr	r2, [pc, #244]	@ (80050a4 <stm32_irq_register_callback+0x300>)
 8004fb0:	2103      	movs	r1, #3
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7fe fb22 	bl	80035fc <no_os_list_init>
 8004fb8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
					      irq_action_cmp);
			if (ret < 0)
 8004fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	da02      	bge.n	8004fca <stm32_irq_register_callback+0x226>
				return ret;
 8004fc4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fc8:	e18f      	b.n	80052ea <stm32_irq_register_callback+0x546>
		}

		ret = no_os_list_read_find(_events[cb->event].actions,
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	7a1b      	ldrb	r3, [r3, #8]
 8004fce:	4619      	mov	r1, r3
 8004fd0:	4a30      	ldr	r2, [pc, #192]	@ (8005094 <stm32_irq_register_callback+0x2f0>)
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	440b      	add	r3, r1
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	4413      	add	r3, r2
 8004fdc:	3308      	adds	r3, #8
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8004fe4:	f107 0110 	add.w	r1, r7, #16
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7fe fcbf 	bl	800396c <no_os_list_read_find>
 8004fee:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
					   &action_key);
		/*
		 * If an action with the same handle as the function parameter does not exists, insert a new one,
		 * otherwise update
		 */
		if (ret) {
 8004ff2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d035      	beq.n	8005066 <stm32_irq_register_callback+0x2c2>
			li = no_os_calloc(1, sizeof(struct irq_action));
 8004ffa:	210c      	movs	r1, #12
 8004ffc:	2001      	movs	r0, #1
 8004ffe:	f7fd fd71 	bl	8002ae4 <no_os_calloc>
 8005002:	4603      	mov	r3, r0
 8005004:	613b      	str	r3, [r7, #16]
			if(!li)
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d102      	bne.n	8005012 <stm32_irq_register_callback+0x26e>
				return -ENOMEM;
 800500c:	f06f 030b 	mvn.w	r3, #11
 8005010:	e16b      	b.n	80052ea <stm32_irq_register_callback+0x546>

			li->handle = cb->handle;
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	68d2      	ldr	r2, [r2, #12]
 8005018:	601a      	str	r2, [r3, #0]
			li->callback = cb->callback;
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	6812      	ldr	r2, [r2, #0]
 8005020:	605a      	str	r2, [r3, #4]
			li->ctx = cb->ctx;
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	6852      	ldr	r2, [r2, #4]
 8005028:	609a      	str	r2, [r3, #8]
			ret = no_os_list_add_last(_events[cb->event].actions, li);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	7a1b      	ldrb	r3, [r3, #8]
 800502e:	4619      	mov	r1, r3
 8005030:	4a18      	ldr	r2, [pc, #96]	@ (8005094 <stm32_irq_register_callback+0x2f0>)
 8005032:	460b      	mov	r3, r1
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	440b      	add	r3, r1
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	4413      	add	r3, r2
 800503c:	3308      	adds	r3, #8
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	693a      	ldr	r2, [r7, #16]
 8005042:	4611      	mov	r1, r2
 8005044:	4618      	mov	r0, r3
 8005046:	f7fe fb99 	bl	800377c <no_os_list_add_last>
 800504a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
			if (ret < 0) {
 800504e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005052:	2b00      	cmp	r3, #0
 8005054:	f280 8142 	bge.w	80052dc <stm32_irq_register_callback+0x538>
				no_os_free(li);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	4618      	mov	r0, r3
 800505c:	f7fd fd50 	bl	8002b00 <no_os_free>
				return ret;
 8005060:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005064:	e141      	b.n	80052ea <stm32_irq_register_callback+0x546>
			}
		} else {
			li->handle = cb->handle;
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	68d2      	ldr	r2, [r2, #12]
 800506c:	601a      	str	r2, [r3, #0]
			li->callback = cb->callback;
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	6812      	ldr	r2, [r2, #0]
 8005074:	605a      	str	r2, [r3, #4]
			li->ctx = cb->ctx;
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6852      	ldr	r2, [r2, #4]
 800507c:	609a      	str	r2, [r3, #8]
		}
		break;
 800507e:	e12d      	b.n	80052dc <stm32_irq_register_callback+0x538>
 8005080:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005084:	2b00      	cmp	r3, #0
 8005086:	d013      	beq.n	80050b0 <stm32_irq_register_callback+0x30c>
 8005088:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800508c:	2b01      	cmp	r3, #1
 800508e:	d026      	beq.n	80050de <stm32_irq_register_callback+0x33a>
 8005090:	e03c      	b.n	800510c <stm32_irq_register_callback+0x368>
 8005092:	bf00      	nop
 8005094:	20000004 	.word	0x20000004
 8005098:	08004c5d 	.word	0x08004c5d
 800509c:	08004c75 	.word	0x08004c75
 80050a0:	08004cd5 	.word	0x08004cd5
 80050a4:	08004ab9 	.word	0x08004ab9
 80050a8:	08004b35 	.word	0x08004b35
 80050ac:	08004add 	.word	0x08004add
#endif
#if defined (HAL_TIM_MODULE_ENABLED) && defined(HAL_DMA_MODULE_ENABLED)
	case NO_OS_TIM_DMA_IRQ:
		switch(hal_event) {
		case HAL_DMA_XFER_CPLT_CB_ID:
			pDmaCallback.XferCpltCallback = _DMA_RX_CpltCallback;
 80050b0:	4b90      	ldr	r3, [pc, #576]	@ (80052f4 <stm32_irq_register_callback+0x550>)
 80050b2:	653b      	str	r3, [r7, #80]	@ 0x50
			ret = HAL_DMA_RegisterCallback(cb->handle, hal_event,
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80050bc:	b2d1      	uxtb	r1, r2
						       pDmaCallback.XferCpltCallback);
 80050be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
			ret = HAL_DMA_RegisterCallback(cb->handle, hal_event,
 80050c0:	4618      	mov	r0, r3
 80050c2:	f001 fd55 	bl	8006b70 <HAL_DMA_RegisterCallback>
 80050c6:	4603      	mov	r3, r0
 80050c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			if (ret != HAL_OK) {
 80050cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d01e      	beq.n	8005112 <stm32_irq_register_callback+0x36e>
				ret = -EFAULT;
 80050d4:	f06f 030d 	mvn.w	r3, #13
 80050d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
				break;
 80050dc:	e01c      	b.n	8005118 <stm32_irq_register_callback+0x374>
			}
			break;
		case HAL_DMA_XFER_HALFCPLT_CB_ID:
			pDmaCallback.XferHalfCpltCallback = _DMA_HalfCpltCallback;
 80050de:	4b86      	ldr	r3, [pc, #536]	@ (80052f8 <stm32_irq_register_callback+0x554>)
 80050e0:	657b      	str	r3, [r7, #84]	@ 0x54
			ret = HAL_DMA_RegisterCallback(cb->handle, hal_event,
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80050ea:	b2d1      	uxtb	r1, r2
						       pDmaCallback.XferCpltCallback);
 80050ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
			ret = HAL_DMA_RegisterCallback(cb->handle, hal_event,
 80050ee:	4618      	mov	r0, r3
 80050f0:	f001 fd3e 	bl	8006b70 <HAL_DMA_RegisterCallback>
 80050f4:	4603      	mov	r3, r0
 80050f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			if (ret != HAL_OK) {
 80050fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d009      	beq.n	8005116 <stm32_irq_register_callback+0x372>
				ret = -EFAULT;
 8005102:	f06f 030d 	mvn.w	r3, #13
 8005106:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
				break;
 800510a:	e005      	b.n	8005118 <stm32_irq_register_callback+0x374>
			}
			break;
		default:
			return -EINVAL;
 800510c:	f06f 0315 	mvn.w	r3, #21
 8005110:	e0eb      	b.n	80052ea <stm32_irq_register_callback+0x546>
			break;
 8005112:	bf00      	nop
 8005114:	e000      	b.n	8005118 <stm32_irq_register_callback+0x374>
			break;
 8005116:	bf00      	nop
		};

		if (_events[cb->event].actions == NULL) {
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	7a1b      	ldrb	r3, [r3, #8]
 800511c:	4619      	mov	r1, r3
 800511e:	4a77      	ldr	r2, [pc, #476]	@ (80052fc <stm32_irq_register_callback+0x558>)
 8005120:	460b      	mov	r3, r1
 8005122:	005b      	lsls	r3, r3, #1
 8005124:	440b      	add	r3, r1
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	4413      	add	r3, r2
 800512a:	3308      	adds	r3, #8
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d117      	bne.n	8005162 <stm32_irq_register_callback+0x3be>
			ret = no_os_list_init(&_events[cb->event].actions, NO_OS_LIST_PRIORITY_LIST,
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	7a1b      	ldrb	r3, [r3, #8]
 8005136:	461a      	mov	r2, r3
 8005138:	4613      	mov	r3, r2
 800513a:	005b      	lsls	r3, r3, #1
 800513c:	4413      	add	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	3308      	adds	r3, #8
 8005142:	4a6e      	ldr	r2, [pc, #440]	@ (80052fc <stm32_irq_register_callback+0x558>)
 8005144:	4413      	add	r3, r2
 8005146:	4a6e      	ldr	r2, [pc, #440]	@ (8005300 <stm32_irq_register_callback+0x55c>)
 8005148:	2103      	movs	r1, #3
 800514a:	4618      	mov	r0, r3
 800514c:	f7fe fa56 	bl	80035fc <no_os_list_init>
 8005150:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
					      irq_action_cmp);
			if (ret < 0)
 8005154:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005158:	2b00      	cmp	r3, #0
 800515a:	da02      	bge.n	8005162 <stm32_irq_register_callback+0x3be>
				return ret;
 800515c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005160:	e0c3      	b.n	80052ea <stm32_irq_register_callback+0x546>
		}

		li = no_os_calloc(1, sizeof(struct irq_action));
 8005162:	210c      	movs	r1, #12
 8005164:	2001      	movs	r0, #1
 8005166:	f7fd fcbd 	bl	8002ae4 <no_os_calloc>
 800516a:	4603      	mov	r3, r0
 800516c:	613b      	str	r3, [r7, #16]
		if(!li)
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d102      	bne.n	800517a <stm32_irq_register_callback+0x3d6>
			return -ENOMEM;
 8005174:	f06f 030b 	mvn.w	r3, #11
 8005178:	e0b7      	b.n	80052ea <stm32_irq_register_callback+0x546>

		li->handle = cb->handle;
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	68d2      	ldr	r2, [r2, #12]
 8005180:	601a      	str	r2, [r3, #0]
		li->callback = cb->callback;
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	6812      	ldr	r2, [r2, #0]
 8005188:	605a      	str	r2, [r3, #4]
		li->ctx = cb->ctx;
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6852      	ldr	r2, [r2, #4]
 8005190:	609a      	str	r2, [r3, #8]
		ret = no_os_list_add_last(_events[cb->event].actions, li);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	7a1b      	ldrb	r3, [r3, #8]
 8005196:	4619      	mov	r1, r3
 8005198:	4a58      	ldr	r2, [pc, #352]	@ (80052fc <stm32_irq_register_callback+0x558>)
 800519a:	460b      	mov	r3, r1
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	440b      	add	r3, r1
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	4413      	add	r3, r2
 80051a4:	3308      	adds	r3, #8
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	4611      	mov	r1, r2
 80051ac:	4618      	mov	r0, r3
 80051ae:	f7fe fae5 	bl	800377c <no_os_list_add_last>
 80051b2:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		if (ret < 0) {
 80051b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f280 8090 	bge.w	80052e0 <stm32_irq_register_callback+0x53c>
			no_os_free(li);
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7fd fc9c 	bl	8002b00 <no_os_free>
			return ret;
 80051c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051cc:	e08d      	b.n	80052ea <stm32_irq_register_callback+0x546>
 80051ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d11d      	bne.n	8005212 <stm32_irq_register_callback+0x46e>
#endif
#if defined (HAL_DMA_MODULE_ENABLED)
	case NO_OS_DMA_IRQ:
		switch (hal_event) {
		case HAL_DMA_XFER_CPLT_CB_ID:
			if (cb->event == NO_OS_EVT_DMA_RX_COMPLETE)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	7a1b      	ldrb	r3, [r3, #8]
 80051da:	2b08      	cmp	r3, #8
 80051dc:	d102      	bne.n	80051e4 <stm32_irq_register_callback+0x440>
				pDmaCallback.XferCpltCallback = _DMA_RX_CpltCallback;
 80051de:	4b45      	ldr	r3, [pc, #276]	@ (80052f4 <stm32_irq_register_callback+0x550>)
 80051e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80051e2:	e001      	b.n	80051e8 <stm32_irq_register_callback+0x444>

			else
				pDmaCallback.XferCpltCallback = _DMA_TX_CpltCallback;
 80051e4:	4b47      	ldr	r3, [pc, #284]	@ (8005304 <stm32_irq_register_callback+0x560>)
 80051e6:	653b      	str	r3, [r7, #80]	@ 0x50
			ret = HAL_DMA_RegisterCallback((DMA_HandleTypeDef *)cb->handle, hal_event,
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80051f0:	b2d1      	uxtb	r1, r2
						       pDmaCallback.XferCpltCallback);
 80051f2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
			ret = HAL_DMA_RegisterCallback((DMA_HandleTypeDef *)cb->handle, hal_event,
 80051f4:	4618      	mov	r0, r3
 80051f6:	f001 fcbb 	bl	8006b70 <HAL_DMA_RegisterCallback>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			if (ret != HAL_OK) {
 8005200:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005204:	2b00      	cmp	r3, #0
 8005206:	d007      	beq.n	8005218 <stm32_irq_register_callback+0x474>
				ret = -EFAULT;
 8005208:	f06f 030d 	mvn.w	r3, #13
 800520c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
				break;
 8005210:	e003      	b.n	800521a <stm32_irq_register_callback+0x476>
			}
			break;

		default:
			return -EINVAL;
 8005212:	f06f 0315 	mvn.w	r3, #21
 8005216:	e068      	b.n	80052ea <stm32_irq_register_callback+0x546>
			break;
 8005218:	bf00      	nop
		};

		if (_events[cb->event].actions == NULL) {
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	7a1b      	ldrb	r3, [r3, #8]
 800521e:	4619      	mov	r1, r3
 8005220:	4a36      	ldr	r2, [pc, #216]	@ (80052fc <stm32_irq_register_callback+0x558>)
 8005222:	460b      	mov	r3, r1
 8005224:	005b      	lsls	r3, r3, #1
 8005226:	440b      	add	r3, r1
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	4413      	add	r3, r2
 800522c:	3308      	adds	r3, #8
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d117      	bne.n	8005264 <stm32_irq_register_callback+0x4c0>
			ret = no_os_list_init(&_events[cb->event].actions, NO_OS_LIST_PRIORITY_LIST,
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	7a1b      	ldrb	r3, [r3, #8]
 8005238:	461a      	mov	r2, r3
 800523a:	4613      	mov	r3, r2
 800523c:	005b      	lsls	r3, r3, #1
 800523e:	4413      	add	r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	3308      	adds	r3, #8
 8005244:	4a2d      	ldr	r2, [pc, #180]	@ (80052fc <stm32_irq_register_callback+0x558>)
 8005246:	4413      	add	r3, r2
 8005248:	4a2d      	ldr	r2, [pc, #180]	@ (8005300 <stm32_irq_register_callback+0x55c>)
 800524a:	2103      	movs	r1, #3
 800524c:	4618      	mov	r0, r3
 800524e:	f7fe f9d5 	bl	80035fc <no_os_list_init>
 8005252:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
					      irq_action_cmp);
			if (ret < 0)
 8005256:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800525a:	2b00      	cmp	r3, #0
 800525c:	da02      	bge.n	8005264 <stm32_irq_register_callback+0x4c0>
				return ret;
 800525e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005262:	e042      	b.n	80052ea <stm32_irq_register_callback+0x546>
		}

		li = no_os_calloc(1, sizeof(struct irq_action));
 8005264:	210c      	movs	r1, #12
 8005266:	2001      	movs	r0, #1
 8005268:	f7fd fc3c 	bl	8002ae4 <no_os_calloc>
 800526c:	4603      	mov	r3, r0
 800526e:	613b      	str	r3, [r7, #16]
		if (!li)
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d102      	bne.n	800527c <stm32_irq_register_callback+0x4d8>
			return -ENOMEM;
 8005276:	f06f 030b 	mvn.w	r3, #11
 800527a:	e036      	b.n	80052ea <stm32_irq_register_callback+0x546>

		li->handle = cb->handle;
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	68d2      	ldr	r2, [r2, #12]
 8005282:	601a      	str	r2, [r3, #0]
		li->callback = cb->callback;
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	6812      	ldr	r2, [r2, #0]
 800528a:	605a      	str	r2, [r3, #4]
		li->ctx = cb->ctx;
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	6852      	ldr	r2, [r2, #4]
 8005292:	609a      	str	r2, [r3, #8]
		ret = no_os_list_add_last(_events[cb->event].actions, li);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	7a1b      	ldrb	r3, [r3, #8]
 8005298:	4619      	mov	r1, r3
 800529a:	4a18      	ldr	r2, [pc, #96]	@ (80052fc <stm32_irq_register_callback+0x558>)
 800529c:	460b      	mov	r3, r1
 800529e:	005b      	lsls	r3, r3, #1
 80052a0:	440b      	add	r3, r1
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	3308      	adds	r3, #8
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	4611      	mov	r1, r2
 80052ae:	4618      	mov	r0, r3
 80052b0:	f7fe fa64 	bl	800377c <no_os_list_add_last>
 80052b4:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		if (ret < 0) {
 80052b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052bc:	2b00      	cmp	r3, #0
 80052be:	da11      	bge.n	80052e4 <stm32_irq_register_callback+0x540>
			no_os_free(li);
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7fd fc1c 	bl	8002b00 <no_os_free>
			return ret;
 80052c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052cc:	e00d      	b.n	80052ea <stm32_irq_register_callback+0x546>
		}
		break;
#endif

	default:
		ret = -EINVAL;
 80052ce:	f06f 0315 	mvn.w	r3, #21
 80052d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		break;
 80052d6:	e006      	b.n	80052e6 <stm32_irq_register_callback+0x542>
		break;
 80052d8:	bf00      	nop
 80052da:	e004      	b.n	80052e6 <stm32_irq_register_callback+0x542>
		break;
 80052dc:	bf00      	nop
 80052de:	e002      	b.n	80052e6 <stm32_irq_register_callback+0x542>
		break;
 80052e0:	bf00      	nop
 80052e2:	e000      	b.n	80052e6 <stm32_irq_register_callback+0x542>
		break;
 80052e4:	bf00      	nop
	}

	return ret;
 80052e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3790      	adds	r7, #144	@ 0x90
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	08004c8d 	.word	0x08004c8d
 80052f8:	08004cbd 	.word	0x08004cbd
 80052fc:	20000004 	.word	0x20000004
 8005300:	08004ab9 	.word	0x08004ab9
 8005304:	08004ca5 	.word	0x08004ca5

08005308 <stm32_irq_unregister_callback>:
 * @param cb - Descriptor of the callback.
 * @return 0 if successfull, negative error code otherwise.
 */
int32_t stm32_irq_unregister_callback(struct no_os_irq_ctrl_desc *desc,
				      uint32_t irq_id, struct no_os_callback_desc *cb)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b08a      	sub	sp, #40	@ 0x28
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
	int ret;
	void *discard;
	struct irq_action key;
	uint32_t hal_event = _events[cb->event].hal_event;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	7a1b      	ldrb	r3, [r3, #8]
 8005318:	4619      	mov	r1, r3
 800531a:	4a55      	ldr	r2, [pc, #340]	@ (8005470 <stm32_irq_unregister_callback+0x168>)
 800531c:	460b      	mov	r3, r1
 800531e:	005b      	lsls	r3, r3, #1
 8005320:	440b      	add	r3, r1
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4413      	add	r3, r2
 8005326:	3304      	adds	r3, #4
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	623b      	str	r3, [r7, #32]

	switch (cb->peripheral) {
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	7a5b      	ldrb	r3, [r3, #9]
 8005330:	2b05      	cmp	r3, #5
 8005332:	d05b      	beq.n	80053ec <stm32_irq_unregister_callback+0xe4>
 8005334:	2b05      	cmp	r3, #5
 8005336:	f300 8083 	bgt.w	8005440 <stm32_irq_unregister_callback+0x138>
 800533a:	2b01      	cmp	r3, #1
 800533c:	d002      	beq.n	8005344 <stm32_irq_unregister_callback+0x3c>
 800533e:	2b03      	cmp	r3, #3
 8005340:	d02a      	beq.n	8005398 <stm32_irq_unregister_callback+0x90>
 8005342:	e07d      	b.n	8005440 <stm32_irq_unregister_callback+0x138>
	case NO_OS_UART_IRQ:
		key.handle = cb->handle;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	613b      	str	r3, [r7, #16]
		ret = no_os_list_get_find(_events[cb->event].actions, &discard, &key);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	7a1b      	ldrb	r3, [r3, #8]
 800534e:	4619      	mov	r1, r3
 8005350:	4a47      	ldr	r2, [pc, #284]	@ (8005470 <stm32_irq_unregister_callback+0x168>)
 8005352:	460b      	mov	r3, r1
 8005354:	005b      	lsls	r3, r3, #1
 8005356:	440b      	add	r3, r1
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	4413      	add	r3, r2
 800535c:	3308      	adds	r3, #8
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f107 0210 	add.w	r2, r7, #16
 8005364:	f107 011c 	add.w	r1, r7, #28
 8005368:	4618      	mov	r0, r3
 800536a:	f7fe fbba 	bl	8003ae2 <no_os_list_get_find>
 800536e:	6278      	str	r0, [r7, #36]	@ 0x24
		if (ret < 0)
 8005370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005372:	2b00      	cmp	r3, #0
 8005374:	db68      	blt.n	8005448 <stm32_irq_unregister_callback+0x140>
			break;
		ret = HAL_UART_UnRegisterCallback(cb->handle, hal_event);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	6a3a      	ldr	r2, [r7, #32]
 800537c:	b2d2      	uxtb	r2, r2
 800537e:	4611      	mov	r1, r2
 8005380:	4618      	mov	r0, r3
 8005382:	f003 fe03 	bl	8008f8c <HAL_UART_UnRegisterCallback>
 8005386:	4603      	mov	r3, r0
 8005388:	627b      	str	r3, [r7, #36]	@ 0x24
		if (ret != HAL_OK)
 800538a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538c:	2b00      	cmp	r3, #0
 800538e:	d05d      	beq.n	800544c <stm32_irq_unregister_callback+0x144>
			ret = -EFAULT;
 8005390:	f06f 030d 	mvn.w	r3, #13
 8005394:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8005396:	e059      	b.n	800544c <stm32_irq_unregister_callback+0x144>
#ifdef HAL_TIM_MODULE_ENABLED
	case NO_OS_TIM_IRQ:
		key.handle = cb->handle;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	613b      	str	r3, [r7, #16]
		ret = no_os_list_get_find(_events[cb->event].actions, &discard, &key);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	7a1b      	ldrb	r3, [r3, #8]
 80053a2:	4619      	mov	r1, r3
 80053a4:	4a32      	ldr	r2, [pc, #200]	@ (8005470 <stm32_irq_unregister_callback+0x168>)
 80053a6:	460b      	mov	r3, r1
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	440b      	add	r3, r1
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	4413      	add	r3, r2
 80053b0:	3308      	adds	r3, #8
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f107 0210 	add.w	r2, r7, #16
 80053b8:	f107 011c 	add.w	r1, r7, #28
 80053bc:	4618      	mov	r0, r3
 80053be:	f7fe fb90 	bl	8003ae2 <no_os_list_get_find>
 80053c2:	6278      	str	r0, [r7, #36]	@ 0x24
		if (ret < 0)
 80053c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	db42      	blt.n	8005450 <stm32_irq_unregister_callback+0x148>
			break;
		ret = HAL_TIM_UnRegisterCallback(cb->handle, hal_event);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	6a3a      	ldr	r2, [r7, #32]
 80053d0:	b2d2      	uxtb	r2, r2
 80053d2:	4611      	mov	r1, r2
 80053d4:	4618      	mov	r0, r3
 80053d6:	f003 fa63 	bl	80088a0 <HAL_TIM_UnRegisterCallback>
 80053da:	4603      	mov	r3, r0
 80053dc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (ret != HAL_OK)
 80053de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d037      	beq.n	8005454 <stm32_irq_unregister_callback+0x14c>
			ret = -EFAULT;
 80053e4:	f06f 030d 	mvn.w	r3, #13
 80053e8:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80053ea:	e033      	b.n	8005454 <stm32_irq_unregister_callback+0x14c>
			ret = -EFAULT;
		break;
#endif
#if defined (HAL_TIM_MODULE_ENABLED) && defined(HAL_DMA_MODULE_ENABLED)
	case NO_OS_TIM_DMA_IRQ:
		key.handle = cb->handle;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	613b      	str	r3, [r7, #16]
		ret = no_os_list_get_find(_events[cb->event].actions, &discard, &key);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	7a1b      	ldrb	r3, [r3, #8]
 80053f6:	4619      	mov	r1, r3
 80053f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005470 <stm32_irq_unregister_callback+0x168>)
 80053fa:	460b      	mov	r3, r1
 80053fc:	005b      	lsls	r3, r3, #1
 80053fe:	440b      	add	r3, r1
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4413      	add	r3, r2
 8005404:	3308      	adds	r3, #8
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f107 0210 	add.w	r2, r7, #16
 800540c:	f107 011c 	add.w	r1, r7, #28
 8005410:	4618      	mov	r0, r3
 8005412:	f7fe fb66 	bl	8003ae2 <no_os_list_get_find>
 8005416:	6278      	str	r0, [r7, #36]	@ 0x24
		if (ret < 0)
 8005418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541a:	2b00      	cmp	r3, #0
 800541c:	db1c      	blt.n	8005458 <stm32_irq_unregister_callback+0x150>
			break;
		ret = HAL_DMA_UnRegisterCallback(cb->handle, hal_event);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	6a3a      	ldr	r2, [r7, #32]
 8005424:	b2d2      	uxtb	r2, r2
 8005426:	4611      	mov	r1, r2
 8005428:	4618      	mov	r0, r3
 800542a:	f001 fbf5 	bl	8006c18 <HAL_DMA_UnRegisterCallback>
 800542e:	4603      	mov	r3, r0
 8005430:	627b      	str	r3, [r7, #36]	@ 0x24
		if (ret != HAL_OK)
 8005432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005434:	2b00      	cmp	r3, #0
 8005436:	d011      	beq.n	800545c <stm32_irq_unregister_callback+0x154>
			ret = -EFAULT;
 8005438:	f06f 030d 	mvn.w	r3, #13
 800543c:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 800543e:	e00d      	b.n	800545c <stm32_irq_unregister_callback+0x154>
#endif
	default:
		ret = -EINVAL;
 8005440:	f06f 0315 	mvn.w	r3, #21
 8005444:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8005446:	e00a      	b.n	800545e <stm32_irq_unregister_callback+0x156>
			break;
 8005448:	bf00      	nop
 800544a:	e008      	b.n	800545e <stm32_irq_unregister_callback+0x156>
		break;
 800544c:	bf00      	nop
 800544e:	e006      	b.n	800545e <stm32_irq_unregister_callback+0x156>
			break;
 8005450:	bf00      	nop
 8005452:	e004      	b.n	800545e <stm32_irq_unregister_callback+0x156>
		break;
 8005454:	bf00      	nop
 8005456:	e002      	b.n	800545e <stm32_irq_unregister_callback+0x156>
			break;
 8005458:	bf00      	nop
 800545a:	e000      	b.n	800545e <stm32_irq_unregister_callback+0x156>
		break;
 800545c:	bf00      	nop
	}

	no_os_free(discard);
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	4618      	mov	r0, r3
 8005462:	f7fd fb4d 	bl	8002b00 <no_os_free>

	return ret;
 8005466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005468:	4618      	mov	r0, r3
 800546a:	3728      	adds	r7, #40	@ 0x28
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	20000004 	.word	0x20000004

08005474 <stm32_irq_global_enable>:
 * @brief Enable all interrupts
 * @param desc - Interrupt controller descriptor.
 * @return 0
 */
int32_t stm32_irq_global_enable(struct no_os_irq_ctrl_desc *desc)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800547c:	b662      	cpsie	i
}
 800547e:	bf00      	nop
	__enable_irq();

	return 0;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <stm32_irq_global_disable>:
 * @brief Disable all interrupts
 * @param desc - Interrupt controller descriptor.
 * @return 0
 */
int32_t stm32_irq_global_disable(struct no_os_irq_ctrl_desc *desc)
{
 800548e:	b480      	push	{r7}
 8005490:	b083      	sub	sp, #12
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8005496:	b672      	cpsid	i
}
 8005498:	bf00      	nop
	__disable_irq();

	return 0;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <stm32_irq_enable>:
 * @param desc - Interrupt controller descriptor.
 * @param irq_id - Interrupt identifier
 * @return 0 in case of success, errno error codes otherwise.
 */
int32_t stm32_irq_enable(struct no_os_irq_ctrl_desc *desc, uint32_t irq_id)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]
	NVIC_EnableIRQ(irq_id);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	b25b      	sxtb	r3, r3
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7ff fabc 	bl	8004a34 <__NVIC_EnableIRQ>

	return 0;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3708      	adds	r7, #8
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <stm32_irq_disable>:
 * @param desc - Interrupt controller descriptor.
 * @param irq_id - Interrupt identifier
 * @return 0 in case of success, -EINVAL otherwise.
 */
int32_t stm32_irq_disable(struct no_os_irq_ctrl_desc *desc, uint32_t irq_id)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b082      	sub	sp, #8
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
 80054ce:	6039      	str	r1, [r7, #0]
	NVIC_DisableIRQ(irq_id);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	b25b      	sxtb	r3, r3
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7ff facb 	bl	8004a70 <__NVIC_DisableIRQ>

	return 0;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <stm32_irq_set_priority>:
 * @return 0
 */
static int32_t stm32_irq_set_priority(struct no_os_irq_ctrl_desc *desc,
				      uint32_t irq_id,
				      uint32_t priority_level)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
	HAL_NVIC_SetPriority(irq_id, priority_level, 0);
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	b25b      	sxtb	r3, r3
 80054f4:	2200      	movs	r2, #0
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f001 f920 	bl	800673e <HAL_NVIC_SetPriority>

	return 0;
 80054fe:	2300      	movs	r3, #0
}
 8005500:	4618      	mov	r0, r3
 8005502:	3710      	adds	r7, #16
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <stm32_spi_config>:
#ifdef HAL_TIM_MODULE_ENABLED
#include "no_os_pwm.h"
#endif

static int stm32_spi_config(struct no_os_spi_desc *desc)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
	int ret;
	uint32_t prescaler = 0u;
 8005510:	2300      	movs	r3, #0
 8005512:	61bb      	str	r3, [r7, #24]
	SPI_TypeDef *base = NULL;
 8005514:	2300      	movs	r3, #0
 8005516:	617b      	str	r3, [r7, #20]
	struct stm32_spi_desc *sdesc = desc->extra;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	613b      	str	r3, [r7, #16]

	/* automatically select prescaler based on max_speed_hz */
	if (desc->max_speed_hz != 0u) {
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	2b00      	cmp	r3, #0
 8005524:	f000 80b3 	beq.w	800568e <stm32_spi_config+0x186>
		uint32_t div = sdesc->input_clock / desc->max_speed_hz;
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	fbb2 f3f3 	udiv	r3, r2, r3
 8005536:	60fb      	str	r3, [r7, #12]

		switch (div) {
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2b40      	cmp	r3, #64	@ 0x40
 800553c:	f200 808a 	bhi.w	8005654 <stm32_spi_config+0x14c>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2b40      	cmp	r3, #64	@ 0x40
 8005544:	f200 80a0 	bhi.w	8005688 <stm32_spi_config+0x180>
 8005548:	a201      	add	r2, pc, #4	@ (adr r2, 8005550 <stm32_spi_config+0x48>)
 800554a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554e:	bf00      	nop
 8005550:	0800565f 	.word	0x0800565f
 8005554:	0800565f 	.word	0x0800565f
 8005558:	0800565f 	.word	0x0800565f
 800555c:	08005665 	.word	0x08005665
 8005560:	08005665 	.word	0x08005665
 8005564:	0800566b 	.word	0x0800566b
 8005568:	0800566b 	.word	0x0800566b
 800556c:	0800566b 	.word	0x0800566b
 8005570:	0800566b 	.word	0x0800566b
 8005574:	08005671 	.word	0x08005671
 8005578:	08005671 	.word	0x08005671
 800557c:	08005671 	.word	0x08005671
 8005580:	08005671 	.word	0x08005671
 8005584:	08005671 	.word	0x08005671
 8005588:	08005671 	.word	0x08005671
 800558c:	08005671 	.word	0x08005671
 8005590:	08005671 	.word	0x08005671
 8005594:	08005677 	.word	0x08005677
 8005598:	08005677 	.word	0x08005677
 800559c:	08005677 	.word	0x08005677
 80055a0:	08005677 	.word	0x08005677
 80055a4:	08005677 	.word	0x08005677
 80055a8:	08005677 	.word	0x08005677
 80055ac:	08005677 	.word	0x08005677
 80055b0:	08005677 	.word	0x08005677
 80055b4:	08005677 	.word	0x08005677
 80055b8:	08005677 	.word	0x08005677
 80055bc:	08005677 	.word	0x08005677
 80055c0:	08005677 	.word	0x08005677
 80055c4:	08005677 	.word	0x08005677
 80055c8:	08005677 	.word	0x08005677
 80055cc:	08005677 	.word	0x08005677
 80055d0:	08005677 	.word	0x08005677
 80055d4:	0800567d 	.word	0x0800567d
 80055d8:	0800567d 	.word	0x0800567d
 80055dc:	0800567d 	.word	0x0800567d
 80055e0:	0800567d 	.word	0x0800567d
 80055e4:	0800567d 	.word	0x0800567d
 80055e8:	0800567d 	.word	0x0800567d
 80055ec:	0800567d 	.word	0x0800567d
 80055f0:	0800567d 	.word	0x0800567d
 80055f4:	0800567d 	.word	0x0800567d
 80055f8:	0800567d 	.word	0x0800567d
 80055fc:	0800567d 	.word	0x0800567d
 8005600:	0800567d 	.word	0x0800567d
 8005604:	0800567d 	.word	0x0800567d
 8005608:	0800567d 	.word	0x0800567d
 800560c:	0800567d 	.word	0x0800567d
 8005610:	0800567d 	.word	0x0800567d
 8005614:	0800567d 	.word	0x0800567d
 8005618:	0800567d 	.word	0x0800567d
 800561c:	0800567d 	.word	0x0800567d
 8005620:	0800567d 	.word	0x0800567d
 8005624:	0800567d 	.word	0x0800567d
 8005628:	0800567d 	.word	0x0800567d
 800562c:	0800567d 	.word	0x0800567d
 8005630:	0800567d 	.word	0x0800567d
 8005634:	0800567d 	.word	0x0800567d
 8005638:	0800567d 	.word	0x0800567d
 800563c:	0800567d 	.word	0x0800567d
 8005640:	0800567d 	.word	0x0800567d
 8005644:	0800567d 	.word	0x0800567d
 8005648:	0800567d 	.word	0x0800567d
 800564c:	0800567d 	.word	0x0800567d
 8005650:	0800567d 	.word	0x0800567d
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	3b41      	subs	r3, #65	@ 0x41
 8005658:	2b3f      	cmp	r3, #63	@ 0x3f
 800565a:	d815      	bhi.n	8005688 <stm32_spi_config+0x180>
 800565c:	e011      	b.n	8005682 <stm32_spi_config+0x17a>
		case 0 ... 2:
			prescaler = SPI_BAUDRATEPRESCALER_2;
 800565e:	2300      	movs	r3, #0
 8005660:	61bb      	str	r3, [r7, #24]
			break;
 8005662:	e016      	b.n	8005692 <stm32_spi_config+0x18a>
		case 3 ... 4:
			prescaler = SPI_BAUDRATEPRESCALER_4;
 8005664:	2308      	movs	r3, #8
 8005666:	61bb      	str	r3, [r7, #24]
			break;
 8005668:	e013      	b.n	8005692 <stm32_spi_config+0x18a>
		case 5 ... 8:
			prescaler = SPI_BAUDRATEPRESCALER_8;
 800566a:	2310      	movs	r3, #16
 800566c:	61bb      	str	r3, [r7, #24]
			break;
 800566e:	e010      	b.n	8005692 <stm32_spi_config+0x18a>
		case 9 ... 16:
			prescaler = SPI_BAUDRATEPRESCALER_16;
 8005670:	2318      	movs	r3, #24
 8005672:	61bb      	str	r3, [r7, #24]
			break;
 8005674:	e00d      	b.n	8005692 <stm32_spi_config+0x18a>
		case 17 ... 32:
			prescaler = SPI_BAUDRATEPRESCALER_32;
 8005676:	2320      	movs	r3, #32
 8005678:	61bb      	str	r3, [r7, #24]
			break;
 800567a:	e00a      	b.n	8005692 <stm32_spi_config+0x18a>
		case 33 ... 64:
			prescaler = SPI_BAUDRATEPRESCALER_64;
 800567c:	2328      	movs	r3, #40	@ 0x28
 800567e:	61bb      	str	r3, [r7, #24]
			break;
 8005680:	e007      	b.n	8005692 <stm32_spi_config+0x18a>
		case 65 ... 128:
			prescaler = SPI_BAUDRATEPRESCALER_128;
 8005682:	2330      	movs	r3, #48	@ 0x30
 8005684:	61bb      	str	r3, [r7, #24]
			break;
 8005686:	e004      	b.n	8005692 <stm32_spi_config+0x18a>
		default:
			prescaler = SPI_BAUDRATEPRESCALER_256;
 8005688:	2338      	movs	r3, #56	@ 0x38
 800568a:	61bb      	str	r3, [r7, #24]
			break;
 800568c:	e001      	b.n	8005692 <stm32_spi_config+0x18a>
		}
	} else
		prescaler = SPI_BAUDRATEPRESCALER_64;
 800568e:	2328      	movs	r3, #40	@ 0x28
 8005690:	61bb      	str	r3, [r7, #24]

	switch (desc->device_id) {
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	3b01      	subs	r3, #1
 8005698:	2b03      	cmp	r3, #3
 800569a:	d817      	bhi.n	80056cc <stm32_spi_config+0x1c4>
 800569c:	a201      	add	r2, pc, #4	@ (adr r2, 80056a4 <stm32_spi_config+0x19c>)
 800569e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a2:	bf00      	nop
 80056a4:	080056b5 	.word	0x080056b5
 80056a8:	080056bb 	.word	0x080056bb
 80056ac:	080056c1 	.word	0x080056c1
 80056b0:	080056c7 	.word	0x080056c7
#if defined(SPI1)
	case 1:
		base = SPI1;
 80056b4:	4b2e      	ldr	r3, [pc, #184]	@ (8005770 <stm32_spi_config+0x268>)
 80056b6:	617b      	str	r3, [r7, #20]
		break;
 80056b8:	e00c      	b.n	80056d4 <stm32_spi_config+0x1cc>
#endif
#if defined(SPI2)
	case 2:
		base = SPI2;
 80056ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005774 <stm32_spi_config+0x26c>)
 80056bc:	617b      	str	r3, [r7, #20]
		break;
 80056be:	e009      	b.n	80056d4 <stm32_spi_config+0x1cc>
#endif
#if defined(SPI3)
	case 3:
		base = SPI3;
 80056c0:	4b2d      	ldr	r3, [pc, #180]	@ (8005778 <stm32_spi_config+0x270>)
 80056c2:	617b      	str	r3, [r7, #20]
		break;
 80056c4:	e006      	b.n	80056d4 <stm32_spi_config+0x1cc>
#endif
		break;
#if defined(SPI4)
	case 4:
		base = SPI4;
 80056c6:	4b2d      	ldr	r3, [pc, #180]	@ (800577c <stm32_spi_config+0x274>)
 80056c8:	617b      	str	r3, [r7, #20]
		break;
 80056ca:	e003      	b.n	80056d4 <stm32_spi_config+0x1cc>
	case 6:
		base = SPI6;
		break;
#endif
	default:
		ret = -EINVAL;
 80056cc:	f06f 0315 	mvn.w	r3, #21
 80056d0:	61fb      	str	r3, [r7, #28]
		goto error;
 80056d2:	e048      	b.n	8005766 <stm32_spi_config+0x25e>
	};
	sdesc->hspi.Instance = base;
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	601a      	str	r2, [r3, #0]
	sdesc->hspi.Init.Mode = SPI_MODE_MASTER;
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80056e0:	605a      	str	r2, [r3, #4]
	sdesc->hspi.Init.Direction = SPI_DIRECTION_2LINES;
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	2200      	movs	r2, #0
 80056e6:	609a      	str	r2, [r3, #8]
	sdesc->hspi.Init.DataSize = SPI_DATASIZE_8BIT;
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	2200      	movs	r2, #0
 80056ec:	60da      	str	r2, [r3, #12]
	sdesc->hspi.Init.CLKPolarity = desc->mode & NO_OS_SPI_CPOL ?
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	7b5b      	ldrb	r3, [r3, #13]
				       SPI_POLARITY_HIGH :
 80056f2:	f003 0202 	and.w	r2, r3, #2
	sdesc->hspi.Init.CLKPolarity = desc->mode & NO_OS_SPI_CPOL ?
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	611a      	str	r2, [r3, #16]
				       SPI_POLARITY_LOW;
	sdesc->hspi.Init.CLKPhase = desc->mode & NO_OS_SPI_CPHA ? SPI_PHASE_2EDGE :
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	7b5b      	ldrb	r3, [r3, #13]
 80056fe:	f003 0201 	and.w	r2, r3, #1
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	615a      	str	r2, [r3, #20]
				    SPI_PHASE_1EDGE;
	sdesc->hspi.Init.NSS = SPI_NSS_SOFT;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800570c:	619a      	str	r2, [r3, #24]
	sdesc->hspi.Init.BaudRatePrescaler = prescaler;
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	61da      	str	r2, [r3, #28]
	sdesc->hspi.Init.FirstBit = desc->bit_order ? SPI_FIRSTBIT_LSB :
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	7b9b      	ldrb	r3, [r3, #14]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d001      	beq.n	8005720 <stm32_spi_config+0x218>
 800571c:	2280      	movs	r2, #128	@ 0x80
 800571e:	e000      	b.n	8005722 <stm32_spi_config+0x21a>
 8005720:	2200      	movs	r2, #0
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	621a      	str	r2, [r3, #32]
				    SPI_FIRSTBIT_MSB;
	sdesc->hspi.Init.TIMode = SPI_TIMODE_DISABLE;
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	2200      	movs	r2, #0
 800572a:	625a      	str	r2, [r3, #36]	@ 0x24
	sdesc->hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	2200      	movs	r2, #0
 8005730:	629a      	str	r2, [r3, #40]	@ 0x28
	sdesc->hspi.Init.CRCPolynomial = 10;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	220a      	movs	r2, #10
 8005736:	62da      	str	r2, [r3, #44]	@ 0x2c
	ret = HAL_SPI_Init(&sdesc->hspi);
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	4618      	mov	r0, r3
 800573c:	f002 fb0c 	bl	8007d58 <HAL_SPI_Init>
 8005740:	4603      	mov	r3, r0
 8005742:	61fb      	str	r3, [r7, #28]
	if (ret != HAL_OK) {
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <stm32_spi_config+0x24a>
		ret = -EIO;
 800574a:	f06f 0304 	mvn.w	r3, #4
 800574e:	61fb      	str	r3, [r7, #28]
		goto error;
 8005750:	e009      	b.n	8005766 <stm32_spi_config+0x25e>
	}
#ifdef SPI_SR_TXE
	__HAL_SPI_ENABLE(&sdesc->hspi);
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005760:	601a      	str	r2, [r3, #0]
#endif
	return 0;
 8005762:	2300      	movs	r3, #0
 8005764:	e000      	b.n	8005768 <stm32_spi_config+0x260>
error:
	return ret;
 8005766:	69fb      	ldr	r3, [r7, #28]
}
 8005768:	4618      	mov	r0, r3
 800576a:	3720      	adds	r7, #32
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	40013000 	.word	0x40013000
 8005774:	40003800 	.word	0x40003800
 8005778:	40003c00 	.word	0x40003c00
 800577c:	40013400 	.word	0x40013400

08005780 <stm32_spi_init>:
 * @param param - The structure that contains the SPI parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_init(struct no_os_spi_desc **desc,
		       const struct no_os_spi_init_param *param)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b08e      	sub	sp, #56	@ 0x38
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
	int32_t ret;
	struct no_os_spi_desc	*spi_desc;

	if (!desc || !param)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d002      	beq.n	8005796 <stm32_spi_init+0x16>
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d102      	bne.n	800579c <stm32_spi_init+0x1c>
		return -EINVAL;
 8005796:	f06f 0315 	mvn.w	r3, #21
 800579a:	e081      	b.n	80058a0 <stm32_spi_init+0x120>

	spi_desc = (struct no_os_spi_desc *)no_os_calloc(1, sizeof(*spi_desc));
 800579c:	2124      	movs	r1, #36	@ 0x24
 800579e:	2001      	movs	r0, #1
 80057a0:	f7fd f9a0 	bl	8002ae4 <no_os_calloc>
 80057a4:	6338      	str	r0, [r7, #48]	@ 0x30
	if (!spi_desc)
 80057a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d102      	bne.n	80057b2 <stm32_spi_init+0x32>
		return -ENOMEM;
 80057ac:	f06f 030b 	mvn.w	r3, #11
 80057b0:	e076      	b.n	80058a0 <stm32_spi_init+0x120>
	struct stm32_spi_desc *sdesc;
	struct stm32_spi_init_param *sinit;
	struct no_os_gpio_init_param csip;
	struct stm32_gpio_init_param csip_extra;

	sdesc = (struct stm32_spi_desc*)no_os_calloc(1,sizeof(struct stm32_spi_desc));
 80057b2:	2198      	movs	r1, #152	@ 0x98
 80057b4:	2001      	movs	r0, #1
 80057b6:	f7fd f995 	bl	8002ae4 <no_os_calloc>
 80057ba:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (!sdesc) {
 80057bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d103      	bne.n	80057ca <stm32_spi_init+0x4a>
		ret = -ENOMEM;
 80057c2:	f06f 030b 	mvn.w	r3, #11
 80057c6:	637b      	str	r3, [r7, #52]	@ 0x34
		goto error;
 80057c8:	e05d      	b.n	8005886 <stm32_spi_init+0x106>
	}

	spi_desc->extra = sdesc;
 80057ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057ce:	61da      	str	r2, [r3, #28]
	sinit = param->extra;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	62bb      	str	r3, [r7, #40]	@ 0x28

	csip_extra.mode = GPIO_MODE_OUTPUT_PP;
 80057d6:	2301      	movs	r3, #1
 80057d8:	60bb      	str	r3, [r7, #8]
	csip_extra.speed = GPIO_SPEED_FREQ_LOW;
 80057da:	2300      	movs	r3, #0
 80057dc:	60fb      	str	r3, [r7, #12]
	csip.port = sinit->chip_select_port;
 80057de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	617b      	str	r3, [r7, #20]
	csip.number = param->chip_select;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	7a1b      	ldrb	r3, [r3, #8]
 80057e8:	61bb      	str	r3, [r7, #24]
	csip.pull = NO_OS_PULL_NONE;
 80057ea:	2300      	movs	r3, #0
 80057ec:	773b      	strb	r3, [r7, #28]
	csip.extra = &csip_extra;
 80057ee:	f107 0308 	add.w	r3, r7, #8
 80057f2:	627b      	str	r3, [r7, #36]	@ 0x24
	csip.platform_ops = &stm32_gpio_ops;
 80057f4:	4b2c      	ldr	r3, [pc, #176]	@ (80058a8 <stm32_spi_init+0x128>)
 80057f6:	623b      	str	r3, [r7, #32]
	ret = no_os_gpio_get(&sdesc->chip_select, &csip);
 80057f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057fa:	3384      	adds	r3, #132	@ 0x84
 80057fc:	f107 0214 	add.w	r2, r7, #20
 8005800:	4611      	mov	r1, r2
 8005802:	4618      	mov	r0, r3
 8005804:	f7fd fc24 	bl	8003050 <no_os_gpio_get>
 8005808:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 800580a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800580c:	2b00      	cmp	r3, #0
 800580e:	d135      	bne.n	800587c <stm32_spi_init+0xfc>
		goto error;

	ret = no_os_gpio_direction_output(sdesc->chip_select, NO_OS_GPIO_HIGH);
 8005810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005812:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005816:	2101      	movs	r1, #1
 8005818:	4618      	mov	r0, r3
 800581a:	f7fd fcc1 	bl	80031a0 <no_os_gpio_direction_output>
 800581e:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 8005820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005822:	2b00      	cmp	r3, #0
 8005824:	d12c      	bne.n	8005880 <stm32_spi_init+0x100>
		goto error;

	/* copy settings to device descriptor */
	spi_desc->device_id = param->device_id;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582c:	605a      	str	r2, [r3, #4]
	spi_desc->max_speed_hz = param->max_speed_hz;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005834:	609a      	str	r2, [r3, #8]
	spi_desc->mode = param->mode;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	7a5a      	ldrb	r2, [r3, #9]
 800583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583c:	735a      	strb	r2, [r3, #13]
	spi_desc->bit_order = param->bit_order;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	7a9a      	ldrb	r2, [r3, #10]
 8005842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005844:	739a      	strb	r2, [r3, #14]
	spi_desc->chip_select = param->chip_select;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	7a1a      	ldrb	r2, [r3, #8]
 800584a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584c:	731a      	strb	r2, [r3, #12]
	if (sinit->get_input_clock)
 800584e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d006      	beq.n	8005864 <stm32_spi_init+0xe4>
		sdesc->input_clock = sinit->get_input_clock();
 8005856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	4798      	blx	r3
 800585c:	4602      	mov	r2, r0
 800585e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005860:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

	ret = stm32_spi_config(spi_desc);
 8005864:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005866:	f7ff fe4f 	bl	8005508 <stm32_spi_config>
 800586a:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 800586c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800586e:	2b00      	cmp	r3, #0
 8005870:	d108      	bne.n	8005884 <stm32_spi_init+0x104>

//		spwm_desc->htimer.Instance->CNT = 0;
//	}
//#endif

	*desc = spi_desc;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005876:	601a      	str	r2, [r3, #0]

	return 0;
 8005878:	2300      	movs	r3, #0
 800587a:	e011      	b.n	80058a0 <stm32_spi_init+0x120>
		goto error;
 800587c:	bf00      	nop
 800587e:	e002      	b.n	8005886 <stm32_spi_init+0x106>
		goto error;
 8005880:	bf00      	nop
 8005882:	e000      	b.n	8005886 <stm32_spi_init+0x106>
		goto error;
 8005884:	bf00      	nop
error_pwm:
#ifdef HAL_TIM_MODULE_ENABLED
	no_os_free(sdesc->pwm_desc);
#endif
error:
	no_os_dma_remove(sdesc->dma_desc);
 8005886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800588c:	4618      	mov	r0, r3
 800588e:	f7fd fa6b 	bl	8002d68 <no_os_dma_remove>
	no_os_free(spi_desc);
 8005892:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005894:	f7fd f934 	bl	8002b00 <no_os_free>
	no_os_free(sdesc);
 8005898:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800589a:	f7fd f931 	bl	8002b00 <no_os_free>
	return ret;
 800589e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3738      	adds	r7, #56	@ 0x38
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	0800b074 	.word	0x0800b074

080058ac <stm32_spi_remove>:
 * @brief Free the resources allocated by no_os_spi_init().
 * @param desc - The SPI descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_remove(struct no_os_spi_desc *desc)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
	struct stm32_spi_desc *sdesc;

	if (!desc || !desc->extra)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <stm32_spi_remove+0x16>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d102      	bne.n	80058c8 <stm32_spi_remove+0x1c>
		return -EINVAL;
 80058c2:	f06f 0315 	mvn.w	r3, #21
 80058c6:	e029      	b.n	800591c <stm32_spi_remove+0x70>

	sdesc = desc->extra;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	69db      	ldr	r3, [r3, #28]
 80058cc:	60fb      	str	r3, [r7, #12]
#ifdef HAL_TIM_MODULE_ENABLED
	no_os_pwm_remove(sdesc->pwm_desc);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7fe fa7d 	bl	8003dd4 <no_os_pwm_remove>
#endif

	no_os_dma_remove(sdesc->dma_desc);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7fd fa41 	bl	8002d68 <no_os_dma_remove>

#ifdef SPI_SR_TXE
	__HAL_SPI_DISABLE(&sdesc->hspi);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058f4:	601a      	str	r2, [r3, #0]
#endif
	HAL_SPI_DeInit(&sdesc->hspi);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f002 fae9 	bl	8007ed0 <HAL_SPI_DeInit>
	no_os_gpio_remove(sdesc->chip_select);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005904:	4618      	mov	r0, r3
 8005906:	f7fd fc07 	bl	8003118 <no_os_gpio_remove>
	no_os_free(desc->extra);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	4618      	mov	r0, r3
 8005910:	f7fd f8f6 	bl	8002b00 <no_os_free>
	no_os_free(desc);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f7fd f8f3 	bl	8002b00 <no_os_free>
	return 0;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <stm32_spi_transfer>:
 * @return 0 in case of success, errno codes otherwise.
 */
int32_t stm32_spi_transfer(struct no_os_spi_desc *desc,
			   struct no_os_spi_msg *msgs,
			   uint32_t len)
{
 8005924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005928:	b08e      	sub	sp, #56	@ 0x38
 800592a:	af00      	add	r7, sp, #0
 800592c:	60f8      	str	r0, [r7, #12]
 800592e:	60b9      	str	r1, [r7, #8]
 8005930:	607a      	str	r2, [r7, #4]
	struct stm32_spi_desc *sdesc;
	struct stm32_gpio_desc *gdesc;
	uint64_t slave_id;
	static uint64_t last_slave_id;
	int ret = 0;
 8005932:	2300      	movs	r3, #0
 8005934:	637b      	str	r3, [r7, #52]	@ 0x34

	if (!desc || !desc->extra || !msgs)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d006      	beq.n	800594a <stm32_spi_transfer+0x26>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	69db      	ldr	r3, [r3, #28]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <stm32_spi_transfer+0x26>
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d102      	bne.n	8005950 <stm32_spi_transfer+0x2c>
		return -EINVAL;
 800594a:	f06f 0315 	mvn.w	r3, #21
 800594e:	e150      	b.n	8005bf2 <stm32_spi_transfer+0x2ce>

	sdesc = desc->extra;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	627b      	str	r3, [r7, #36]	@ 0x24
	gdesc = sdesc->chip_select->extra;
 8005956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005958:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	623b      	str	r3, [r7, #32]
#ifdef SPI_SR_TXE
	uint32_t tx_cnt = 0;
 8005960:	2300      	movs	r3, #0
 8005962:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t rx_cnt = 0;
 8005964:	2300      	movs	r3, #0
 8005966:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_TypeDef * SPIx = sdesc->hspi.Instance;
 8005968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	61fb      	str	r3, [r7, #28]


	// Compute a slave ID based on SPI instance and chip select.
	// If it did not change since last call to stm32_spi_write_and_read,
	// no need to reconfigure SPI. Otherwise, reconfigure it.
	slave_id = ((uint64_t)(uintptr_t)sdesc->hspi.Instance << 32) |
 800596e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	461a      	mov	r2, r3
 8005974:	2300      	movs	r3, #0
 8005976:	4692      	mov	sl, r2
 8005978:	469b      	mov	fp, r3
 800597a:	f04f 0200 	mov.w	r2, #0
 800597e:	f04f 0300 	mov.w	r3, #0
 8005982:	4653      	mov	r3, sl
 8005984:	2200      	movs	r2, #0
		   sdesc->chip_select->number;
 8005986:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005988:	f8d1 1084 	ldr.w	r1, [r1, #132]	@ 0x84
 800598c:	6849      	ldr	r1, [r1, #4]
 800598e:	17c8      	asrs	r0, r1, #31
 8005990:	460c      	mov	r4, r1
 8005992:	4605      	mov	r5, r0
	slave_id = ((uint64_t)(uintptr_t)sdesc->hspi.Instance << 32) |
 8005994:	ea42 0804 	orr.w	r8, r2, r4
 8005998:	ea43 0905 	orr.w	r9, r3, r5
 800599c:	e9c7 8904 	strd	r8, r9, [r7, #16]
	if (slave_id != last_slave_id) {
 80059a0:	4b96      	ldr	r3, [pc, #600]	@ (8005bfc <stm32_spi_transfer+0x2d8>)
 80059a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80059aa:	4299      	cmp	r1, r3
 80059ac:	bf08      	it	eq
 80059ae:	4290      	cmpeq	r0, r2
 80059b0:	d00d      	beq.n	80059ce <stm32_spi_transfer+0xaa>
		last_slave_id = slave_id;
 80059b2:	4992      	ldr	r1, [pc, #584]	@ (8005bfc <stm32_spi_transfer+0x2d8>)
 80059b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80059b8:	e9c1 2300 	strd	r2, r3, [r1]
		ret = stm32_spi_config(desc);
 80059bc:	68f8      	ldr	r0, [r7, #12]
 80059be:	f7ff fda3 	bl	8005508 <stm32_spi_config>
 80059c2:	6378      	str	r0, [r7, #52]	@ 0x34
		if (ret)
 80059c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d001      	beq.n	80059ce <stm32_spi_transfer+0xaa>
			return ret;
 80059ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059cc:	e111      	b.n	8005bf2 <stm32_spi_transfer+0x2ce>
	}

	for (uint32_t i = 0; i < len; i++) {
 80059ce:	2300      	movs	r3, #0
 80059d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059d2:	e108      	b.n	8005be6 <stm32_spi_transfer+0x2c2>

		if (!msgs[i].tx_buff && !msgs[i].rx_buff)
 80059d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059d6:	4613      	mov	r3, r2
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	461a      	mov	r2, r3
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	4413      	add	r3, r2
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10d      	bne.n	8005a06 <stm32_spi_transfer+0xe2>
 80059ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059ec:	4613      	mov	r3, r2
 80059ee:	00db      	lsls	r3, r3, #3
 80059f0:	1a9b      	subs	r3, r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	461a      	mov	r2, r3
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	4413      	add	r3, r2
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d102      	bne.n	8005a06 <stm32_spi_transfer+0xe2>
			return -EINVAL;
 8005a00:	f06f 0315 	mvn.w	r3, #21
 8005a04:	e0f5      	b.n	8005bf2 <stm32_spi_transfer+0x2ce>

		/* Assert CS */
		gdesc->port->BSRR = NO_OS_BIT(sdesc->chip_select->number) << 16;
 8005a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	fa02 f303 	lsl.w	r3, r2, r3
 8005a14:	041a      	lsls	r2, r3, #16
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	619a      	str	r2, [r3, #24]

		if(msgs[i].cs_delay_first)
 8005a1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a1e:	4613      	mov	r3, r2
 8005a20:	00db      	lsls	r3, r3, #3
 8005a22:	1a9b      	subs	r3, r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	461a      	mov	r2, r3
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	4413      	add	r3, r2
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00b      	beq.n	8005a4a <stm32_spi_transfer+0x126>
			no_os_udelay(msgs[i].cs_delay_first);
 8005a32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a34:	4613      	mov	r3, r2
 8005a36:	00db      	lsls	r3, r3, #3
 8005a38:	1a9b      	subs	r3, r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	4413      	add	r3, r2
 8005a42:	695b      	ldr	r3, [r3, #20]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fe fb89 	bl	800415c <no_os_udelay>
				ret = -ETIMEDOUT;
			else
				ret = -EIO;
		}
#else
		rx_cnt = 0;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		tx_cnt = 0;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	633b      	str	r3, [r7, #48]	@ 0x30

		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 8005a52:	e050      	b.n	8005af6 <stm32_spi_transfer+0x1d2>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
			while(!(SPIx->SR & SPI_SR_TXE))
 8005a54:	bf00      	nop
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f003 0302 	and.w	r3, r3, #2
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d0f9      	beq.n	8005a56 <stm32_spi_transfer+0x132>
				;
			if (msgs[i].tx_buff)
 8005a62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a64:	4613      	mov	r3, r2
 8005a66:	00db      	lsls	r3, r3, #3
 8005a68:	1a9b      	subs	r3, r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	4413      	add	r3, r2
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d011      	beq.n	8005a9c <stm32_spi_transfer+0x178>
				*(volatile uint8_t *)&SPIx->DR = msgs[i].tx_buff[tx_cnt++];
 8005a78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	00db      	lsls	r3, r3, #3
 8005a7e:	1a9b      	subs	r3, r3, r2
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	461a      	mov	r2, r3
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	4413      	add	r3, r2
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8c:	1c59      	adds	r1, r3, #1
 8005a8e:	6339      	str	r1, [r7, #48]	@ 0x30
 8005a90:	441a      	add	r2, r3
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	330c      	adds	r3, #12
 8005a96:	7812      	ldrb	r2, [r2, #0]
 8005a98:	701a      	strb	r2, [r3, #0]
 8005a9a:	e003      	b.n	8005aa4 <stm32_spi_transfer+0x180>
			else
				*(volatile uint8_t *)&SPIx->DR = 0;
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	330c      	adds	r3, #12
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	701a      	strb	r2, [r3, #0]

			while(!(SPIx->SR & SPI_SR_RXNE))
 8005aa4:	bf00      	nop
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d0f9      	beq.n	8005aa6 <stm32_spi_transfer+0x182>
				;
			if (msgs[i].rx_buff)
 8005ab2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	00db      	lsls	r3, r3, #3
 8005ab8:	1a9b      	subs	r3, r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	461a      	mov	r2, r3
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d013      	beq.n	8005af0 <stm32_spi_transfer+0x1cc>
				msgs[i].rx_buff[rx_cnt++] = *(volatile uint8_t *)&SPIx->DR;
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	f103 010c 	add.w	r1, r3, #12
 8005ace:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	00db      	lsls	r3, r3, #3
 8005ad4:	1a9b      	subs	r3, r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	461a      	mov	r2, r3
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	4413      	add	r3, r2
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae2:	1c58      	adds	r0, r3, #1
 8005ae4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8005ae6:	4413      	add	r3, r2
 8005ae8:	780a      	ldrb	r2, [r1, #0]
 8005aea:	b2d2      	uxtb	r2, r2
 8005aec:	701a      	strb	r2, [r3, #0]
 8005aee:	e002      	b.n	8005af6 <stm32_spi_transfer+0x1d2>
			else
				(void)*(volatile uint8_t *)&SPIx->DR;
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	330c      	adds	r3, #12
 8005af4:	781b      	ldrb	r3, [r3, #0]
		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 8005af6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005af8:	4613      	mov	r3, r2
 8005afa:	00db      	lsls	r3, r3, #3
 8005afc:	1a9b      	subs	r3, r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	461a      	mov	r2, r3
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	4413      	add	r3, r2
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d00b      	beq.n	8005b24 <stm32_spi_transfer+0x200>
 8005b0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b0e:	4613      	mov	r3, r2
 8005b10:	00db      	lsls	r3, r3, #3
 8005b12:	1a9b      	subs	r3, r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	461a      	mov	r2, r3
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d397      	bcc.n	8005a54 <stm32_spi_transfer+0x130>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
 8005b24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b26:	4613      	mov	r3, r2
 8005b28:	00db      	lsls	r3, r3, #3
 8005b2a:	1a9b      	subs	r3, r3, r2
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	461a      	mov	r2, r3
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	4413      	add	r3, r2
 8005b34:	681b      	ldr	r3, [r3, #0]
		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00b      	beq.n	8005b52 <stm32_spi_transfer+0x22e>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
 8005b3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	00db      	lsls	r3, r3, #3
 8005b40:	1a9b      	subs	r3, r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	461a      	mov	r2, r3
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	4413      	add	r3, r2
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d380      	bcc.n	8005a54 <stm32_spi_transfer+0x130>
		}

#endif

		if(msgs[i].cs_delay_last)
 8005b52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b54:	4613      	mov	r3, r2
 8005b56:	00db      	lsls	r3, r3, #3
 8005b58:	1a9b      	subs	r3, r3, r2
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	4413      	add	r3, r2
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d00b      	beq.n	8005b80 <stm32_spi_transfer+0x25c>
			no_os_udelay(msgs[i].cs_delay_last);
 8005b68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	00db      	lsls	r3, r3, #3
 8005b6e:	1a9b      	subs	r3, r3, r2
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	461a      	mov	r2, r3
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	4413      	add	r3, r2
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fe faee 	bl	800415c <no_os_udelay>

		if (msgs[i].cs_change)
 8005b80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b82:	4613      	mov	r3, r2
 8005b84:	00db      	lsls	r3, r3, #3
 8005b86:	1a9b      	subs	r3, r3, r2
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	4413      	add	r3, r2
 8005b90:	7b1b      	ldrb	r3, [r3, #12]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d008      	beq.n	8005ba8 <stm32_spi_transfer+0x284>
			/* De-assert CS */
			gdesc->port->BSRR = NO_OS_BIT(sdesc->chip_select->number);
 8005b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	409a      	lsls	r2, r3
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	619a      	str	r2, [r3, #24]

		if(msgs[i].cs_change_delay)
 8005ba8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005baa:	4613      	mov	r3, r2
 8005bac:	00db      	lsls	r3, r3, #3
 8005bae:	1a9b      	subs	r3, r3, r2
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00b      	beq.n	8005bd6 <stm32_spi_transfer+0x2b2>
			no_os_udelay(msgs[i].cs_change_delay);
 8005bbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	00db      	lsls	r3, r3, #3
 8005bc4:	1a9b      	subs	r3, r3, r2
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	461a      	mov	r2, r3
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	4413      	add	r3, r2
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7fe fac3 	bl	800415c <no_os_udelay>

		if (ret)
 8005bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <stm32_spi_transfer+0x2bc>
			return ret;
 8005bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bde:	e008      	b.n	8005bf2 <stm32_spi_transfer+0x2ce>
	for (uint32_t i = 0; i < len; i++) {
 8005be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be2:	3301      	adds	r3, #1
 8005be4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005be6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	f4ff aef2 	bcc.w	80059d4 <stm32_spi_transfer+0xb0>
	}

	return 0;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3738      	adds	r7, #56	@ 0x38
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bfc:	20000600 	.word	0x20000600

08005c00 <stm32_spi_write_and_read>:
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_write_and_read(struct no_os_spi_desc *desc,
				 uint8_t *data,
				 uint16_t bytes_number)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b08c      	sub	sp, #48	@ 0x30
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	80fb      	strh	r3, [r7, #6]
	struct no_os_spi_msg msg = {
 8005c0e:	f107 0314 	add.w	r3, r7, #20
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	605a      	str	r2, [r3, #4]
 8005c18:	609a      	str	r2, [r3, #8]
 8005c1a:	60da      	str	r2, [r3, #12]
 8005c1c:	611a      	str	r2, [r3, #16]
 8005c1e:	615a      	str	r2, [r3, #20]
 8005c20:	619a      	str	r2, [r3, #24]
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	617b      	str	r3, [r7, #20]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	61bb      	str	r3, [r7, #24]
 8005c2a:	88fb      	ldrh	r3, [r7, #6]
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	2301      	movs	r3, #1
 8005c30:	f887 3020 	strb.w	r3, [r7, #32]
		.cs_change = true,
		.rx_buff = data,
		.tx_buff = data,
	};

	if (!desc || !desc->extra || !data)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d006      	beq.n	8005c48 <stm32_spi_write_and_read+0x48>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	69db      	ldr	r3, [r3, #28]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <stm32_spi_write_and_read+0x48>
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d102      	bne.n	8005c4e <stm32_spi_write_and_read+0x4e>
		return -EINVAL;
 8005c48:	f06f 0315 	mvn.w	r3, #21
 8005c4c:	e00c      	b.n	8005c68 <stm32_spi_write_and_read+0x68>

	if (!bytes_number)
 8005c4e:	88fb      	ldrh	r3, [r7, #6]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <stm32_spi_write_and_read+0x58>
		return 0;
 8005c54:	2300      	movs	r3, #0
 8005c56:	e007      	b.n	8005c68 <stm32_spi_write_and_read+0x68>

	return stm32_spi_transfer(desc, &msg, 1);
 8005c58:	f107 0314 	add.w	r3, r7, #20
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	4619      	mov	r1, r3
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f7ff fe5f 	bl	8005924 <stm32_spi_transfer>
 8005c66:	4603      	mov	r3, r0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3730      	adds	r7, #48	@ 0x30
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <stm32_config_dma_and_start>:
int32_t stm32_config_dma_and_start(struct no_os_spi_desc* desc,
				   struct no_os_spi_msg* msgs,
				   uint32_t len,
				   void (*callback)(void*),
				   void* ctx, bool is_async)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b08e      	sub	sp, #56	@ 0x38
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	607a      	str	r2, [r7, #4]
 8005c7c:	603b      	str	r3, [r7, #0]
	struct stm32_spi_desc* sdesc = desc->extra;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	69db      	ldr	r3, [r3, #28]
 8005c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct no_os_dma_xfer_desc* rx_ch_xfer;
	struct no_os_dma_xfer_desc* tx_ch_xfer;
	struct no_os_dma_ch* tx_ch = sdesc->txdma_ch;
 8005c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct no_os_dma_ch* rx_ch = sdesc->rxdma_ch;
 8005c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c92:	627b      	str	r3, [r7, #36]	@ 0x24
	struct stm32_dma_channel* sdma_rx = rx_ch->extra;
 8005c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	623b      	str	r3, [r7, #32]
	struct stm32_dma_channel* sdma_tx = tx_ch->extra;
 8005c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	61fb      	str	r3, [r7, #28]
	SPI_TypeDef* SPIx = sdesc->hspi.Instance;
 8005ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	61bb      	str	r3, [r7, #24]
	int ret;
	uint8_t i;

	if (!desc || !msgs)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d002      	beq.n	8005cb2 <stm32_config_dma_and_start+0x42>
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d102      	bne.n	8005cb8 <stm32_config_dma_and_start+0x48>
		return -EINVAL;
 8005cb2:	f06f 0315 	mvn.w	r3, #21
 8005cb6:	e149      	b.n	8005f4c <stm32_config_dma_and_start+0x2dc>

	rx_ch_xfer = no_os_calloc(len, sizeof(*rx_ch_xfer));
 8005cb8:	2124      	movs	r1, #36	@ 0x24
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f7fc ff12 	bl	8002ae4 <no_os_calloc>
 8005cc0:	6178      	str	r0, [r7, #20]
	if (!rx_ch_xfer)
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d102      	bne.n	8005cce <stm32_config_dma_and_start+0x5e>
		return -ENOMEM;
 8005cc8:	f06f 030b 	mvn.w	r3, #11
 8005ccc:	e13e      	b.n	8005f4c <stm32_config_dma_and_start+0x2dc>

	tx_ch_xfer = no_os_calloc(len, sizeof(*tx_ch_xfer));
 8005cce:	2124      	movs	r1, #36	@ 0x24
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f7fc ff07 	bl	8002ae4 <no_os_calloc>
 8005cd6:	6138      	str	r0, [r7, #16]
	if (!tx_ch_xfer) {
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	f000 8131 	beq.w	8005f42 <stm32_config_dma_and_start+0x2d2>
		goto free_rx_ch_xfer;
	}

	for (i = 0; i < len; i++) {
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005ce6:	e0a0      	b.n	8005e2a <stm32_config_dma_and_start+0x1ba>
		tx_ch_xfer[i].src = msgs[i].tx_buff;
 8005ce8:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005cec:	4613      	mov	r3, r2
 8005cee:	00db      	lsls	r3, r3, #3
 8005cf0:	1a9b      	subs	r3, r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	1899      	adds	r1, r3, r2
 8005cfa:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005cfe:	4613      	mov	r3, r2
 8005d00:	00db      	lsls	r3, r3, #3
 8005d02:	4413      	add	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	461a      	mov	r2, r3
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	680a      	ldr	r2, [r1, #0]
 8005d0e:	601a      	str	r2, [r3, #0]
		tx_ch_xfer[i].dst = &(SPIx->DR);
 8005d10:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d14:	4613      	mov	r3, r2
 8005d16:	00db      	lsls	r3, r3, #3
 8005d18:	4413      	add	r3, r2
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	4413      	add	r3, r2
 8005d22:	69ba      	ldr	r2, [r7, #24]
 8005d24:	320c      	adds	r2, #12
 8005d26:	605a      	str	r2, [r3, #4]
		tx_ch_xfer[i].xfer_type = MEM_TO_DEV;
 8005d28:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	4413      	add	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	461a      	mov	r2, r3
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	4413      	add	r3, r2
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	731a      	strb	r2, [r3, #12]
		tx_ch_xfer[i].periph = NO_OS_DMA_IRQ;
 8005d3e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d42:	4613      	mov	r3, r2
 8005d44:	00db      	lsls	r3, r3, #3
 8005d46:	4413      	add	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	4413      	add	r3, r2
 8005d50:	2207      	movs	r2, #7
 8005d52:	771a      	strb	r2, [r3, #28]
		tx_ch_xfer[i].length = msgs[i].bytes_number;
 8005d54:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d58:	4613      	mov	r3, r2
 8005d5a:	00db      	lsls	r3, r3, #3
 8005d5c:	1a9b      	subs	r3, r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	461a      	mov	r2, r3
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	1899      	adds	r1, r3, r2
 8005d66:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	00db      	lsls	r3, r3, #3
 8005d6e:	4413      	add	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	461a      	mov	r2, r3
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	4413      	add	r3, r2
 8005d78:	688a      	ldr	r2, [r1, #8]
 8005d7a:	609a      	str	r2, [r3, #8]

		rx_ch_xfer[i].dst = msgs[i].rx_buff;
 8005d7c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d80:	4613      	mov	r3, r2
 8005d82:	00db      	lsls	r3, r3, #3
 8005d84:	1a9b      	subs	r3, r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	461a      	mov	r2, r3
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	1899      	adds	r1, r3, r2
 8005d8e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d92:	4613      	mov	r3, r2
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	4413      	add	r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	4413      	add	r3, r2
 8005da0:	684a      	ldr	r2, [r1, #4]
 8005da2:	605a      	str	r2, [r3, #4]
		rx_ch_xfer[i].src = &(SPIx->DR);
 8005da4:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005da8:	4613      	mov	r3, r2
 8005daa:	00db      	lsls	r3, r3, #3
 8005dac:	4413      	add	r3, r2
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	461a      	mov	r2, r3
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	4413      	add	r3, r2
 8005db6:	69ba      	ldr	r2, [r7, #24]
 8005db8:	320c      	adds	r2, #12
 8005dba:	601a      	str	r2, [r3, #0]
		rx_ch_xfer[i].periph = NO_OS_DMA_IRQ;
 8005dbc:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	4413      	add	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	461a      	mov	r2, r3
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	4413      	add	r3, r2
 8005dce:	2207      	movs	r2, #7
 8005dd0:	771a      	strb	r2, [r3, #28]
		rx_ch_xfer[i].xfer_type = DEV_TO_MEM;
 8005dd2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	4413      	add	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	461a      	mov	r2, r3
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	4413      	add	r3, r2
 8005de4:	2202      	movs	r2, #2
 8005de6:	731a      	strb	r2, [r3, #12]
		rx_ch_xfer[i].length = msgs[i].bytes_number;
 8005de8:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005dec:	4613      	mov	r3, r2
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	1a9b      	subs	r3, r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	461a      	mov	r2, r3
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	1899      	adds	r1, r3, r2
 8005dfa:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005dfe:	4613      	mov	r3, r2
 8005e00:	00db      	lsls	r3, r3, #3
 8005e02:	4413      	add	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	461a      	mov	r2, r3
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	688a      	ldr	r2, [r1, #8]
 8005e0e:	609a      	str	r2, [r3, #8]
		if (callback) {
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d004      	beq.n	8005e20 <stm32_config_dma_and_start+0x1b0>
			sdesc->dma_desc->sg_handler = callback;
 8005e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	621a      	str	r2, [r3, #32]
	for (i = 0; i < len; i++) {
 8005e20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005e24:	3301      	adds	r3, #1
 8005e26:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005e2a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	f63f af59 	bhi.w	8005ce8 <stm32_config_dma_and_start+0x78>
		}
	}

	rx_ch->id = sdma_rx->hdma;
 8005e36:	6a3b      	ldr	r3, [r7, #32]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3e:	601a      	str	r2, [r3, #0]
	rx_ch->sg_list = NULL;
 8005e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e42:	2200      	movs	r2, #0
 8005e44:	609a      	str	r2, [r3, #8]

	ret = no_os_dma_config_xfer(sdesc->dma_desc, rx_ch_xfer, len, rx_ch);
 8005e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e48:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8005e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6979      	ldr	r1, [r7, #20]
 8005e52:	f7fc ffd7 	bl	8002e04 <no_os_dma_config_xfer>
 8005e56:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 8005e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d164      	bne.n	8005f28 <stm32_config_dma_and_start+0x2b8>
		goto remove_dma;

	tx_ch->id = sdma_tx->hdma;
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e66:	601a      	str	r2, [r3, #0]
	tx_ch->sg_list = NULL;
 8005e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	609a      	str	r2, [r3, #8]

	ret = no_os_dma_config_xfer(sdesc->dma_desc, tx_ch_xfer, len, tx_ch);
 8005e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e70:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8005e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	6939      	ldr	r1, [r7, #16]
 8005e7a:	f7fc ffc3 	bl	8002e04 <no_os_dma_config_xfer>
 8005e7e:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 8005e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d152      	bne.n	8005f2c <stm32_config_dma_and_start+0x2bc>
		goto remove_dma;

	ret = no_os_dma_xfer_start(sdesc->dma_desc, tx_ch);
 8005e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7fd f85a 	bl	8002f48 <no_os_dma_xfer_start>
 8005e94:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 8005e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d131      	bne.n	8005f00 <stm32_config_dma_and_start+0x290>
		goto abort_transfer;

	ret = no_os_dma_xfer_start(sdesc->dma_desc, rx_ch);
 8005e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7fd f84f 	bl	8002f48 <no_os_dma_xfer_start>
 8005eaa:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 8005eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d128      	bne.n	8005f04 <stm32_config_dma_and_start+0x294>
		goto abort_transfer;

	if (tx_ch)
 8005eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d007      	beq.n	8005ec8 <stm32_config_dma_and_start+0x258>
		SET_BIT(sdesc->hspi.Instance->CR2, SPI_CR2_TXDMAEN);
 8005eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f042 0202 	orr.w	r2, r2, #2
 8005ec6:	605a      	str	r2, [r3, #4]

	if (rx_ch)
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d007      	beq.n	8005ede <stm32_config_dma_and_start+0x26e>
		SET_BIT(sdesc->hspi.Instance->CR2, SPI_CR2_RXDMAEN);
 8005ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f042 0201 	orr.w	r2, r2, #1
 8005edc:	605a      	str	r2, [r3, #4]

#ifdef HAL_TIM_MODULE_ENABLED
	if (sdesc->pwm_desc) {
 8005ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ee0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d009      	beq.n	8005efc <stm32_config_dma_and_start+0x28c>
		ret = no_os_pwm_enable(sdesc->pwm_desc);
 8005ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f7fd ff9e 	bl	8003e30 <no_os_pwm_enable>
 8005ef4:	6378      	str	r0, [r7, #52]	@ 0x34
		if (ret)
 8005ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d105      	bne.n	8005f08 <stm32_config_dma_and_start+0x298>
			goto abort_transfer;
	}
#endif

	return 0;
 8005efc:	2300      	movs	r3, #0
 8005efe:	e025      	b.n	8005f4c <stm32_config_dma_and_start+0x2dc>
		goto abort_transfer;
 8005f00:	bf00      	nop
 8005f02:	e002      	b.n	8005f0a <stm32_config_dma_and_start+0x29a>
		goto abort_transfer;
 8005f04:	bf00      	nop
 8005f06:	e000      	b.n	8005f0a <stm32_config_dma_and_start+0x29a>
			goto abort_transfer;
 8005f08:	bf00      	nop

abort_transfer:
	no_os_dma_xfer_abort(sdesc->dma_desc, tx_ch);
 8005f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fd f854 	bl	8002fc0 <no_os_dma_xfer_abort>
	no_os_dma_xfer_abort(sdesc->dma_desc, rx_ch);
 8005f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f1e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7fd f84d 	bl	8002fc0 <no_os_dma_xfer_abort>
 8005f26:	e002      	b.n	8005f2e <stm32_config_dma_and_start+0x2be>
		goto remove_dma;
 8005f28:	bf00      	nop
 8005f2a:	e000      	b.n	8005f2e <stm32_config_dma_and_start+0x2be>
		goto remove_dma;
 8005f2c:	bf00      	nop
remove_dma:
	no_os_dma_remove(sdesc->dma_desc);
 8005f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7fc ff17 	bl	8002d68 <no_os_dma_remove>
free_tx_ch_xfer:
	no_os_free(tx_ch_xfer);
 8005f3a:	6938      	ldr	r0, [r7, #16]
 8005f3c:	f7fc fde0 	bl	8002b00 <no_os_free>
 8005f40:	e000      	b.n	8005f44 <stm32_config_dma_and_start+0x2d4>
		goto free_rx_ch_xfer;
 8005f42:	bf00      	nop
free_rx_ch_xfer:
	no_os_free(rx_ch_xfer);
 8005f44:	6978      	ldr	r0, [r7, #20]
 8005f46:	f7fc fddb 	bl	8002b00 <no_os_free>

	return ret;
 8005f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3738      	adds	r7, #56	@ 0x38
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <stm32_spi_dma_transfer_async>:
int32_t stm32_spi_dma_transfer_async(struct no_os_spi_desc* desc,
				     struct no_os_spi_msg* msgs,
				     uint32_t len,
				     void (*callback)(void*),
				     void* ctx)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b086      	sub	sp, #24
 8005f58:	af02      	add	r7, sp, #8
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
 8005f60:	603b      	str	r3, [r7, #0]
	return stm32_config_dma_and_start(desc, msgs, len, callback, ctx, true);
 8005f62:	2301      	movs	r3, #1
 8005f64:	9301      	str	r3, [sp, #4]
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	68b9      	ldr	r1, [r7, #8]
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f7ff fe7d 	bl	8005c70 <stm32_config_dma_and_start>
 8005f76:	4603      	mov	r3, r0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f86:	2300      	movs	r3, #0
 8005f88:	607b      	str	r3, [r7, #4]
 8005f8a:	4b10      	ldr	r3, [pc, #64]	@ (8005fcc <HAL_MspInit+0x4c>)
 8005f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f8e:	4a0f      	ldr	r2, [pc, #60]	@ (8005fcc <HAL_MspInit+0x4c>)
 8005f90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8005f96:	4b0d      	ldr	r3, [pc, #52]	@ (8005fcc <HAL_MspInit+0x4c>)
 8005f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f9e:	607b      	str	r3, [r7, #4]
 8005fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	603b      	str	r3, [r7, #0]
 8005fa6:	4b09      	ldr	r3, [pc, #36]	@ (8005fcc <HAL_MspInit+0x4c>)
 8005fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005faa:	4a08      	ldr	r2, [pc, #32]	@ (8005fcc <HAL_MspInit+0x4c>)
 8005fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005fb2:	4b06      	ldr	r3, [pc, #24]	@ (8005fcc <HAL_MspInit+0x4c>)
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fba:	603b      	str	r3, [r7, #0]
 8005fbc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005fbe:	2007      	movs	r0, #7
 8005fc0:	f000 fbb2 	bl	8006728 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005fc4:	bf00      	nop
 8005fc6:	3708      	adds	r7, #8
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	40023800 	.word	0x40023800

08005fd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b08a      	sub	sp, #40	@ 0x28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fd8:	f107 0314 	add.w	r3, r7, #20
 8005fdc:	2200      	movs	r2, #0
 8005fde:	601a      	str	r2, [r3, #0]
 8005fe0:	605a      	str	r2, [r3, #4]
 8005fe2:	609a      	str	r2, [r3, #8]
 8005fe4:	60da      	str	r2, [r3, #12]
 8005fe6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a1d      	ldr	r2, [pc, #116]	@ (8006064 <HAL_SPI_MspInit+0x94>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d134      	bne.n	800605c <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	613b      	str	r3, [r7, #16]
 8005ff6:	4b1c      	ldr	r3, [pc, #112]	@ (8006068 <HAL_SPI_MspInit+0x98>)
 8005ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffa:	4a1b      	ldr	r2, [pc, #108]	@ (8006068 <HAL_SPI_MspInit+0x98>)
 8005ffc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006000:	6413      	str	r3, [r2, #64]	@ 0x40
 8006002:	4b19      	ldr	r3, [pc, #100]	@ (8006068 <HAL_SPI_MspInit+0x98>)
 8006004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006006:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800600a:	613b      	str	r3, [r7, #16]
 800600c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800600e:	2300      	movs	r3, #0
 8006010:	60fb      	str	r3, [r7, #12]
 8006012:	4b15      	ldr	r3, [pc, #84]	@ (8006068 <HAL_SPI_MspInit+0x98>)
 8006014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006016:	4a14      	ldr	r2, [pc, #80]	@ (8006068 <HAL_SPI_MspInit+0x98>)
 8006018:	f043 0304 	orr.w	r3, r3, #4
 800601c:	6313      	str	r3, [r2, #48]	@ 0x30
 800601e:	4b12      	ldr	r3, [pc, #72]	@ (8006068 <HAL_SPI_MspInit+0x98>)
 8006020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006022:	f003 0304 	and.w	r3, r3, #4
 8006026:	60fb      	str	r3, [r7, #12]
 8006028:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800602a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800602e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006030:	2302      	movs	r3, #2
 8006032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006034:	2300      	movs	r3, #0
 8006036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006038:	2303      	movs	r3, #3
 800603a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800603c:	2306      	movs	r3, #6
 800603e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006040:	f107 0314 	add.w	r3, r7, #20
 8006044:	4619      	mov	r1, r3
 8006046:	4809      	ldr	r0, [pc, #36]	@ (800606c <HAL_SPI_MspInit+0x9c>)
 8006048:	f000 ff30 	bl	8006eac <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800604c:	2200      	movs	r2, #0
 800604e:	2100      	movs	r1, #0
 8006050:	2033      	movs	r0, #51	@ 0x33
 8006052:	f000 fb74 	bl	800673e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8006056:	2033      	movs	r0, #51	@ 0x33
 8006058:	f000 fb8d 	bl	8006776 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800605c:	bf00      	nop
 800605e:	3728      	adds	r7, #40	@ 0x28
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	40003c00 	.word	0x40003c00
 8006068:	40023800 	.word	0x40023800
 800606c:	40020800 	.word	0x40020800

08006070 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a0a      	ldr	r2, [pc, #40]	@ (80060a8 <HAL_SPI_MspDeInit+0x38>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d10d      	bne.n	800609e <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8006082:	4b0a      	ldr	r3, [pc, #40]	@ (80060ac <HAL_SPI_MspDeInit+0x3c>)
 8006084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006086:	4a09      	ldr	r2, [pc, #36]	@ (80060ac <HAL_SPI_MspDeInit+0x3c>)
 8006088:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800608c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_12);
 800608e:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8006092:	4807      	ldr	r0, [pc, #28]	@ (80060b0 <HAL_SPI_MspDeInit+0x40>)
 8006094:	f001 f88e 	bl	80071b4 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8006098:	2033      	movs	r0, #51	@ 0x33
 800609a:	f000 fb7a 	bl	8006792 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800609e:	bf00      	nop
 80060a0:	3708      	adds	r7, #8
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	40003c00 	.word	0x40003c00
 80060ac:	40023800 	.word	0x40023800
 80060b0:	40020800 	.word	0x40020800

080060b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a0e      	ldr	r2, [pc, #56]	@ (80060fc <HAL_TIM_Base_MspInit+0x48>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d115      	bne.n	80060f2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80060c6:	2300      	movs	r3, #0
 80060c8:	60fb      	str	r3, [r7, #12]
 80060ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006100 <HAL_TIM_Base_MspInit+0x4c>)
 80060cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006100 <HAL_TIM_Base_MspInit+0x4c>)
 80060d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80060d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006100 <HAL_TIM_Base_MspInit+0x4c>)
 80060d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80060e2:	2200      	movs	r2, #0
 80060e4:	2100      	movs	r1, #0
 80060e6:	2019      	movs	r0, #25
 80060e8:	f000 fb29 	bl	800673e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80060ec:	2019      	movs	r0, #25
 80060ee:	f000 fb42 	bl	8006776 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80060f2:	bf00      	nop
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	40014400 	.word	0x40014400
 8006100:	40023800 	.word	0x40023800

08006104 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a07      	ldr	r2, [pc, #28]	@ (8006130 <HAL_TIM_Base_MspDeInit+0x2c>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d108      	bne.n	8006128 <HAL_TIM_Base_MspDeInit+0x24>
  {
  /* USER CODE BEGIN TIM10_MspDeInit 0 */

  /* USER CODE END TIM10_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM10_CLK_DISABLE();
 8006116:	4b07      	ldr	r3, [pc, #28]	@ (8006134 <HAL_TIM_Base_MspDeInit+0x30>)
 8006118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800611a:	4a06      	ldr	r2, [pc, #24]	@ (8006134 <HAL_TIM_Base_MspDeInit+0x30>)
 800611c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006120:	6453      	str	r3, [r2, #68]	@ 0x44

    /* TIM10 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 8006122:	2019      	movs	r0, #25
 8006124:	f000 fb35 	bl	8006792 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN TIM10_MspDeInit 1 */

  /* USER CODE END TIM10_MspDeInit 1 */
  }

}
 8006128:	bf00      	nop
 800612a:	3708      	adds	r7, #8
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}
 8006130:	40014400 	.word	0x40014400
 8006134:	40023800 	.word	0x40023800

08006138 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b08a      	sub	sp, #40	@ 0x28
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006140:	f107 0314 	add.w	r3, r7, #20
 8006144:	2200      	movs	r2, #0
 8006146:	601a      	str	r2, [r3, #0]
 8006148:	605a      	str	r2, [r3, #4]
 800614a:	609a      	str	r2, [r3, #8]
 800614c:	60da      	str	r2, [r3, #12]
 800614e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a19      	ldr	r2, [pc, #100]	@ (80061bc <HAL_UART_MspInit+0x84>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d12b      	bne.n	80061b2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800615a:	2300      	movs	r3, #0
 800615c:	613b      	str	r3, [r7, #16]
 800615e:	4b18      	ldr	r3, [pc, #96]	@ (80061c0 <HAL_UART_MspInit+0x88>)
 8006160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006162:	4a17      	ldr	r2, [pc, #92]	@ (80061c0 <HAL_UART_MspInit+0x88>)
 8006164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006168:	6413      	str	r3, [r2, #64]	@ 0x40
 800616a:	4b15      	ldr	r3, [pc, #84]	@ (80061c0 <HAL_UART_MspInit+0x88>)
 800616c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006172:	613b      	str	r3, [r7, #16]
 8006174:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006176:	2300      	movs	r3, #0
 8006178:	60fb      	str	r3, [r7, #12]
 800617a:	4b11      	ldr	r3, [pc, #68]	@ (80061c0 <HAL_UART_MspInit+0x88>)
 800617c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800617e:	4a10      	ldr	r2, [pc, #64]	@ (80061c0 <HAL_UART_MspInit+0x88>)
 8006180:	f043 0301 	orr.w	r3, r3, #1
 8006184:	6313      	str	r3, [r2, #48]	@ 0x30
 8006186:	4b0e      	ldr	r3, [pc, #56]	@ (80061c0 <HAL_UART_MspInit+0x88>)
 8006188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800618a:	f003 0301 	and.w	r3, r3, #1
 800618e:	60fb      	str	r3, [r7, #12]
 8006190:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006192:	230c      	movs	r3, #12
 8006194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006196:	2302      	movs	r3, #2
 8006198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800619a:	2300      	movs	r3, #0
 800619c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800619e:	2300      	movs	r3, #0
 80061a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80061a2:	2307      	movs	r3, #7
 80061a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061a6:	f107 0314 	add.w	r3, r7, #20
 80061aa:	4619      	mov	r1, r3
 80061ac:	4805      	ldr	r0, [pc, #20]	@ (80061c4 <HAL_UART_MspInit+0x8c>)
 80061ae:	f000 fe7d 	bl	8006eac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80061b2:	bf00      	nop
 80061b4:	3728      	adds	r7, #40	@ 0x28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	40004400 	.word	0x40004400
 80061c0:	40023800 	.word	0x40023800
 80061c4:	40020000 	.word	0x40020000

080061c8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a08      	ldr	r2, [pc, #32]	@ (80061f8 <HAL_UART_MspDeInit+0x30>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d109      	bne.n	80061ee <HAL_UART_MspDeInit+0x26>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80061da:	4b08      	ldr	r3, [pc, #32]	@ (80061fc <HAL_UART_MspDeInit+0x34>)
 80061dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061de:	4a07      	ldr	r2, [pc, #28]	@ (80061fc <HAL_UART_MspDeInit+0x34>)
 80061e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80061e4:	6413      	str	r3, [r2, #64]	@ 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 80061e6:	210c      	movs	r1, #12
 80061e8:	4805      	ldr	r0, [pc, #20]	@ (8006200 <HAL_UART_MspDeInit+0x38>)
 80061ea:	f000 ffe3 	bl	80071b4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80061ee:	bf00      	nop
 80061f0:	3708      	adds	r7, #8
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	40004400 	.word	0x40004400
 80061fc:	40023800 	.word	0x40023800
 8006200:	40020000 	.word	0x40020000

08006204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006204:	b480      	push	{r7}
 8006206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006208:	bf00      	nop
 800620a:	e7fd      	b.n	8006208 <NMI_Handler+0x4>

0800620c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800620c:	b480      	push	{r7}
 800620e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006210:	bf00      	nop
 8006212:	e7fd      	b.n	8006210 <HardFault_Handler+0x4>

08006214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006214:	b480      	push	{r7}
 8006216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006218:	bf00      	nop
 800621a:	e7fd      	b.n	8006218 <MemManage_Handler+0x4>

0800621c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800621c:	b480      	push	{r7}
 800621e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006220:	bf00      	nop
 8006222:	e7fd      	b.n	8006220 <BusFault_Handler+0x4>

08006224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006224:	b480      	push	{r7}
 8006226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006228:	bf00      	nop
 800622a:	e7fd      	b.n	8006228 <UsageFault_Handler+0x4>

0800622c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800622c:	b480      	push	{r7}
 800622e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006230:	bf00      	nop
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr

0800623a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800623a:	b480      	push	{r7}
 800623c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800623e:	bf00      	nop
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006248:	b480      	push	{r7}
 800624a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800624c:	bf00      	nop
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006256:	b580      	push	{r7, lr}
 8006258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800625a:	f000 f951 	bl	8006500 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800625e:	bf00      	nop
 8006260:	bd80      	pop	{r7, pc}
	...

08006264 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8006268:	4802      	ldr	r0, [pc, #8]	@ (8006274 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800626a:	f002 f87f 	bl	800836c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800626e:	bf00      	nop
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	2000048c 	.word	0x2000048c

08006278 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800627c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006280:	f001 f8ae 	bl	80073e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006284:	bf00      	nop
 8006286:	bd80      	pop	{r7, pc}

08006288 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800628c:	4802      	ldr	r0, [pc, #8]	@ (8006298 <SPI3_IRQHandler+0x10>)
 800628e:	f001 fe51 	bl	8007f34 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8006292:	bf00      	nop
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	2000040c 	.word	0x2000040c

0800629c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b086      	sub	sp, #24
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80062a8:	2300      	movs	r3, #0
 80062aa:	617b      	str	r3, [r7, #20]
 80062ac:	e00a      	b.n	80062c4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80062ae:	f3af 8000 	nop.w
 80062b2:	4601      	mov	r1, r0
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	60ba      	str	r2, [r7, #8]
 80062ba:	b2ca      	uxtb	r2, r1
 80062bc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	3301      	adds	r3, #1
 80062c2:	617b      	str	r3, [r7, #20]
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	dbf0      	blt.n	80062ae <_read+0x12>
  }

  return len;
 80062cc:	687b      	ldr	r3, [r7, #4]
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3718      	adds	r7, #24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b086      	sub	sp, #24
 80062da:	af00      	add	r7, sp, #0
 80062dc:	60f8      	str	r0, [r7, #12]
 80062de:	60b9      	str	r1, [r7, #8]
 80062e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80062e2:	2300      	movs	r3, #0
 80062e4:	617b      	str	r3, [r7, #20]
 80062e6:	e009      	b.n	80062fc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	1c5a      	adds	r2, r3, #1
 80062ec:	60ba      	str	r2, [r7, #8]
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	4618      	mov	r0, r3
 80062f2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	3301      	adds	r3, #1
 80062fa:	617b      	str	r3, [r7, #20]
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	429a      	cmp	r2, r3
 8006302:	dbf1      	blt.n	80062e8 <_write+0x12>
  }
  return len;
 8006304:	687b      	ldr	r3, [r7, #4]
}
 8006306:	4618      	mov	r0, r3
 8006308:	3718      	adds	r7, #24
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}

0800630e <_close>:

int _close(int file)
{
 800630e:	b480      	push	{r7}
 8006310:	b083      	sub	sp, #12
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006316:	f04f 33ff 	mov.w	r3, #4294967295
}
 800631a:	4618      	mov	r0, r3
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr

08006326 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
 800632e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006336:	605a      	str	r2, [r3, #4]
  return 0;
 8006338:	2300      	movs	r3, #0
}
 800633a:	4618      	mov	r0, r3
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr

08006346 <_isatty>:

int _isatty(int file)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800634e:	2301      	movs	r3, #1
}
 8006350:	4618      	mov	r0, r3
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800635c:	b480      	push	{r7}
 800635e:	b085      	sub	sp, #20
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
	...

08006378 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006380:	4a14      	ldr	r2, [pc, #80]	@ (80063d4 <_sbrk+0x5c>)
 8006382:	4b15      	ldr	r3, [pc, #84]	@ (80063d8 <_sbrk+0x60>)
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800638c:	4b13      	ldr	r3, [pc, #76]	@ (80063dc <_sbrk+0x64>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d102      	bne.n	800639a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006394:	4b11      	ldr	r3, [pc, #68]	@ (80063dc <_sbrk+0x64>)
 8006396:	4a12      	ldr	r2, [pc, #72]	@ (80063e0 <_sbrk+0x68>)
 8006398:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800639a:	4b10      	ldr	r3, [pc, #64]	@ (80063dc <_sbrk+0x64>)
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4413      	add	r3, r2
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d207      	bcs.n	80063b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80063a8:	f003 fe56 	bl	800a058 <__errno>
 80063ac:	4603      	mov	r3, r0
 80063ae:	220c      	movs	r2, #12
 80063b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80063b2:	f04f 33ff 	mov.w	r3, #4294967295
 80063b6:	e009      	b.n	80063cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80063b8:	4b08      	ldr	r3, [pc, #32]	@ (80063dc <_sbrk+0x64>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80063be:	4b07      	ldr	r3, [pc, #28]	@ (80063dc <_sbrk+0x64>)
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4413      	add	r3, r2
 80063c6:	4a05      	ldr	r2, [pc, #20]	@ (80063dc <_sbrk+0x64>)
 80063c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80063ca:	68fb      	ldr	r3, [r7, #12]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3718      	adds	r7, #24
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	20018000 	.word	0x20018000
 80063d8:	00000400 	.word	0x00000400
 80063dc:	20000608 	.word	0x20000608
 80063e0:	20000760 	.word	0x20000760

080063e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80063e4:	b480      	push	{r7}
 80063e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80063e8:	4b06      	ldr	r3, [pc, #24]	@ (8006404 <SystemInit+0x20>)
 80063ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ee:	4a05      	ldr	r2, [pc, #20]	@ (8006404 <SystemInit+0x20>)
 80063f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80063f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80063f8:	bf00      	nop
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	e000ed00 	.word	0xe000ed00

08006408 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8006408:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006440 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800640c:	f7ff ffea 	bl	80063e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006410:	480c      	ldr	r0, [pc, #48]	@ (8006444 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006412:	490d      	ldr	r1, [pc, #52]	@ (8006448 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006414:	4a0d      	ldr	r2, [pc, #52]	@ (800644c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006418:	e002      	b.n	8006420 <LoopCopyDataInit>

0800641a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800641a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800641c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800641e:	3304      	adds	r3, #4

08006420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006424:	d3f9      	bcc.n	800641a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006426:	4a0a      	ldr	r2, [pc, #40]	@ (8006450 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006428:	4c0a      	ldr	r4, [pc, #40]	@ (8006454 <LoopFillZerobss+0x22>)
  movs r3, #0
 800642a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800642c:	e001      	b.n	8006432 <LoopFillZerobss>

0800642e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800642e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006430:	3204      	adds	r2, #4

08006432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006434:	d3fb      	bcc.n	800642e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8006436:	f003 fe15 	bl	800a064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800643a:	f7fb fc89 	bl	8001d50 <main>
  bx  lr    
 800643e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8006440:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8006444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006448:	200000f0 	.word	0x200000f0
  ldr r2, =_sidata
 800644c:	0800b13c 	.word	0x0800b13c
  ldr r2, =_sbss
 8006450:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 8006454:	2000075c 	.word	0x2000075c

08006458 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006458:	e7fe      	b.n	8006458 <ADC_IRQHandler>
	...

0800645c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006460:	4b0e      	ldr	r3, [pc, #56]	@ (800649c <HAL_Init+0x40>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a0d      	ldr	r2, [pc, #52]	@ (800649c <HAL_Init+0x40>)
 8006466:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800646a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800646c:	4b0b      	ldr	r3, [pc, #44]	@ (800649c <HAL_Init+0x40>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a0a      	ldr	r2, [pc, #40]	@ (800649c <HAL_Init+0x40>)
 8006472:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006476:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006478:	4b08      	ldr	r3, [pc, #32]	@ (800649c <HAL_Init+0x40>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a07      	ldr	r2, [pc, #28]	@ (800649c <HAL_Init+0x40>)
 800647e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006482:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006484:	2003      	movs	r0, #3
 8006486:	f000 f94f 	bl	8006728 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800648a:	2000      	movs	r0, #0
 800648c:	f000 f808 	bl	80064a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006490:	f7ff fd76 	bl	8005f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	40023c00 	.word	0x40023c00

080064a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80064a8:	4b12      	ldr	r3, [pc, #72]	@ (80064f4 <HAL_InitTick+0x54>)
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	4b12      	ldr	r3, [pc, #72]	@ (80064f8 <HAL_InitTick+0x58>)
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	4619      	mov	r1, r3
 80064b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80064b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80064ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80064be:	4618      	mov	r0, r3
 80064c0:	f000 f975 	bl	80067ae <HAL_SYSTICK_Config>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d001      	beq.n	80064ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e00e      	b.n	80064ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2b0f      	cmp	r3, #15
 80064d2:	d80a      	bhi.n	80064ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80064d4:	2200      	movs	r2, #0
 80064d6:	6879      	ldr	r1, [r7, #4]
 80064d8:	f04f 30ff 	mov.w	r0, #4294967295
 80064dc:	f000 f92f 	bl	800673e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80064e0:	4a06      	ldr	r2, [pc, #24]	@ (80064fc <HAL_InitTick+0x5c>)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80064e6:	2300      	movs	r3, #0
 80064e8:	e000      	b.n	80064ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3708      	adds	r7, #8
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	20000088 	.word	0x20000088
 80064f8:	20000090 	.word	0x20000090
 80064fc:	2000008c 	.word	0x2000008c

08006500 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006500:	b480      	push	{r7}
 8006502:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006504:	4b06      	ldr	r3, [pc, #24]	@ (8006520 <HAL_IncTick+0x20>)
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	461a      	mov	r2, r3
 800650a:	4b06      	ldr	r3, [pc, #24]	@ (8006524 <HAL_IncTick+0x24>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4413      	add	r3, r2
 8006510:	4a04      	ldr	r2, [pc, #16]	@ (8006524 <HAL_IncTick+0x24>)
 8006512:	6013      	str	r3, [r2, #0]
}
 8006514:	bf00      	nop
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	20000090 	.word	0x20000090
 8006524:	2000060c 	.word	0x2000060c

08006528 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006528:	b480      	push	{r7}
 800652a:	af00      	add	r7, sp, #0
  return uwTick;
 800652c:	4b03      	ldr	r3, [pc, #12]	@ (800653c <HAL_GetTick+0x14>)
 800652e:	681b      	ldr	r3, [r3, #0]
}
 8006530:	4618      	mov	r0, r3
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	2000060c 	.word	0x2000060c

08006540 <__NVIC_SetPriorityGrouping>:
{
 8006540:	b480      	push	{r7}
 8006542:	b085      	sub	sp, #20
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f003 0307 	and.w	r3, r3, #7
 800654e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006550:	4b0c      	ldr	r3, [pc, #48]	@ (8006584 <__NVIC_SetPriorityGrouping+0x44>)
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006556:	68ba      	ldr	r2, [r7, #8]
 8006558:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800655c:	4013      	ands	r3, r2
 800655e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006568:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800656c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006570:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006572:	4a04      	ldr	r2, [pc, #16]	@ (8006584 <__NVIC_SetPriorityGrouping+0x44>)
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	60d3      	str	r3, [r2, #12]
}
 8006578:	bf00      	nop
 800657a:	3714      	adds	r7, #20
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr
 8006584:	e000ed00 	.word	0xe000ed00

08006588 <__NVIC_GetPriorityGrouping>:
{
 8006588:	b480      	push	{r7}
 800658a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800658c:	4b04      	ldr	r3, [pc, #16]	@ (80065a0 <__NVIC_GetPriorityGrouping+0x18>)
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	0a1b      	lsrs	r3, r3, #8
 8006592:	f003 0307 	and.w	r3, r3, #7
}
 8006596:	4618      	mov	r0, r3
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr
 80065a0:	e000ed00 	.word	0xe000ed00

080065a4 <__NVIC_EnableIRQ>:
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	4603      	mov	r3, r0
 80065ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	db0b      	blt.n	80065ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065b6:	79fb      	ldrb	r3, [r7, #7]
 80065b8:	f003 021f 	and.w	r2, r3, #31
 80065bc:	4907      	ldr	r1, [pc, #28]	@ (80065dc <__NVIC_EnableIRQ+0x38>)
 80065be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065c2:	095b      	lsrs	r3, r3, #5
 80065c4:	2001      	movs	r0, #1
 80065c6:	fa00 f202 	lsl.w	r2, r0, r2
 80065ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80065ce:	bf00      	nop
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	e000e100 	.word	0xe000e100

080065e0 <__NVIC_DisableIRQ>:
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	4603      	mov	r3, r0
 80065e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	db12      	blt.n	8006618 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065f2:	79fb      	ldrb	r3, [r7, #7]
 80065f4:	f003 021f 	and.w	r2, r3, #31
 80065f8:	490a      	ldr	r1, [pc, #40]	@ (8006624 <__NVIC_DisableIRQ+0x44>)
 80065fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065fe:	095b      	lsrs	r3, r3, #5
 8006600:	2001      	movs	r0, #1
 8006602:	fa00 f202 	lsl.w	r2, r0, r2
 8006606:	3320      	adds	r3, #32
 8006608:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800660c:	f3bf 8f4f 	dsb	sy
}
 8006610:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006612:	f3bf 8f6f 	isb	sy
}
 8006616:	bf00      	nop
}
 8006618:	bf00      	nop
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr
 8006624:	e000e100 	.word	0xe000e100

08006628 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	4603      	mov	r3, r0
 8006630:	6039      	str	r1, [r7, #0]
 8006632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006638:	2b00      	cmp	r3, #0
 800663a:	db0a      	blt.n	8006652 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	b2da      	uxtb	r2, r3
 8006640:	490c      	ldr	r1, [pc, #48]	@ (8006674 <__NVIC_SetPriority+0x4c>)
 8006642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006646:	0112      	lsls	r2, r2, #4
 8006648:	b2d2      	uxtb	r2, r2
 800664a:	440b      	add	r3, r1
 800664c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006650:	e00a      	b.n	8006668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	b2da      	uxtb	r2, r3
 8006656:	4908      	ldr	r1, [pc, #32]	@ (8006678 <__NVIC_SetPriority+0x50>)
 8006658:	79fb      	ldrb	r3, [r7, #7]
 800665a:	f003 030f 	and.w	r3, r3, #15
 800665e:	3b04      	subs	r3, #4
 8006660:	0112      	lsls	r2, r2, #4
 8006662:	b2d2      	uxtb	r2, r2
 8006664:	440b      	add	r3, r1
 8006666:	761a      	strb	r2, [r3, #24]
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	e000e100 	.word	0xe000e100
 8006678:	e000ed00 	.word	0xe000ed00

0800667c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800667c:	b480      	push	{r7}
 800667e:	b089      	sub	sp, #36	@ 0x24
 8006680:	af00      	add	r7, sp, #0
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f003 0307 	and.w	r3, r3, #7
 800668e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	f1c3 0307 	rsb	r3, r3, #7
 8006696:	2b04      	cmp	r3, #4
 8006698:	bf28      	it	cs
 800669a:	2304      	movcs	r3, #4
 800669c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	3304      	adds	r3, #4
 80066a2:	2b06      	cmp	r3, #6
 80066a4:	d902      	bls.n	80066ac <NVIC_EncodePriority+0x30>
 80066a6:	69fb      	ldr	r3, [r7, #28]
 80066a8:	3b03      	subs	r3, #3
 80066aa:	e000      	b.n	80066ae <NVIC_EncodePriority+0x32>
 80066ac:	2300      	movs	r3, #0
 80066ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066b0:	f04f 32ff 	mov.w	r2, #4294967295
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ba:	43da      	mvns	r2, r3
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	401a      	ands	r2, r3
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80066c4:	f04f 31ff 	mov.w	r1, #4294967295
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	fa01 f303 	lsl.w	r3, r1, r3
 80066ce:	43d9      	mvns	r1, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066d4:	4313      	orrs	r3, r2
         );
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3724      	adds	r7, #36	@ 0x24
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
	...

080066e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066f4:	d301      	bcc.n	80066fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80066f6:	2301      	movs	r3, #1
 80066f8:	e00f      	b.n	800671a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80066fa:	4a0a      	ldr	r2, [pc, #40]	@ (8006724 <SysTick_Config+0x40>)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	3b01      	subs	r3, #1
 8006700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006702:	210f      	movs	r1, #15
 8006704:	f04f 30ff 	mov.w	r0, #4294967295
 8006708:	f7ff ff8e 	bl	8006628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800670c:	4b05      	ldr	r3, [pc, #20]	@ (8006724 <SysTick_Config+0x40>)
 800670e:	2200      	movs	r2, #0
 8006710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006712:	4b04      	ldr	r3, [pc, #16]	@ (8006724 <SysTick_Config+0x40>)
 8006714:	2207      	movs	r2, #7
 8006716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	3708      	adds	r7, #8
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	e000e010 	.word	0xe000e010

08006728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f7ff ff05 	bl	8006540 <__NVIC_SetPriorityGrouping>
}
 8006736:	bf00      	nop
 8006738:	3708      	adds	r7, #8
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}

0800673e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800673e:	b580      	push	{r7, lr}
 8006740:	b086      	sub	sp, #24
 8006742:	af00      	add	r7, sp, #0
 8006744:	4603      	mov	r3, r0
 8006746:	60b9      	str	r1, [r7, #8]
 8006748:	607a      	str	r2, [r7, #4]
 800674a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800674c:	2300      	movs	r3, #0
 800674e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006750:	f7ff ff1a 	bl	8006588 <__NVIC_GetPriorityGrouping>
 8006754:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	68b9      	ldr	r1, [r7, #8]
 800675a:	6978      	ldr	r0, [r7, #20]
 800675c:	f7ff ff8e 	bl	800667c <NVIC_EncodePriority>
 8006760:	4602      	mov	r2, r0
 8006762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006766:	4611      	mov	r1, r2
 8006768:	4618      	mov	r0, r3
 800676a:	f7ff ff5d 	bl	8006628 <__NVIC_SetPriority>
}
 800676e:	bf00      	nop
 8006770:	3718      	adds	r7, #24
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006776:	b580      	push	{r7, lr}
 8006778:	b082      	sub	sp, #8
 800677a:	af00      	add	r7, sp, #0
 800677c:	4603      	mov	r3, r0
 800677e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006784:	4618      	mov	r0, r3
 8006786:	f7ff ff0d 	bl	80065a4 <__NVIC_EnableIRQ>
}
 800678a:	bf00      	nop
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006792:	b580      	push	{r7, lr}
 8006794:	b082      	sub	sp, #8
 8006796:	af00      	add	r7, sp, #0
 8006798:	4603      	mov	r3, r0
 800679a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800679c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7ff ff1d 	bl	80065e0 <__NVIC_DisableIRQ>
}
 80067a6:	bf00      	nop
 80067a8:	3708      	adds	r7, #8
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}

080067ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80067ae:	b580      	push	{r7, lr}
 80067b0:	b082      	sub	sp, #8
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f7ff ff94 	bl	80066e4 <SysTick_Config>
 80067bc:	4603      	mov	r3, r0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3708      	adds	r7, #8
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
	...

080067c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80067d0:	2300      	movs	r3, #0
 80067d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80067d4:	f7ff fea8 	bl	8006528 <HAL_GetTick>
 80067d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d101      	bne.n	80067e4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e099      	b.n	8006918 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2202      	movs	r2, #2
 80067e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f022 0201 	bic.w	r2, r2, #1
 8006802:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006804:	e00f      	b.n	8006826 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006806:	f7ff fe8f 	bl	8006528 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	2b05      	cmp	r3, #5
 8006812:	d908      	bls.n	8006826 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2220      	movs	r2, #32
 8006818:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2203      	movs	r2, #3
 800681e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e078      	b.n	8006918 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	2b00      	cmp	r3, #0
 8006832:	d1e8      	bne.n	8006806 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	4b38      	ldr	r3, [pc, #224]	@ (8006920 <HAL_DMA_Init+0x158>)
 8006840:	4013      	ands	r3, r2
 8006842:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006852:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800685e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800686a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006872:	697a      	ldr	r2, [r7, #20]
 8006874:	4313      	orrs	r3, r2
 8006876:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687c:	2b04      	cmp	r3, #4
 800687e:	d107      	bne.n	8006890 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006888:	4313      	orrs	r3, r2
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	4313      	orrs	r3, r2
 800688e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	f023 0307 	bic.w	r3, r3, #7
 80068a6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b6:	2b04      	cmp	r3, #4
 80068b8:	d117      	bne.n	80068ea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068be:	697a      	ldr	r2, [r7, #20]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00e      	beq.n	80068ea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fa71 	bl	8006db4 <DMA_CheckFifoParam>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d008      	beq.n	80068ea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2240      	movs	r2, #64	@ 0x40
 80068dc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80068e6:	2301      	movs	r3, #1
 80068e8:	e016      	b.n	8006918 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	697a      	ldr	r2, [r7, #20]
 80068f0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 fa28 	bl	8006d48 <DMA_CalcBaseAndBitshift>
 80068f8:	4603      	mov	r3, r0
 80068fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006900:	223f      	movs	r2, #63	@ 0x3f
 8006902:	409a      	lsls	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3718      	adds	r7, #24
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	f010803f 	.word	0xf010803f

08006924 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
 8006930:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006932:	2300      	movs	r3, #0
 8006934:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800693c:	2b01      	cmp	r3, #1
 800693e:	d101      	bne.n	8006944 <HAL_DMA_Start+0x20>
 8006940:	2302      	movs	r3, #2
 8006942:	e026      	b.n	8006992 <HAL_DMA_Start+0x6e>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006952:	b2db      	uxtb	r3, r3
 8006954:	2b01      	cmp	r3, #1
 8006956:	d115      	bne.n	8006984 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2202      	movs	r2, #2
 800695c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2200      	movs	r2, #0
 8006964:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	68b9      	ldr	r1, [r7, #8]
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f000 f9bd 	bl	8006cec <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f042 0201 	orr.w	r2, r2, #1
 8006980:	601a      	str	r2, [r3, #0]
 8006982:	e005      	b.n	8006990 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800698c:	2302      	movs	r3, #2
 800698e:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8006990:	7dfb      	ldrb	r3, [r7, #23]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3718      	adds	r7, #24
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}

0800699a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800699a:	b580      	push	{r7, lr}
 800699c:	b086      	sub	sp, #24
 800699e:	af00      	add	r7, sp, #0
 80069a0:	60f8      	str	r0, [r7, #12]
 80069a2:	60b9      	str	r1, [r7, #8]
 80069a4:	607a      	str	r2, [r7, #4]
 80069a6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069a8:	2300      	movs	r3, #0
 80069aa:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b0:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d101      	bne.n	80069c0 <HAL_DMA_Start_IT+0x26>
 80069bc:	2302      	movs	r3, #2
 80069be:	e040      	b.n	8006a42 <HAL_DMA_Start_IT+0xa8>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d12f      	bne.n	8006a34 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2202      	movs	r2, #2
 80069d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	68b9      	ldr	r1, [r7, #8]
 80069e8:	68f8      	ldr	r0, [r7, #12]
 80069ea:	f000 f97f 	bl	8006cec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069f2:	223f      	movs	r2, #63	@ 0x3f
 80069f4:	409a      	lsls	r2, r3
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f042 0216 	orr.w	r2, r2, #22
 8006a08:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d007      	beq.n	8006a22 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f042 0208 	orr.w	r2, r2, #8
 8006a20:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f042 0201 	orr.w	r2, r2, #1
 8006a30:	601a      	str	r2, [r3, #0]
 8006a32:	e005      	b.n	8006a40 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006a3c:	2302      	movs	r3, #2
 8006a3e:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3718      	adds	r7, #24
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b084      	sub	sp, #16
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a56:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006a58:	f7ff fd66 	bl	8006528 <HAL_GetTick>
 8006a5c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	2b02      	cmp	r3, #2
 8006a68:	d008      	beq.n	8006a7c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2280      	movs	r2, #128	@ 0x80
 8006a6e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e052      	b.n	8006b22 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f022 0216 	bic.w	r2, r2, #22
 8006a8a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	695a      	ldr	r2, [r3, #20]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a9a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d103      	bne.n	8006aac <HAL_DMA_Abort+0x62>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d007      	beq.n	8006abc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 0208 	bic.w	r2, r2, #8
 8006aba:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f022 0201 	bic.w	r2, r2, #1
 8006aca:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006acc:	e013      	b.n	8006af6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006ace:	f7ff fd2b 	bl	8006528 <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	2b05      	cmp	r3, #5
 8006ada:	d90c      	bls.n	8006af6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2220      	movs	r2, #32
 8006ae0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2203      	movs	r2, #3
 8006ae6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e015      	b.n	8006b22 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 0301 	and.w	r3, r3, #1
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d1e4      	bne.n	8006ace <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b08:	223f      	movs	r2, #63	@ 0x3f
 8006b0a:	409a      	lsls	r2, r3
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b083      	sub	sp, #12
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d004      	beq.n	8006b48 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2280      	movs	r2, #128	@ 0x80
 8006b42:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e00c      	b.n	8006b62 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2205      	movs	r2, #5
 8006b4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f022 0201 	bic.w	r2, r2, #1
 8006b5e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006b60:	2300      	movs	r3, #0
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	370c      	adds	r7, #12
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr
	...

08006b70 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8006b70:	b480      	push	{r7}
 8006b72:	b087      	sub	sp, #28
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	607a      	str	r2, [r7, #4]
 8006b7c:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d101      	bne.n	8006b90 <HAL_DMA_RegisterCallback+0x20>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	e03d      	b.n	8006c0c <HAL_DMA_RegisterCallback+0x9c>
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d12c      	bne.n	8006bfe <HAL_DMA_RegisterCallback+0x8e>
  {
    switch (CallbackID)
 8006ba4:	7afb      	ldrb	r3, [r7, #11]
 8006ba6:	2b05      	cmp	r3, #5
 8006ba8:	d826      	bhi.n	8006bf8 <HAL_DMA_RegisterCallback+0x88>
 8006baa:	a201      	add	r2, pc, #4	@ (adr r2, 8006bb0 <HAL_DMA_RegisterCallback+0x40>)
 8006bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb0:	08006bc9 	.word	0x08006bc9
 8006bb4:	08006bd1 	.word	0x08006bd1
 8006bb8:	08006bd9 	.word	0x08006bd9
 8006bbc:	08006be1 	.word	0x08006be1
 8006bc0:	08006be9 	.word	0x08006be9
 8006bc4:	08006bf1 	.word	0x08006bf1
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 8006bce:	e018      	b.n	8006c02 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006bd6:	e014      	b.n	8006c02 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 8006bde:	e010      	b.n	8006c02 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8006be6:	e00c      	b.n	8006c02 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8006bee:	e008      	b.n	8006c02 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006bf6:	e004      	b.n	8006c02 <HAL_DMA_RegisterCallback+0x92>

    default:
      /* Return error status */
      status =  HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	75fb      	strb	r3, [r7, #23]
      break;
 8006bfc:	e001      	b.n	8006c02 <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  return status;
 8006c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	371c      	adds	r7, #28
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifier
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	460b      	mov	r3, r1
 8006c22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006c24:	2300      	movs	r3, #0
 8006c26:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d101      	bne.n	8006c36 <HAL_DMA_UnRegisterCallback+0x1e>
 8006c32:	2302      	movs	r3, #2
 8006c34:	e053      	b.n	8006cde <HAL_DMA_UnRegisterCallback+0xc6>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d142      	bne.n	8006cd0 <HAL_DMA_UnRegisterCallback+0xb8>
  {
    switch (CallbackID)
 8006c4a:	78fb      	ldrb	r3, [r7, #3]
 8006c4c:	2b06      	cmp	r3, #6
 8006c4e:	d83c      	bhi.n	8006cca <HAL_DMA_UnRegisterCallback+0xb2>
 8006c50:	a201      	add	r2, pc, #4	@ (adr r2, 8006c58 <HAL_DMA_UnRegisterCallback+0x40>)
 8006c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c56:	bf00      	nop
 8006c58:	08006c75 	.word	0x08006c75
 8006c5c:	08006c7d 	.word	0x08006c7d
 8006c60:	08006c85 	.word	0x08006c85
 8006c64:	08006c8d 	.word	0x08006c8d
 8006c68:	08006c95 	.word	0x08006c95
 8006c6c:	08006c9d 	.word	0x08006c9d
 8006c70:	08006ca5 	.word	0x08006ca5
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 8006c7a:	e02b      	b.n	8006cd4 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006c82:	e027      	b.n	8006cd4 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 8006c8a:	e023      	b.n	8006cd4 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8006c92:	e01f      	b.n	8006cd4 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8006c9a:	e01b      	b.n	8006cd4 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	651a      	str	r2, [r3, #80]	@ 0x50
      break; 
 8006ca2:	e017      	b.n	8006cd4 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	641a      	str	r2, [r3, #64]	@ 0x40
      hdma->XferM1CpltCallback = NULL;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	645a      	str	r2, [r3, #68]	@ 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	649a      	str	r2, [r3, #72]	@ 0x48
      hdma->XferErrorCallback = NULL;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hdma->XferAbortCallback = NULL;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	651a      	str	r2, [r3, #80]	@ 0x50
      break; 
 8006cc8:	e004      	b.n	8006cd4 <HAL_DMA_UnRegisterCallback+0xbc>
      
    default:
      status = HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	73fb      	strb	r3, [r7, #15]
      break;
 8006cce:	e001      	b.n	8006cd4 <HAL_DMA_UnRegisterCallback+0xbc>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  return status;
 8006cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3714      	adds	r7, #20
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop

08006cec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b085      	sub	sp, #20
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
 8006cf8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006d08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	683a      	ldr	r2, [r7, #0]
 8006d10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	2b40      	cmp	r3, #64	@ 0x40
 8006d18:	d108      	bne.n	8006d2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	687a      	ldr	r2, [r7, #4]
 8006d20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006d2a:	e007      	b.n	8006d3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68ba      	ldr	r2, [r7, #8]
 8006d32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	60da      	str	r2, [r3, #12]
}
 8006d3c:	bf00      	nop
 8006d3e:	3714      	adds	r7, #20
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b085      	sub	sp, #20
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	3b10      	subs	r3, #16
 8006d58:	4a14      	ldr	r2, [pc, #80]	@ (8006dac <DMA_CalcBaseAndBitshift+0x64>)
 8006d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d5e:	091b      	lsrs	r3, r3, #4
 8006d60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006d62:	4a13      	ldr	r2, [pc, #76]	@ (8006db0 <DMA_CalcBaseAndBitshift+0x68>)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4413      	add	r3, r2
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2b03      	cmp	r3, #3
 8006d74:	d909      	bls.n	8006d8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006d7e:	f023 0303 	bic.w	r3, r3, #3
 8006d82:	1d1a      	adds	r2, r3, #4
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	659a      	str	r2, [r3, #88]	@ 0x58
 8006d88:	e007      	b.n	8006d9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006d92:	f023 0303 	bic.w	r3, r3, #3
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3714      	adds	r7, #20
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	aaaaaaab 	.word	0xaaaaaaab
 8006db0:	0800b0f0 	.word	0x0800b0f0

08006db4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d11f      	bne.n	8006e0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	2b03      	cmp	r3, #3
 8006dd2:	d856      	bhi.n	8006e82 <DMA_CheckFifoParam+0xce>
 8006dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006ddc <DMA_CheckFifoParam+0x28>)
 8006dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dda:	bf00      	nop
 8006ddc:	08006ded 	.word	0x08006ded
 8006de0:	08006dff 	.word	0x08006dff
 8006de4:	08006ded 	.word	0x08006ded
 8006de8:	08006e83 	.word	0x08006e83
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d046      	beq.n	8006e86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006dfc:	e043      	b.n	8006e86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e02:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006e06:	d140      	bne.n	8006e8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e0c:	e03d      	b.n	8006e8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e16:	d121      	bne.n	8006e5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	2b03      	cmp	r3, #3
 8006e1c:	d837      	bhi.n	8006e8e <DMA_CheckFifoParam+0xda>
 8006e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e24 <DMA_CheckFifoParam+0x70>)
 8006e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e24:	08006e35 	.word	0x08006e35
 8006e28:	08006e3b 	.word	0x08006e3b
 8006e2c:	08006e35 	.word	0x08006e35
 8006e30:	08006e4d 	.word	0x08006e4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	73fb      	strb	r3, [r7, #15]
      break;
 8006e38:	e030      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d025      	beq.n	8006e92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e4a:	e022      	b.n	8006e92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006e54:	d11f      	bne.n	8006e96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006e5a:	e01c      	b.n	8006e96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2b02      	cmp	r3, #2
 8006e60:	d903      	bls.n	8006e6a <DMA_CheckFifoParam+0xb6>
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	2b03      	cmp	r3, #3
 8006e66:	d003      	beq.n	8006e70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006e68:	e018      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	73fb      	strb	r3, [r7, #15]
      break;
 8006e6e:	e015      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d00e      	beq.n	8006e9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e80:	e00b      	b.n	8006e9a <DMA_CheckFifoParam+0xe6>
      break;
 8006e82:	bf00      	nop
 8006e84:	e00a      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
      break;
 8006e86:	bf00      	nop
 8006e88:	e008      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
      break;
 8006e8a:	bf00      	nop
 8006e8c:	e006      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
      break;
 8006e8e:	bf00      	nop
 8006e90:	e004      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
      break;
 8006e92:	bf00      	nop
 8006e94:	e002      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
      break;   
 8006e96:	bf00      	nop
 8006e98:	e000      	b.n	8006e9c <DMA_CheckFifoParam+0xe8>
      break;
 8006e9a:	bf00      	nop
    }
  } 
  
  return status; 
 8006e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop

08006eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b089      	sub	sp, #36	@ 0x24
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61fb      	str	r3, [r7, #28]
 8006ec6:	e159      	b.n	800717c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ec8:	2201      	movs	r2, #1
 8006eca:	69fb      	ldr	r3, [r7, #28]
 8006ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	4013      	ands	r3, r2
 8006eda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	f040 8148 	bne.w	8007176 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	f003 0303 	and.w	r3, r3, #3
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d005      	beq.n	8006efe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d130      	bne.n	8006f60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	005b      	lsls	r3, r3, #1
 8006f08:	2203      	movs	r2, #3
 8006f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f0e:	43db      	mvns	r3, r3
 8006f10:	69ba      	ldr	r2, [r7, #24]
 8006f12:	4013      	ands	r3, r2
 8006f14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	68da      	ldr	r2, [r3, #12]
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	005b      	lsls	r3, r3, #1
 8006f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f22:	69ba      	ldr	r2, [r7, #24]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	69ba      	ldr	r2, [r7, #24]
 8006f2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006f34:	2201      	movs	r2, #1
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3c:	43db      	mvns	r3, r3
 8006f3e:	69ba      	ldr	r2, [r7, #24]
 8006f40:	4013      	ands	r3, r2
 8006f42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	091b      	lsrs	r3, r3, #4
 8006f4a:	f003 0201 	and.w	r2, r3, #1
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	fa02 f303 	lsl.w	r3, r2, r3
 8006f54:	69ba      	ldr	r2, [r7, #24]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	69ba      	ldr	r2, [r7, #24]
 8006f5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	f003 0303 	and.w	r3, r3, #3
 8006f68:	2b03      	cmp	r3, #3
 8006f6a:	d017      	beq.n	8006f9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	005b      	lsls	r3, r3, #1
 8006f76:	2203      	movs	r2, #3
 8006f78:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7c:	43db      	mvns	r3, r3
 8006f7e:	69ba      	ldr	r2, [r7, #24]
 8006f80:	4013      	ands	r3, r2
 8006f82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	689a      	ldr	r2, [r3, #8]
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	005b      	lsls	r3, r3, #1
 8006f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f90:	69ba      	ldr	r2, [r7, #24]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	69ba      	ldr	r2, [r7, #24]
 8006f9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	f003 0303 	and.w	r3, r3, #3
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	d123      	bne.n	8006ff0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	08da      	lsrs	r2, r3, #3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	3208      	adds	r2, #8
 8006fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006fb6:	69fb      	ldr	r3, [r7, #28]
 8006fb8:	f003 0307 	and.w	r3, r3, #7
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	220f      	movs	r2, #15
 8006fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc4:	43db      	mvns	r3, r3
 8006fc6:	69ba      	ldr	r2, [r7, #24]
 8006fc8:	4013      	ands	r3, r2
 8006fca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	691a      	ldr	r2, [r3, #16]
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	f003 0307 	and.w	r3, r3, #7
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fdc:	69ba      	ldr	r2, [r7, #24]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006fe2:	69fb      	ldr	r3, [r7, #28]
 8006fe4:	08da      	lsrs	r2, r3, #3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	3208      	adds	r2, #8
 8006fea:	69b9      	ldr	r1, [r7, #24]
 8006fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006ff6:	69fb      	ldr	r3, [r7, #28]
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	2203      	movs	r2, #3
 8006ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8007000:	43db      	mvns	r3, r3
 8007002:	69ba      	ldr	r2, [r7, #24]
 8007004:	4013      	ands	r3, r2
 8007006:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f003 0203 	and.w	r2, r3, #3
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	005b      	lsls	r3, r3, #1
 8007014:	fa02 f303 	lsl.w	r3, r2, r3
 8007018:	69ba      	ldr	r2, [r7, #24]
 800701a:	4313      	orrs	r3, r2
 800701c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	69ba      	ldr	r2, [r7, #24]
 8007022:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800702c:	2b00      	cmp	r3, #0
 800702e:	f000 80a2 	beq.w	8007176 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007032:	2300      	movs	r3, #0
 8007034:	60fb      	str	r3, [r7, #12]
 8007036:	4b57      	ldr	r3, [pc, #348]	@ (8007194 <HAL_GPIO_Init+0x2e8>)
 8007038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800703a:	4a56      	ldr	r2, [pc, #344]	@ (8007194 <HAL_GPIO_Init+0x2e8>)
 800703c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007040:	6453      	str	r3, [r2, #68]	@ 0x44
 8007042:	4b54      	ldr	r3, [pc, #336]	@ (8007194 <HAL_GPIO_Init+0x2e8>)
 8007044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007046:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800704a:	60fb      	str	r3, [r7, #12]
 800704c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800704e:	4a52      	ldr	r2, [pc, #328]	@ (8007198 <HAL_GPIO_Init+0x2ec>)
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	089b      	lsrs	r3, r3, #2
 8007054:	3302      	adds	r3, #2
 8007056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800705a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	f003 0303 	and.w	r3, r3, #3
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	220f      	movs	r2, #15
 8007066:	fa02 f303 	lsl.w	r3, r2, r3
 800706a:	43db      	mvns	r3, r3
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	4013      	ands	r3, r2
 8007070:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a49      	ldr	r2, [pc, #292]	@ (800719c <HAL_GPIO_Init+0x2f0>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d019      	beq.n	80070ae <HAL_GPIO_Init+0x202>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a48      	ldr	r2, [pc, #288]	@ (80071a0 <HAL_GPIO_Init+0x2f4>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d013      	beq.n	80070aa <HAL_GPIO_Init+0x1fe>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a47      	ldr	r2, [pc, #284]	@ (80071a4 <HAL_GPIO_Init+0x2f8>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d00d      	beq.n	80070a6 <HAL_GPIO_Init+0x1fa>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a46      	ldr	r2, [pc, #280]	@ (80071a8 <HAL_GPIO_Init+0x2fc>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d007      	beq.n	80070a2 <HAL_GPIO_Init+0x1f6>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a45      	ldr	r2, [pc, #276]	@ (80071ac <HAL_GPIO_Init+0x300>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d101      	bne.n	800709e <HAL_GPIO_Init+0x1f2>
 800709a:	2304      	movs	r3, #4
 800709c:	e008      	b.n	80070b0 <HAL_GPIO_Init+0x204>
 800709e:	2307      	movs	r3, #7
 80070a0:	e006      	b.n	80070b0 <HAL_GPIO_Init+0x204>
 80070a2:	2303      	movs	r3, #3
 80070a4:	e004      	b.n	80070b0 <HAL_GPIO_Init+0x204>
 80070a6:	2302      	movs	r3, #2
 80070a8:	e002      	b.n	80070b0 <HAL_GPIO_Init+0x204>
 80070aa:	2301      	movs	r3, #1
 80070ac:	e000      	b.n	80070b0 <HAL_GPIO_Init+0x204>
 80070ae:	2300      	movs	r3, #0
 80070b0:	69fa      	ldr	r2, [r7, #28]
 80070b2:	f002 0203 	and.w	r2, r2, #3
 80070b6:	0092      	lsls	r2, r2, #2
 80070b8:	4093      	lsls	r3, r2
 80070ba:	69ba      	ldr	r2, [r7, #24]
 80070bc:	4313      	orrs	r3, r2
 80070be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80070c0:	4935      	ldr	r1, [pc, #212]	@ (8007198 <HAL_GPIO_Init+0x2ec>)
 80070c2:	69fb      	ldr	r3, [r7, #28]
 80070c4:	089b      	lsrs	r3, r3, #2
 80070c6:	3302      	adds	r3, #2
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80070ce:	4b38      	ldr	r3, [pc, #224]	@ (80071b0 <HAL_GPIO_Init+0x304>)
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	43db      	mvns	r3, r3
 80070d8:	69ba      	ldr	r2, [r7, #24]
 80070da:	4013      	ands	r3, r2
 80070dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d003      	beq.n	80070f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80070ea:	69ba      	ldr	r2, [r7, #24]
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80070f2:	4a2f      	ldr	r2, [pc, #188]	@ (80071b0 <HAL_GPIO_Init+0x304>)
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80070f8:	4b2d      	ldr	r3, [pc, #180]	@ (80071b0 <HAL_GPIO_Init+0x304>)
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	43db      	mvns	r3, r3
 8007102:	69ba      	ldr	r2, [r7, #24]
 8007104:	4013      	ands	r3, r2
 8007106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d003      	beq.n	800711c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8007114:	69ba      	ldr	r2, [r7, #24]
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	4313      	orrs	r3, r2
 800711a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800711c:	4a24      	ldr	r2, [pc, #144]	@ (80071b0 <HAL_GPIO_Init+0x304>)
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007122:	4b23      	ldr	r3, [pc, #140]	@ (80071b0 <HAL_GPIO_Init+0x304>)
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	43db      	mvns	r3, r3
 800712c:	69ba      	ldr	r2, [r7, #24]
 800712e:	4013      	ands	r3, r2
 8007130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	4313      	orrs	r3, r2
 8007144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007146:	4a1a      	ldr	r2, [pc, #104]	@ (80071b0 <HAL_GPIO_Init+0x304>)
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800714c:	4b18      	ldr	r3, [pc, #96]	@ (80071b0 <HAL_GPIO_Init+0x304>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	43db      	mvns	r3, r3
 8007156:	69ba      	ldr	r2, [r7, #24]
 8007158:	4013      	ands	r3, r2
 800715a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007164:	2b00      	cmp	r3, #0
 8007166:	d003      	beq.n	8007170 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8007168:	69ba      	ldr	r2, [r7, #24]
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	4313      	orrs	r3, r2
 800716e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007170:	4a0f      	ldr	r2, [pc, #60]	@ (80071b0 <HAL_GPIO_Init+0x304>)
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	3301      	adds	r3, #1
 800717a:	61fb      	str	r3, [r7, #28]
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	2b0f      	cmp	r3, #15
 8007180:	f67f aea2 	bls.w	8006ec8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007184:	bf00      	nop
 8007186:	bf00      	nop
 8007188:	3724      	adds	r7, #36	@ 0x24
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	40023800 	.word	0x40023800
 8007198:	40013800 	.word	0x40013800
 800719c:	40020000 	.word	0x40020000
 80071a0:	40020400 	.word	0x40020400
 80071a4:	40020800 	.word	0x40020800
 80071a8:	40020c00 	.word	0x40020c00
 80071ac:	40021000 	.word	0x40021000
 80071b0:	40013c00 	.word	0x40013c00

080071b4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b087      	sub	sp, #28
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80071be:	2300      	movs	r3, #0
 80071c0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80071c2:	2300      	movs	r3, #0
 80071c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071ca:	2300      	movs	r3, #0
 80071cc:	617b      	str	r3, [r7, #20]
 80071ce:	e0bb      	b.n	8007348 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80071d0:	2201      	movs	r2, #1
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	fa02 f303 	lsl.w	r3, r2, r3
 80071d8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80071da:	683a      	ldr	r2, [r7, #0]
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	4013      	ands	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	429a      	cmp	r2, r3
 80071e8:	f040 80ab 	bne.w	8007342 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80071ec:	4a5c      	ldr	r2, [pc, #368]	@ (8007360 <HAL_GPIO_DeInit+0x1ac>)
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	089b      	lsrs	r3, r3, #2
 80071f2:	3302      	adds	r3, #2
 80071f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071f8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f003 0303 	and.w	r3, r3, #3
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	220f      	movs	r2, #15
 8007204:	fa02 f303 	lsl.w	r3, r2, r3
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	4013      	ands	r3, r2
 800720c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a54      	ldr	r2, [pc, #336]	@ (8007364 <HAL_GPIO_DeInit+0x1b0>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d019      	beq.n	800724a <HAL_GPIO_DeInit+0x96>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a53      	ldr	r2, [pc, #332]	@ (8007368 <HAL_GPIO_DeInit+0x1b4>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d013      	beq.n	8007246 <HAL_GPIO_DeInit+0x92>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a52      	ldr	r2, [pc, #328]	@ (800736c <HAL_GPIO_DeInit+0x1b8>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d00d      	beq.n	8007242 <HAL_GPIO_DeInit+0x8e>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a51      	ldr	r2, [pc, #324]	@ (8007370 <HAL_GPIO_DeInit+0x1bc>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d007      	beq.n	800723e <HAL_GPIO_DeInit+0x8a>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a50      	ldr	r2, [pc, #320]	@ (8007374 <HAL_GPIO_DeInit+0x1c0>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d101      	bne.n	800723a <HAL_GPIO_DeInit+0x86>
 8007236:	2304      	movs	r3, #4
 8007238:	e008      	b.n	800724c <HAL_GPIO_DeInit+0x98>
 800723a:	2307      	movs	r3, #7
 800723c:	e006      	b.n	800724c <HAL_GPIO_DeInit+0x98>
 800723e:	2303      	movs	r3, #3
 8007240:	e004      	b.n	800724c <HAL_GPIO_DeInit+0x98>
 8007242:	2302      	movs	r3, #2
 8007244:	e002      	b.n	800724c <HAL_GPIO_DeInit+0x98>
 8007246:	2301      	movs	r3, #1
 8007248:	e000      	b.n	800724c <HAL_GPIO_DeInit+0x98>
 800724a:	2300      	movs	r3, #0
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	f002 0203 	and.w	r2, r2, #3
 8007252:	0092      	lsls	r2, r2, #2
 8007254:	4093      	lsls	r3, r2
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	429a      	cmp	r2, r3
 800725a:	d132      	bne.n	80072c2 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800725c:	4b46      	ldr	r3, [pc, #280]	@ (8007378 <HAL_GPIO_DeInit+0x1c4>)
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	43db      	mvns	r3, r3
 8007264:	4944      	ldr	r1, [pc, #272]	@ (8007378 <HAL_GPIO_DeInit+0x1c4>)
 8007266:	4013      	ands	r3, r2
 8007268:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800726a:	4b43      	ldr	r3, [pc, #268]	@ (8007378 <HAL_GPIO_DeInit+0x1c4>)
 800726c:	685a      	ldr	r2, [r3, #4]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	43db      	mvns	r3, r3
 8007272:	4941      	ldr	r1, [pc, #260]	@ (8007378 <HAL_GPIO_DeInit+0x1c4>)
 8007274:	4013      	ands	r3, r2
 8007276:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007278:	4b3f      	ldr	r3, [pc, #252]	@ (8007378 <HAL_GPIO_DeInit+0x1c4>)
 800727a:	68da      	ldr	r2, [r3, #12]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	43db      	mvns	r3, r3
 8007280:	493d      	ldr	r1, [pc, #244]	@ (8007378 <HAL_GPIO_DeInit+0x1c4>)
 8007282:	4013      	ands	r3, r2
 8007284:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007286:	4b3c      	ldr	r3, [pc, #240]	@ (8007378 <HAL_GPIO_DeInit+0x1c4>)
 8007288:	689a      	ldr	r2, [r3, #8]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	43db      	mvns	r3, r3
 800728e:	493a      	ldr	r1, [pc, #232]	@ (8007378 <HAL_GPIO_DeInit+0x1c4>)
 8007290:	4013      	ands	r3, r2
 8007292:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	f003 0303 	and.w	r3, r3, #3
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	220f      	movs	r2, #15
 800729e:	fa02 f303 	lsl.w	r3, r2, r3
 80072a2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80072a4:	4a2e      	ldr	r2, [pc, #184]	@ (8007360 <HAL_GPIO_DeInit+0x1ac>)
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	089b      	lsrs	r3, r3, #2
 80072aa:	3302      	adds	r3, #2
 80072ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	43da      	mvns	r2, r3
 80072b4:	482a      	ldr	r0, [pc, #168]	@ (8007360 <HAL_GPIO_DeInit+0x1ac>)
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	089b      	lsrs	r3, r3, #2
 80072ba:	400a      	ands	r2, r1
 80072bc:	3302      	adds	r3, #2
 80072be:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	005b      	lsls	r3, r3, #1
 80072ca:	2103      	movs	r1, #3
 80072cc:	fa01 f303 	lsl.w	r3, r1, r3
 80072d0:	43db      	mvns	r3, r3
 80072d2:	401a      	ands	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	08da      	lsrs	r2, r3, #3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	3208      	adds	r2, #8
 80072e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	f003 0307 	and.w	r3, r3, #7
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	220f      	movs	r2, #15
 80072ee:	fa02 f303 	lsl.w	r3, r2, r3
 80072f2:	43db      	mvns	r3, r3
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	08d2      	lsrs	r2, r2, #3
 80072f8:	4019      	ands	r1, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	3208      	adds	r2, #8
 80072fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	68da      	ldr	r2, [r3, #12]
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	005b      	lsls	r3, r3, #1
 800730a:	2103      	movs	r1, #3
 800730c:	fa01 f303 	lsl.w	r3, r1, r3
 8007310:	43db      	mvns	r3, r3
 8007312:	401a      	ands	r2, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685a      	ldr	r2, [r3, #4]
 800731c:	2101      	movs	r1, #1
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	fa01 f303 	lsl.w	r3, r1, r3
 8007324:	43db      	mvns	r3, r3
 8007326:	401a      	ands	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	689a      	ldr	r2, [r3, #8]
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	005b      	lsls	r3, r3, #1
 8007334:	2103      	movs	r1, #3
 8007336:	fa01 f303 	lsl.w	r3, r1, r3
 800733a:	43db      	mvns	r3, r3
 800733c:	401a      	ands	r2, r3
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	3301      	adds	r3, #1
 8007346:	617b      	str	r3, [r7, #20]
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	2b0f      	cmp	r3, #15
 800734c:	f67f af40 	bls.w	80071d0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007350:	bf00      	nop
 8007352:	bf00      	nop
 8007354:	371c      	adds	r7, #28
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	40013800 	.word	0x40013800
 8007364:	40020000 	.word	0x40020000
 8007368:	40020400 	.word	0x40020400
 800736c:	40020800 	.word	0x40020800
 8007370:	40020c00 	.word	0x40020c00
 8007374:	40021000 	.word	0x40021000
 8007378:	40013c00 	.word	0x40013c00

0800737c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	460b      	mov	r3, r1
 8007386:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691a      	ldr	r2, [r3, #16]
 800738c:	887b      	ldrh	r3, [r7, #2]
 800738e:	4013      	ands	r3, r2
 8007390:	2b00      	cmp	r3, #0
 8007392:	d002      	beq.n	800739a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007394:	2301      	movs	r3, #1
 8007396:	73fb      	strb	r3, [r7, #15]
 8007398:	e001      	b.n	800739e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800739a:	2300      	movs	r3, #0
 800739c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800739e:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3714      	adds	r7, #20
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	807b      	strh	r3, [r7, #2]
 80073b8:	4613      	mov	r3, r2
 80073ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80073bc:	787b      	ldrb	r3, [r7, #1]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80073c2:	887a      	ldrh	r2, [r7, #2]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80073c8:	e003      	b.n	80073d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80073ca:	887b      	ldrh	r3, [r7, #2]
 80073cc:	041a      	lsls	r2, r3, #16
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	619a      	str	r2, [r3, #24]
}
 80073d2:	bf00      	nop
 80073d4:	370c      	adds	r7, #12
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr
	...

080073e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	4603      	mov	r3, r0
 80073e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80073ea:	4b08      	ldr	r3, [pc, #32]	@ (800740c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80073ec:	695a      	ldr	r2, [r3, #20]
 80073ee:	88fb      	ldrh	r3, [r7, #6]
 80073f0:	4013      	ands	r3, r2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d006      	beq.n	8007404 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80073f6:	4a05      	ldr	r2, [pc, #20]	@ (800740c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80073f8:	88fb      	ldrh	r3, [r7, #6]
 80073fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80073fc:	88fb      	ldrh	r3, [r7, #6]
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 f806 	bl	8007410 <HAL_GPIO_EXTI_Callback>
  }
}
 8007404:	bf00      	nop
 8007406:	3708      	adds	r7, #8
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	40013c00 	.word	0x40013c00

08007410 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	4603      	mov	r3, r0
 8007418:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800741a:	bf00      	nop
 800741c:	370c      	adds	r7, #12
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr
	...

08007428 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b086      	sub	sp, #24
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e267      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 0301 	and.w	r3, r3, #1
 8007442:	2b00      	cmp	r3, #0
 8007444:	d075      	beq.n	8007532 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007446:	4b88      	ldr	r3, [pc, #544]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	f003 030c 	and.w	r3, r3, #12
 800744e:	2b04      	cmp	r3, #4
 8007450:	d00c      	beq.n	800746c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007452:	4b85      	ldr	r3, [pc, #532]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800745a:	2b08      	cmp	r3, #8
 800745c:	d112      	bne.n	8007484 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800745e:	4b82      	ldr	r3, [pc, #520]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007466:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800746a:	d10b      	bne.n	8007484 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800746c:	4b7e      	ldr	r3, [pc, #504]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d05b      	beq.n	8007530 <HAL_RCC_OscConfig+0x108>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d157      	bne.n	8007530 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e242      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800748c:	d106      	bne.n	800749c <HAL_RCC_OscConfig+0x74>
 800748e:	4b76      	ldr	r3, [pc, #472]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a75      	ldr	r2, [pc, #468]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007494:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007498:	6013      	str	r3, [r2, #0]
 800749a:	e01d      	b.n	80074d8 <HAL_RCC_OscConfig+0xb0>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074a4:	d10c      	bne.n	80074c0 <HAL_RCC_OscConfig+0x98>
 80074a6:	4b70      	ldr	r3, [pc, #448]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a6f      	ldr	r2, [pc, #444]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80074b0:	6013      	str	r3, [r2, #0]
 80074b2:	4b6d      	ldr	r3, [pc, #436]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a6c      	ldr	r2, [pc, #432]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074bc:	6013      	str	r3, [r2, #0]
 80074be:	e00b      	b.n	80074d8 <HAL_RCC_OscConfig+0xb0>
 80074c0:	4b69      	ldr	r3, [pc, #420]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a68      	ldr	r2, [pc, #416]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074ca:	6013      	str	r3, [r2, #0]
 80074cc:	4b66      	ldr	r3, [pc, #408]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a65      	ldr	r2, [pc, #404]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80074d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d013      	beq.n	8007508 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074e0:	f7ff f822 	bl	8006528 <HAL_GetTick>
 80074e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074e6:	e008      	b.n	80074fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074e8:	f7ff f81e 	bl	8006528 <HAL_GetTick>
 80074ec:	4602      	mov	r2, r0
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	2b64      	cmp	r3, #100	@ 0x64
 80074f4:	d901      	bls.n	80074fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e207      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074fa:	4b5b      	ldr	r3, [pc, #364]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d0f0      	beq.n	80074e8 <HAL_RCC_OscConfig+0xc0>
 8007506:	e014      	b.n	8007532 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007508:	f7ff f80e 	bl	8006528 <HAL_GetTick>
 800750c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800750e:	e008      	b.n	8007522 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007510:	f7ff f80a 	bl	8006528 <HAL_GetTick>
 8007514:	4602      	mov	r2, r0
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	2b64      	cmp	r3, #100	@ 0x64
 800751c:	d901      	bls.n	8007522 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	e1f3      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007522:	4b51      	ldr	r3, [pc, #324]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1f0      	bne.n	8007510 <HAL_RCC_OscConfig+0xe8>
 800752e:	e000      	b.n	8007532 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007530:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 0302 	and.w	r3, r3, #2
 800753a:	2b00      	cmp	r3, #0
 800753c:	d063      	beq.n	8007606 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800753e:	4b4a      	ldr	r3, [pc, #296]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	f003 030c 	and.w	r3, r3, #12
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00b      	beq.n	8007562 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800754a:	4b47      	ldr	r3, [pc, #284]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007552:	2b08      	cmp	r3, #8
 8007554:	d11c      	bne.n	8007590 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007556:	4b44      	ldr	r3, [pc, #272]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d116      	bne.n	8007590 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007562:	4b41      	ldr	r3, [pc, #260]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d005      	beq.n	800757a <HAL_RCC_OscConfig+0x152>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d001      	beq.n	800757a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e1c7      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800757a:	4b3b      	ldr	r3, [pc, #236]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	00db      	lsls	r3, r3, #3
 8007588:	4937      	ldr	r1, [pc, #220]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 800758a:	4313      	orrs	r3, r2
 800758c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800758e:	e03a      	b.n	8007606 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d020      	beq.n	80075da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007598:	4b34      	ldr	r3, [pc, #208]	@ (800766c <HAL_RCC_OscConfig+0x244>)
 800759a:	2201      	movs	r2, #1
 800759c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800759e:	f7fe ffc3 	bl	8006528 <HAL_GetTick>
 80075a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075a4:	e008      	b.n	80075b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80075a6:	f7fe ffbf 	bl	8006528 <HAL_GetTick>
 80075aa:	4602      	mov	r2, r0
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d901      	bls.n	80075b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e1a8      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075b8:	4b2b      	ldr	r3, [pc, #172]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 0302 	and.w	r3, r3, #2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d0f0      	beq.n	80075a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075c4:	4b28      	ldr	r3, [pc, #160]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	691b      	ldr	r3, [r3, #16]
 80075d0:	00db      	lsls	r3, r3, #3
 80075d2:	4925      	ldr	r1, [pc, #148]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80075d4:	4313      	orrs	r3, r2
 80075d6:	600b      	str	r3, [r1, #0]
 80075d8:	e015      	b.n	8007606 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80075da:	4b24      	ldr	r3, [pc, #144]	@ (800766c <HAL_RCC_OscConfig+0x244>)
 80075dc:	2200      	movs	r2, #0
 80075de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075e0:	f7fe ffa2 	bl	8006528 <HAL_GetTick>
 80075e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075e6:	e008      	b.n	80075fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80075e8:	f7fe ff9e 	bl	8006528 <HAL_GetTick>
 80075ec:	4602      	mov	r2, r0
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	1ad3      	subs	r3, r2, r3
 80075f2:	2b02      	cmp	r3, #2
 80075f4:	d901      	bls.n	80075fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e187      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075fa:	4b1b      	ldr	r3, [pc, #108]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0302 	and.w	r3, r3, #2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1f0      	bne.n	80075e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 0308 	and.w	r3, r3, #8
 800760e:	2b00      	cmp	r3, #0
 8007610:	d036      	beq.n	8007680 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	695b      	ldr	r3, [r3, #20]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d016      	beq.n	8007648 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800761a:	4b15      	ldr	r3, [pc, #84]	@ (8007670 <HAL_RCC_OscConfig+0x248>)
 800761c:	2201      	movs	r2, #1
 800761e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007620:	f7fe ff82 	bl	8006528 <HAL_GetTick>
 8007624:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007626:	e008      	b.n	800763a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007628:	f7fe ff7e 	bl	8006528 <HAL_GetTick>
 800762c:	4602      	mov	r2, r0
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	1ad3      	subs	r3, r2, r3
 8007632:	2b02      	cmp	r3, #2
 8007634:	d901      	bls.n	800763a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e167      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800763a:	4b0b      	ldr	r3, [pc, #44]	@ (8007668 <HAL_RCC_OscConfig+0x240>)
 800763c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800763e:	f003 0302 	and.w	r3, r3, #2
 8007642:	2b00      	cmp	r3, #0
 8007644:	d0f0      	beq.n	8007628 <HAL_RCC_OscConfig+0x200>
 8007646:	e01b      	b.n	8007680 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007648:	4b09      	ldr	r3, [pc, #36]	@ (8007670 <HAL_RCC_OscConfig+0x248>)
 800764a:	2200      	movs	r2, #0
 800764c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800764e:	f7fe ff6b 	bl	8006528 <HAL_GetTick>
 8007652:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007654:	e00e      	b.n	8007674 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007656:	f7fe ff67 	bl	8006528 <HAL_GetTick>
 800765a:	4602      	mov	r2, r0
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	1ad3      	subs	r3, r2, r3
 8007660:	2b02      	cmp	r3, #2
 8007662:	d907      	bls.n	8007674 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007664:	2303      	movs	r3, #3
 8007666:	e150      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
 8007668:	40023800 	.word	0x40023800
 800766c:	42470000 	.word	0x42470000
 8007670:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007674:	4b88      	ldr	r3, [pc, #544]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007676:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007678:	f003 0302 	and.w	r3, r3, #2
 800767c:	2b00      	cmp	r3, #0
 800767e:	d1ea      	bne.n	8007656 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 0304 	and.w	r3, r3, #4
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 8097 	beq.w	80077bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800768e:	2300      	movs	r3, #0
 8007690:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007692:	4b81      	ldr	r3, [pc, #516]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10f      	bne.n	80076be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800769e:	2300      	movs	r3, #0
 80076a0:	60bb      	str	r3, [r7, #8]
 80076a2:	4b7d      	ldr	r3, [pc, #500]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 80076a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a6:	4a7c      	ldr	r2, [pc, #496]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 80076a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80076ae:	4b7a      	ldr	r3, [pc, #488]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 80076b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076b6:	60bb      	str	r3, [r7, #8]
 80076b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80076ba:	2301      	movs	r3, #1
 80076bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076be:	4b77      	ldr	r3, [pc, #476]	@ (800789c <HAL_RCC_OscConfig+0x474>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d118      	bne.n	80076fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80076ca:	4b74      	ldr	r3, [pc, #464]	@ (800789c <HAL_RCC_OscConfig+0x474>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a73      	ldr	r2, [pc, #460]	@ (800789c <HAL_RCC_OscConfig+0x474>)
 80076d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076d6:	f7fe ff27 	bl	8006528 <HAL_GetTick>
 80076da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076dc:	e008      	b.n	80076f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076de:	f7fe ff23 	bl	8006528 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d901      	bls.n	80076f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e10c      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076f0:	4b6a      	ldr	r3, [pc, #424]	@ (800789c <HAL_RCC_OscConfig+0x474>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d0f0      	beq.n	80076de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d106      	bne.n	8007712 <HAL_RCC_OscConfig+0x2ea>
 8007704:	4b64      	ldr	r3, [pc, #400]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007708:	4a63      	ldr	r2, [pc, #396]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 800770a:	f043 0301 	orr.w	r3, r3, #1
 800770e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007710:	e01c      	b.n	800774c <HAL_RCC_OscConfig+0x324>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	2b05      	cmp	r3, #5
 8007718:	d10c      	bne.n	8007734 <HAL_RCC_OscConfig+0x30c>
 800771a:	4b5f      	ldr	r3, [pc, #380]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 800771c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800771e:	4a5e      	ldr	r2, [pc, #376]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007720:	f043 0304 	orr.w	r3, r3, #4
 8007724:	6713      	str	r3, [r2, #112]	@ 0x70
 8007726:	4b5c      	ldr	r3, [pc, #368]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800772a:	4a5b      	ldr	r2, [pc, #364]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 800772c:	f043 0301 	orr.w	r3, r3, #1
 8007730:	6713      	str	r3, [r2, #112]	@ 0x70
 8007732:	e00b      	b.n	800774c <HAL_RCC_OscConfig+0x324>
 8007734:	4b58      	ldr	r3, [pc, #352]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007738:	4a57      	ldr	r2, [pc, #348]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 800773a:	f023 0301 	bic.w	r3, r3, #1
 800773e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007740:	4b55      	ldr	r3, [pc, #340]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007744:	4a54      	ldr	r2, [pc, #336]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007746:	f023 0304 	bic.w	r3, r3, #4
 800774a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d015      	beq.n	8007780 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007754:	f7fe fee8 	bl	8006528 <HAL_GetTick>
 8007758:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800775a:	e00a      	b.n	8007772 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800775c:	f7fe fee4 	bl	8006528 <HAL_GetTick>
 8007760:	4602      	mov	r2, r0
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800776a:	4293      	cmp	r3, r2
 800776c:	d901      	bls.n	8007772 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800776e:	2303      	movs	r3, #3
 8007770:	e0cb      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007772:	4b49      	ldr	r3, [pc, #292]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007776:	f003 0302 	and.w	r3, r3, #2
 800777a:	2b00      	cmp	r3, #0
 800777c:	d0ee      	beq.n	800775c <HAL_RCC_OscConfig+0x334>
 800777e:	e014      	b.n	80077aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007780:	f7fe fed2 	bl	8006528 <HAL_GetTick>
 8007784:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007786:	e00a      	b.n	800779e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007788:	f7fe fece 	bl	8006528 <HAL_GetTick>
 800778c:	4602      	mov	r2, r0
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	1ad3      	subs	r3, r2, r3
 8007792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007796:	4293      	cmp	r3, r2
 8007798:	d901      	bls.n	800779e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e0b5      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800779e:	4b3e      	ldr	r3, [pc, #248]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 80077a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077a2:	f003 0302 	and.w	r3, r3, #2
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1ee      	bne.n	8007788 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80077aa:	7dfb      	ldrb	r3, [r7, #23]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d105      	bne.n	80077bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077b0:	4b39      	ldr	r3, [pc, #228]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 80077b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b4:	4a38      	ldr	r2, [pc, #224]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 80077b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	699b      	ldr	r3, [r3, #24]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f000 80a1 	beq.w	8007908 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80077c6:	4b34      	ldr	r3, [pc, #208]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f003 030c 	and.w	r3, r3, #12
 80077ce:	2b08      	cmp	r3, #8
 80077d0:	d05c      	beq.n	800788c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	2b02      	cmp	r3, #2
 80077d8:	d141      	bne.n	800785e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077da:	4b31      	ldr	r3, [pc, #196]	@ (80078a0 <HAL_RCC_OscConfig+0x478>)
 80077dc:	2200      	movs	r2, #0
 80077de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077e0:	f7fe fea2 	bl	8006528 <HAL_GetTick>
 80077e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077e6:	e008      	b.n	80077fa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077e8:	f7fe fe9e 	bl	8006528 <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d901      	bls.n	80077fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80077f6:	2303      	movs	r3, #3
 80077f8:	e087      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077fa:	4b27      	ldr	r3, [pc, #156]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1f0      	bne.n	80077e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	69da      	ldr	r2, [r3, #28]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a1b      	ldr	r3, [r3, #32]
 800780e:	431a      	orrs	r2, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007814:	019b      	lsls	r3, r3, #6
 8007816:	431a      	orrs	r2, r3
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800781c:	085b      	lsrs	r3, r3, #1
 800781e:	3b01      	subs	r3, #1
 8007820:	041b      	lsls	r3, r3, #16
 8007822:	431a      	orrs	r2, r3
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007828:	061b      	lsls	r3, r3, #24
 800782a:	491b      	ldr	r1, [pc, #108]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 800782c:	4313      	orrs	r3, r2
 800782e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007830:	4b1b      	ldr	r3, [pc, #108]	@ (80078a0 <HAL_RCC_OscConfig+0x478>)
 8007832:	2201      	movs	r2, #1
 8007834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007836:	f7fe fe77 	bl	8006528 <HAL_GetTick>
 800783a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800783c:	e008      	b.n	8007850 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800783e:	f7fe fe73 	bl	8006528 <HAL_GetTick>
 8007842:	4602      	mov	r2, r0
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	1ad3      	subs	r3, r2, r3
 8007848:	2b02      	cmp	r3, #2
 800784a:	d901      	bls.n	8007850 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800784c:	2303      	movs	r3, #3
 800784e:	e05c      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007850:	4b11      	ldr	r3, [pc, #68]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007858:	2b00      	cmp	r3, #0
 800785a:	d0f0      	beq.n	800783e <HAL_RCC_OscConfig+0x416>
 800785c:	e054      	b.n	8007908 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800785e:	4b10      	ldr	r3, [pc, #64]	@ (80078a0 <HAL_RCC_OscConfig+0x478>)
 8007860:	2200      	movs	r2, #0
 8007862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007864:	f7fe fe60 	bl	8006528 <HAL_GetTick>
 8007868:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800786a:	e008      	b.n	800787e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800786c:	f7fe fe5c 	bl	8006528 <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	2b02      	cmp	r3, #2
 8007878:	d901      	bls.n	800787e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e045      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800787e:	4b06      	ldr	r3, [pc, #24]	@ (8007898 <HAL_RCC_OscConfig+0x470>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007886:	2b00      	cmp	r3, #0
 8007888:	d1f0      	bne.n	800786c <HAL_RCC_OscConfig+0x444>
 800788a:	e03d      	b.n	8007908 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d107      	bne.n	80078a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e038      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
 8007898:	40023800 	.word	0x40023800
 800789c:	40007000 	.word	0x40007000
 80078a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80078a4:	4b1b      	ldr	r3, [pc, #108]	@ (8007914 <HAL_RCC_OscConfig+0x4ec>)
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	699b      	ldr	r3, [r3, #24]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d028      	beq.n	8007904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078bc:	429a      	cmp	r2, r3
 80078be:	d121      	bne.n	8007904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d11a      	bne.n	8007904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80078d4:	4013      	ands	r3, r2
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80078da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80078dc:	4293      	cmp	r3, r2
 80078de:	d111      	bne.n	8007904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ea:	085b      	lsrs	r3, r3, #1
 80078ec:	3b01      	subs	r3, #1
 80078ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d107      	bne.n	8007904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007900:	429a      	cmp	r2, r3
 8007902:	d001      	beq.n	8007908 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	e000      	b.n	800790a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	3718      	adds	r7, #24
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	40023800 	.word	0x40023800

08007918 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	e0cc      	b.n	8007ac6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800792c:	4b68      	ldr	r3, [pc, #416]	@ (8007ad0 <HAL_RCC_ClockConfig+0x1b8>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f003 0307 	and.w	r3, r3, #7
 8007934:	683a      	ldr	r2, [r7, #0]
 8007936:	429a      	cmp	r2, r3
 8007938:	d90c      	bls.n	8007954 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800793a:	4b65      	ldr	r3, [pc, #404]	@ (8007ad0 <HAL_RCC_ClockConfig+0x1b8>)
 800793c:	683a      	ldr	r2, [r7, #0]
 800793e:	b2d2      	uxtb	r2, r2
 8007940:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007942:	4b63      	ldr	r3, [pc, #396]	@ (8007ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f003 0307 	and.w	r3, r3, #7
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	429a      	cmp	r2, r3
 800794e:	d001      	beq.n	8007954 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	e0b8      	b.n	8007ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0302 	and.w	r3, r3, #2
 800795c:	2b00      	cmp	r3, #0
 800795e:	d020      	beq.n	80079a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 0304 	and.w	r3, r3, #4
 8007968:	2b00      	cmp	r3, #0
 800796a:	d005      	beq.n	8007978 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800796c:	4b59      	ldr	r3, [pc, #356]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	4a58      	ldr	r2, [pc, #352]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007972:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007976:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f003 0308 	and.w	r3, r3, #8
 8007980:	2b00      	cmp	r3, #0
 8007982:	d005      	beq.n	8007990 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007984:	4b53      	ldr	r3, [pc, #332]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	4a52      	ldr	r2, [pc, #328]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800798a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800798e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007990:	4b50      	ldr	r3, [pc, #320]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	494d      	ldr	r1, [pc, #308]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800799e:	4313      	orrs	r3, r2
 80079a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d044      	beq.n	8007a38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d107      	bne.n	80079c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079b6:	4b47      	ldr	r3, [pc, #284]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d119      	bne.n	80079f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	e07f      	b.n	8007ac6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	d003      	beq.n	80079d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079d2:	2b03      	cmp	r3, #3
 80079d4:	d107      	bne.n	80079e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079d6:	4b3f      	ldr	r3, [pc, #252]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d109      	bne.n	80079f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	e06f      	b.n	8007ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079e6:	4b3b      	ldr	r3, [pc, #236]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 0302 	and.w	r3, r3, #2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d101      	bne.n	80079f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079f2:	2301      	movs	r3, #1
 80079f4:	e067      	b.n	8007ac6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80079f6:	4b37      	ldr	r3, [pc, #220]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f023 0203 	bic.w	r2, r3, #3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	4934      	ldr	r1, [pc, #208]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a04:	4313      	orrs	r3, r2
 8007a06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a08:	f7fe fd8e 	bl	8006528 <HAL_GetTick>
 8007a0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a0e:	e00a      	b.n	8007a26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a10:	f7fe fd8a 	bl	8006528 <HAL_GetTick>
 8007a14:	4602      	mov	r2, r0
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d901      	bls.n	8007a26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a22:	2303      	movs	r3, #3
 8007a24:	e04f      	b.n	8007ac6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a26:	4b2b      	ldr	r3, [pc, #172]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	f003 020c 	and.w	r2, r3, #12
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d1eb      	bne.n	8007a10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007a38:	4b25      	ldr	r3, [pc, #148]	@ (8007ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 0307 	and.w	r3, r3, #7
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d20c      	bcs.n	8007a60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a46:	4b22      	ldr	r3, [pc, #136]	@ (8007ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8007a48:	683a      	ldr	r2, [r7, #0]
 8007a4a:	b2d2      	uxtb	r2, r2
 8007a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a4e:	4b20      	ldr	r3, [pc, #128]	@ (8007ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 0307 	and.w	r3, r3, #7
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d001      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e032      	b.n	8007ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0304 	and.w	r3, r3, #4
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d008      	beq.n	8007a7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a6c:	4b19      	ldr	r3, [pc, #100]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	4916      	ldr	r1, [pc, #88]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0308 	and.w	r3, r3, #8
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d009      	beq.n	8007a9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a8a:	4b12      	ldr	r3, [pc, #72]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	00db      	lsls	r3, r3, #3
 8007a98:	490e      	ldr	r1, [pc, #56]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007a9e:	f000 f821 	bl	8007ae4 <HAL_RCC_GetSysClockFreq>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	091b      	lsrs	r3, r3, #4
 8007aaa:	f003 030f 	and.w	r3, r3, #15
 8007aae:	490a      	ldr	r1, [pc, #40]	@ (8007ad8 <HAL_RCC_ClockConfig+0x1c0>)
 8007ab0:	5ccb      	ldrb	r3, [r1, r3]
 8007ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ab6:	4a09      	ldr	r2, [pc, #36]	@ (8007adc <HAL_RCC_ClockConfig+0x1c4>)
 8007ab8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007aba:	4b09      	ldr	r3, [pc, #36]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1c8>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7fe fcee 	bl	80064a0 <HAL_InitTick>

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	40023c00 	.word	0x40023c00
 8007ad4:	40023800 	.word	0x40023800
 8007ad8:	0800b0d8 	.word	0x0800b0d8
 8007adc:	20000088 	.word	0x20000088
 8007ae0:	2000008c 	.word	0x2000008c

08007ae4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ae8:	b094      	sub	sp, #80	@ 0x50
 8007aea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007aec:	2300      	movs	r3, #0
 8007aee:	647b      	str	r3, [r7, #68]	@ 0x44
 8007af0:	2300      	movs	r3, #0
 8007af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007af4:	2300      	movs	r3, #0
 8007af6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007af8:	2300      	movs	r3, #0
 8007afa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007afc:	4b79      	ldr	r3, [pc, #484]	@ (8007ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	f003 030c 	and.w	r3, r3, #12
 8007b04:	2b08      	cmp	r3, #8
 8007b06:	d00d      	beq.n	8007b24 <HAL_RCC_GetSysClockFreq+0x40>
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	f200 80e1 	bhi.w	8007cd0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d002      	beq.n	8007b18 <HAL_RCC_GetSysClockFreq+0x34>
 8007b12:	2b04      	cmp	r3, #4
 8007b14:	d003      	beq.n	8007b1e <HAL_RCC_GetSysClockFreq+0x3a>
 8007b16:	e0db      	b.n	8007cd0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b18:	4b73      	ldr	r3, [pc, #460]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x204>)
 8007b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8007b1c:	e0db      	b.n	8007cd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b1e:	4b73      	ldr	r3, [pc, #460]	@ (8007cec <HAL_RCC_GetSysClockFreq+0x208>)
 8007b20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007b22:	e0d8      	b.n	8007cd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b24:	4b6f      	ldr	r3, [pc, #444]	@ (8007ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b2c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b2e:	4b6d      	ldr	r3, [pc, #436]	@ (8007ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d063      	beq.n	8007c02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b3a:	4b6a      	ldr	r3, [pc, #424]	@ (8007ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	099b      	lsrs	r3, r3, #6
 8007b40:	2200      	movs	r2, #0
 8007b42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b44:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b4e:	2300      	movs	r3, #0
 8007b50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007b56:	4622      	mov	r2, r4
 8007b58:	462b      	mov	r3, r5
 8007b5a:	f04f 0000 	mov.w	r0, #0
 8007b5e:	f04f 0100 	mov.w	r1, #0
 8007b62:	0159      	lsls	r1, r3, #5
 8007b64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b68:	0150      	lsls	r0, r2, #5
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	4621      	mov	r1, r4
 8007b70:	1a51      	subs	r1, r2, r1
 8007b72:	6139      	str	r1, [r7, #16]
 8007b74:	4629      	mov	r1, r5
 8007b76:	eb63 0301 	sbc.w	r3, r3, r1
 8007b7a:	617b      	str	r3, [r7, #20]
 8007b7c:	f04f 0200 	mov.w	r2, #0
 8007b80:	f04f 0300 	mov.w	r3, #0
 8007b84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007b88:	4659      	mov	r1, fp
 8007b8a:	018b      	lsls	r3, r1, #6
 8007b8c:	4651      	mov	r1, sl
 8007b8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007b92:	4651      	mov	r1, sl
 8007b94:	018a      	lsls	r2, r1, #6
 8007b96:	4651      	mov	r1, sl
 8007b98:	ebb2 0801 	subs.w	r8, r2, r1
 8007b9c:	4659      	mov	r1, fp
 8007b9e:	eb63 0901 	sbc.w	r9, r3, r1
 8007ba2:	f04f 0200 	mov.w	r2, #0
 8007ba6:	f04f 0300 	mov.w	r3, #0
 8007baa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007bae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007bb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007bb6:	4690      	mov	r8, r2
 8007bb8:	4699      	mov	r9, r3
 8007bba:	4623      	mov	r3, r4
 8007bbc:	eb18 0303 	adds.w	r3, r8, r3
 8007bc0:	60bb      	str	r3, [r7, #8]
 8007bc2:	462b      	mov	r3, r5
 8007bc4:	eb49 0303 	adc.w	r3, r9, r3
 8007bc8:	60fb      	str	r3, [r7, #12]
 8007bca:	f04f 0200 	mov.w	r2, #0
 8007bce:	f04f 0300 	mov.w	r3, #0
 8007bd2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007bd6:	4629      	mov	r1, r5
 8007bd8:	024b      	lsls	r3, r1, #9
 8007bda:	4621      	mov	r1, r4
 8007bdc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007be0:	4621      	mov	r1, r4
 8007be2:	024a      	lsls	r2, r1, #9
 8007be4:	4610      	mov	r0, r2
 8007be6:	4619      	mov	r1, r3
 8007be8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bea:	2200      	movs	r2, #0
 8007bec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007bf0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007bf4:	f7f8 fb4c 	bl	8000290 <__aeabi_uldivmod>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c00:	e058      	b.n	8007cb4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c02:	4b38      	ldr	r3, [pc, #224]	@ (8007ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	099b      	lsrs	r3, r3, #6
 8007c08:	2200      	movs	r2, #0
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	4611      	mov	r1, r2
 8007c0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007c12:	623b      	str	r3, [r7, #32]
 8007c14:	2300      	movs	r3, #0
 8007c16:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007c1c:	4642      	mov	r2, r8
 8007c1e:	464b      	mov	r3, r9
 8007c20:	f04f 0000 	mov.w	r0, #0
 8007c24:	f04f 0100 	mov.w	r1, #0
 8007c28:	0159      	lsls	r1, r3, #5
 8007c2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c2e:	0150      	lsls	r0, r2, #5
 8007c30:	4602      	mov	r2, r0
 8007c32:	460b      	mov	r3, r1
 8007c34:	4641      	mov	r1, r8
 8007c36:	ebb2 0a01 	subs.w	sl, r2, r1
 8007c3a:	4649      	mov	r1, r9
 8007c3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007c40:	f04f 0200 	mov.w	r2, #0
 8007c44:	f04f 0300 	mov.w	r3, #0
 8007c48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007c4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007c50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007c54:	ebb2 040a 	subs.w	r4, r2, sl
 8007c58:	eb63 050b 	sbc.w	r5, r3, fp
 8007c5c:	f04f 0200 	mov.w	r2, #0
 8007c60:	f04f 0300 	mov.w	r3, #0
 8007c64:	00eb      	lsls	r3, r5, #3
 8007c66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c6a:	00e2      	lsls	r2, r4, #3
 8007c6c:	4614      	mov	r4, r2
 8007c6e:	461d      	mov	r5, r3
 8007c70:	4643      	mov	r3, r8
 8007c72:	18e3      	adds	r3, r4, r3
 8007c74:	603b      	str	r3, [r7, #0]
 8007c76:	464b      	mov	r3, r9
 8007c78:	eb45 0303 	adc.w	r3, r5, r3
 8007c7c:	607b      	str	r3, [r7, #4]
 8007c7e:	f04f 0200 	mov.w	r2, #0
 8007c82:	f04f 0300 	mov.w	r3, #0
 8007c86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	028b      	lsls	r3, r1, #10
 8007c8e:	4621      	mov	r1, r4
 8007c90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007c94:	4621      	mov	r1, r4
 8007c96:	028a      	lsls	r2, r1, #10
 8007c98:	4610      	mov	r0, r2
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	61bb      	str	r3, [r7, #24]
 8007ca2:	61fa      	str	r2, [r7, #28]
 8007ca4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ca8:	f7f8 faf2 	bl	8000290 <__aeabi_uldivmod>
 8007cac:	4602      	mov	r2, r0
 8007cae:	460b      	mov	r3, r1
 8007cb0:	4613      	mov	r3, r2
 8007cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	0c1b      	lsrs	r3, r3, #16
 8007cba:	f003 0303 	and.w	r3, r3, #3
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	005b      	lsls	r3, r3, #1
 8007cc2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8007cc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007cc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ccc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007cce:	e002      	b.n	8007cd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007cd0:	4b05      	ldr	r3, [pc, #20]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x204>)
 8007cd2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007cd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3750      	adds	r7, #80	@ 0x50
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ce2:	bf00      	nop
 8007ce4:	40023800 	.word	0x40023800
 8007ce8:	00f42400 	.word	0x00f42400
 8007cec:	007a1200 	.word	0x007a1200

08007cf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007cf4:	4b03      	ldr	r3, [pc, #12]	@ (8007d04 <HAL_RCC_GetHCLKFreq+0x14>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	20000088 	.word	0x20000088

08007d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007d0c:	f7ff fff0 	bl	8007cf0 <HAL_RCC_GetHCLKFreq>
 8007d10:	4602      	mov	r2, r0
 8007d12:	4b05      	ldr	r3, [pc, #20]	@ (8007d28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	0a9b      	lsrs	r3, r3, #10
 8007d18:	f003 0307 	and.w	r3, r3, #7
 8007d1c:	4903      	ldr	r1, [pc, #12]	@ (8007d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d1e:	5ccb      	ldrb	r3, [r1, r3]
 8007d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	bd80      	pop	{r7, pc}
 8007d28:	40023800 	.word	0x40023800
 8007d2c:	0800b0e8 	.word	0x0800b0e8

08007d30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007d34:	f7ff ffdc 	bl	8007cf0 <HAL_RCC_GetHCLKFreq>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	4b05      	ldr	r3, [pc, #20]	@ (8007d50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	0b5b      	lsrs	r3, r3, #13
 8007d40:	f003 0307 	and.w	r3, r3, #7
 8007d44:	4903      	ldr	r1, [pc, #12]	@ (8007d54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d46:	5ccb      	ldrb	r3, [r1, r3]
 8007d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	40023800 	.word	0x40023800
 8007d54:	0800b0e8 	.word	0x0800b0e8

08007d58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b082      	sub	sp, #8
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d101      	bne.n	8007d6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e09b      	b.n	8007ea2 <HAL_SPI_Init+0x14a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d108      	bne.n	8007d84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d7a:	d009      	beq.n	8007d90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	61da      	str	r2, [r3, #28]
 8007d82:	e005      	b.n	8007d90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d126      	bne.n	8007df0 <HAL_SPI_Init+0x98>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a3f      	ldr	r2, [pc, #252]	@ (8007eac <HAL_SPI_Init+0x154>)
 8007dae:	659a      	str	r2, [r3, #88]	@ 0x58
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a3f      	ldr	r2, [pc, #252]	@ (8007eb0 <HAL_SPI_Init+0x158>)
 8007db4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a3e      	ldr	r2, [pc, #248]	@ (8007eb4 <HAL_SPI_Init+0x15c>)
 8007dba:	661a      	str	r2, [r3, #96]	@ 0x60
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a3e      	ldr	r2, [pc, #248]	@ (8007eb8 <HAL_SPI_Init+0x160>)
 8007dc0:	665a      	str	r2, [r3, #100]	@ 0x64
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4a3d      	ldr	r2, [pc, #244]	@ (8007ebc <HAL_SPI_Init+0x164>)
 8007dc6:	669a      	str	r2, [r3, #104]	@ 0x68
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a3d      	ldr	r2, [pc, #244]	@ (8007ec0 <HAL_SPI_Init+0x168>)
 8007dcc:	66da      	str	r2, [r3, #108]	@ 0x6c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a3c      	ldr	r2, [pc, #240]	@ (8007ec4 <HAL_SPI_Init+0x16c>)
 8007dd2:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a3c      	ldr	r2, [pc, #240]	@ (8007ec8 <HAL_SPI_Init+0x170>)
 8007dd8:	675a      	str	r2, [r3, #116]	@ 0x74

    if (hspi->MspInitCallback == NULL)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d102      	bne.n	8007de8 <HAL_SPI_Init+0x90>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a39      	ldr	r2, [pc, #228]	@ (8007ecc <HAL_SPI_Init+0x174>)
 8007de6:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2202      	movs	r2, #2
 8007df4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007e18:	431a      	orrs	r2, r3
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	68db      	ldr	r3, [r3, #12]
 8007e1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e22:	431a      	orrs	r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	691b      	ldr	r3, [r3, #16]
 8007e28:	f003 0302 	and.w	r3, r3, #2
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	695b      	ldr	r3, [r3, #20]
 8007e32:	f003 0301 	and.w	r3, r3, #1
 8007e36:	431a      	orrs	r2, r3
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e40:	431a      	orrs	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	69db      	ldr	r3, [r3, #28]
 8007e46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e4a:	431a      	orrs	r2, r3
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6a1b      	ldr	r3, [r3, #32]
 8007e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e54:	ea42 0103 	orr.w	r1, r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	430a      	orrs	r2, r1
 8007e66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	0c1b      	lsrs	r3, r3, #16
 8007e6e:	f003 0104 	and.w	r1, r3, #4
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e76:	f003 0210 	and.w	r2, r3, #16
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	430a      	orrs	r2, r1
 8007e80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	69da      	ldr	r2, [r3, #28]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3708      	adds	r7, #8
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
 8007eaa:	bf00      	nop
 8007eac:	08008121 	.word	0x08008121
 8007eb0:	08008135 	.word	0x08008135
 8007eb4:	08008149 	.word	0x08008149
 8007eb8:	0800815d 	.word	0x0800815d
 8007ebc:	08008171 	.word	0x08008171
 8007ec0:	08008185 	.word	0x08008185
 8007ec4:	08008199 	.word	0x08008199
 8007ec8:	080081ad 	.word	0x080081ad
 8007ecc:	08005fd1 	.word	0x08005fd1

08007ed0 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b082      	sub	sp, #8
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e022      	b.n	8007f28 <HAL_SPI_DeInit+0x58>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2202      	movs	r2, #2
 8007ee6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ef8:	601a      	str	r2, [r3, #0]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  if (hspi->MspDeInitCallback == NULL)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d102      	bne.n	8007f08 <HAL_SPI_DeInit+0x38>
  {
    hspi->MspDeInitCallback = HAL_SPI_MspDeInit; /* Legacy weak MspDeInit  */
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a0a      	ldr	r2, [pc, #40]	@ (8007f30 <HAL_SPI_DeInit+0x60>)
 8007f06:	67da      	str	r2, [r3, #124]	@ 0x7c
  }

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	4798      	blx	r3
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2200      	movs	r2, #0
 8007f14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007f26:	2300      	movs	r3, #0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3708      	adds	r7, #8
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	08006071 	.word	0x08006071

08007f34 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b088      	sub	sp, #32
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007f4c:	69bb      	ldr	r3, [r7, #24]
 8007f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d10e      	bne.n	8007f74 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007f56:	69bb      	ldr	r3, [r7, #24]
 8007f58:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d009      	beq.n	8007f74 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d004      	beq.n	8007f74 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	4798      	blx	r3
    return;
 8007f72:	e0cf      	b.n	8008114 <HAL_SPI_IRQHandler+0x1e0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	f003 0302 	and.w	r3, r3, #2
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d009      	beq.n	8007f92 <HAL_SPI_IRQHandler+0x5e>
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d004      	beq.n	8007f92 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	4798      	blx	r3
    return;
 8007f90:	e0c0      	b.n	8008114 <HAL_SPI_IRQHandler+0x1e0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	f003 0320 	and.w	r3, r3, #32
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d10a      	bne.n	8007fb2 <HAL_SPI_IRQHandler+0x7e>
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d105      	bne.n	8007fb2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007fa6:	69bb      	ldr	r3, [r7, #24]
 8007fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	f000 80b1 	beq.w	8008114 <HAL_SPI_IRQHandler+0x1e0>
 8007fb2:	69fb      	ldr	r3, [r7, #28]
 8007fb4:	f003 0320 	and.w	r3, r3, #32
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f000 80ab 	beq.w	8008114 <HAL_SPI_IRQHandler+0x1e0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d023      	beq.n	8008010 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	2b03      	cmp	r3, #3
 8007fd2:	d011      	beq.n	8007ff8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fd8:	f043 0204 	orr.w	r2, r3, #4
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	617b      	str	r3, [r7, #20]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	617b      	str	r3, [r7, #20]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	617b      	str	r3, [r7, #20]
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	e00b      	b.n	8008010 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	613b      	str	r3, [r7, #16]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	68db      	ldr	r3, [r3, #12]
 8008002:	613b      	str	r3, [r7, #16]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	613b      	str	r3, [r7, #16]
 800800c:	693b      	ldr	r3, [r7, #16]
        return;
 800800e:	e081      	b.n	8008114 <HAL_SPI_IRQHandler+0x1e0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	f003 0320 	and.w	r3, r3, #32
 8008016:	2b00      	cmp	r3, #0
 8008018:	d014      	beq.n	8008044 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800801e:	f043 0201 	orr.w	r2, r3, #1
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008026:	2300      	movs	r3, #0
 8008028:	60fb      	str	r3, [r7, #12]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	60fb      	str	r3, [r7, #12]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008040:	601a      	str	r2, [r3, #0]
 8008042:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00c      	beq.n	8008068 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008052:	f043 0208 	orr.w	r2, r3, #8
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800805a:	2300      	movs	r3, #0
 800805c:	60bb      	str	r3, [r7, #8]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	60bb      	str	r3, [r7, #8]
 8008066:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800806c:	2b00      	cmp	r3, #0
 800806e:	d050      	beq.n	8008112 <HAL_SPI_IRQHandler+0x1de>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	685a      	ldr	r2, [r3, #4]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800807e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	f003 0302 	and.w	r3, r3, #2
 800808e:	2b00      	cmp	r3, #0
 8008090:	d104      	bne.n	800809c <HAL_SPI_IRQHandler+0x168>
 8008092:	69fb      	ldr	r3, [r7, #28]
 8008094:	f003 0301 	and.w	r3, r3, #1
 8008098:	2b00      	cmp	r3, #0
 800809a:	d034      	beq.n	8008106 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	685a      	ldr	r2, [r3, #4]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f022 0203 	bic.w	r2, r2, #3
 80080aa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d011      	beq.n	80080d8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080b8:	4a18      	ldr	r2, [pc, #96]	@ (800811c <HAL_SPI_IRQHandler+0x1e8>)
 80080ba:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080c0:	4618      	mov	r0, r3
 80080c2:	f7fe fd32 	bl	8006b2a <HAL_DMA_Abort_IT>
 80080c6:	4603      	mov	r3, r0
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d005      	beq.n	80080d8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d017      	beq.n	8008110 <HAL_SPI_IRQHandler+0x1dc>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080e4:	4a0d      	ldr	r2, [pc, #52]	@ (800811c <HAL_SPI_IRQHandler+0x1e8>)
 80080e6:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7fe fd1c 	bl	8006b2a <HAL_DMA_Abort_IT>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00b      	beq.n	8008110 <HAL_SPI_IRQHandler+0x1dc>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8008104:	e004      	b.n	8008110 <HAL_SPI_IRQHandler+0x1dc>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800810e:	e000      	b.n	8008112 <HAL_SPI_IRQHandler+0x1de>
        if (hspi->hdmatx != NULL)
 8008110:	bf00      	nop
    return;
 8008112:	bf00      	nop
  }
}
 8008114:	3720      	adds	r7, #32
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
 800811a:	bf00      	nop
 800811c:	080081c1 	.word	0x080081c1

08008120 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008134:	b480      	push	{r7}
 8008136:	b083      	sub	sp, #12
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800813c:	bf00      	nop
 800813e:	370c      	adds	r7, #12
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008150:	bf00      	nop
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008164:	bf00      	nop
 8008166:	370c      	adds	r7, #12
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8008178:	bf00      	nop
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008184:	b480      	push	{r7}
 8008186:	b083      	sub	sp, #12
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800818c:	bf00      	nop
 800818e:	370c      	adds	r7, #12
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr

08008198 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80081a0:	bf00      	nop
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80081b4:	bf00      	nop
 80081b6:	370c      	adds	r7, #12
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081cc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2200      	movs	r2, #0
 80081d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80081e2:	bf00      	nop
 80081e4:	3710      	adds	r7, #16
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
	...

080081ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b082      	sub	sp, #8
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d101      	bne.n	80081fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081fa:	2301      	movs	r3, #1
 80081fc:	e04c      	b.n	8008298 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b00      	cmp	r3, #0
 8008208:	d111      	bne.n	800822e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 fd3a 	bl	8008c8c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800821c:	2b00      	cmp	r3, #0
 800821e:	d102      	bne.n	8008226 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	4a1f      	ldr	r2, [pc, #124]	@ (80082a0 <HAL_TIM_Base_Init+0xb4>)
 8008224:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2202      	movs	r2, #2
 8008232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	3304      	adds	r3, #4
 800823e:	4619      	mov	r1, r3
 8008240:	4610      	mov	r0, r2
 8008242:	f000 fc97 	bl	8008b74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2201      	movs	r2, #1
 800824a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2201      	movs	r2, #1
 8008252:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2201      	movs	r2, #1
 800825a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2201      	movs	r2, #1
 8008262:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2201      	movs	r2, #1
 800826a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2201      	movs	r2, #1
 8008272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2201      	movs	r2, #1
 800827a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2201      	movs	r2, #1
 8008282:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2201      	movs	r2, #1
 800828a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2201      	movs	r2, #1
 8008292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3708      	adds	r7, #8
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	080060b5 	.word	0x080060b5

080082a4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80082ac:	bf00      	nop
 80082ae:	370c      	adds	r7, #12
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <HAL_TIM_OC_MspDeInit>:
  * @brief  DeInitializes TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspDeInit could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b083      	sub	sp, #12
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80082fc:	bf00      	nop
 80082fe:	370c      	adds	r7, #12
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <HAL_TIM_IC_MspDeInit>:
  * @brief  DeInitializes TIM Input Capture MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008308:	b480      	push	{r7}
 800830a:	b083      	sub	sp, #12
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspDeInit could be implemented in the user file
   */
}
 8008310:	bf00      	nop
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008324:	bf00      	nop
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <HAL_TIM_OnePulse_MspDeInit>:
  * @brief  DeInitializes TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008330:	b480      	push	{r7}
 8008332:	b083      	sub	sp, #12
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
   */
}
 8008338:	bf00      	nop
 800833a:	370c      	adds	r7, #12
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 8008344:	b480      	push	{r7}
 8008346:	b083      	sub	sp, #12
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 800834c:	bf00      	nop
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <HAL_TIM_Encoder_MspDeInit>:
  * @brief  DeInitializes TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008358:	b480      	push	{r7}
 800835a:	b083      	sub	sp, #12
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
   */
}
 8008360:	bf00      	nop
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	691b      	ldr	r3, [r3, #16]
 8008382:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	f003 0302 	and.w	r3, r3, #2
 800838a:	2b00      	cmp	r3, #0
 800838c:	d026      	beq.n	80083dc <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f003 0302 	and.w	r3, r3, #2
 8008394:	2b00      	cmp	r3, #0
 8008396:	d021      	beq.n	80083dc <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f06f 0202 	mvn.w	r2, #2
 80083a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2201      	movs	r2, #1
 80083a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	699b      	ldr	r3, [r3, #24]
 80083ae:	f003 0303 	and.w	r3, r3, #3
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d005      	beq.n	80083c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	4798      	blx	r3
 80083c0:	e009      	b.n	80083d6 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2200      	movs	r2, #0
 80083da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	f003 0304 	and.w	r3, r3, #4
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d026      	beq.n	8008434 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f003 0304 	and.w	r3, r3, #4
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d021      	beq.n	8008434 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f06f 0204 	mvn.w	r2, #4
 80083f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2202      	movs	r2, #2
 80083fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800840a:	2b00      	cmp	r3, #0
 800840c:	d005      	beq.n	800841a <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	4798      	blx	r3
 8008418:	e009      	b.n	800842e <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	f003 0308 	and.w	r3, r3, #8
 800843a:	2b00      	cmp	r3, #0
 800843c:	d026      	beq.n	800848c <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f003 0308 	and.w	r3, r3, #8
 8008444:	2b00      	cmp	r3, #0
 8008446:	d021      	beq.n	800848c <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f06f 0208 	mvn.w	r2, #8
 8008450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2204      	movs	r2, #4
 8008456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	69db      	ldr	r3, [r3, #28]
 800845e:	f003 0303 	and.w	r3, r3, #3
 8008462:	2b00      	cmp	r3, #0
 8008464:	d005      	beq.n	8008472 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	4798      	blx	r3
 8008470:	e009      	b.n	8008486 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	f003 0310 	and.w	r3, r3, #16
 8008492:	2b00      	cmp	r3, #0
 8008494:	d026      	beq.n	80084e4 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f003 0310 	and.w	r3, r3, #16
 800849c:	2b00      	cmp	r3, #0
 800849e:	d021      	beq.n	80084e4 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f06f 0210 	mvn.w	r2, #16
 80084a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2208      	movs	r2, #8
 80084ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	69db      	ldr	r3, [r3, #28]
 80084b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d005      	beq.n	80084ca <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	4798      	blx	r3
 80084c8:	e009      	b.n	80084de <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	f003 0301 	and.w	r3, r3, #1
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00e      	beq.n	800850c <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f003 0301 	and.w	r3, r3, #1
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d009      	beq.n	800850c <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f06f 0201 	mvn.w	r2, #1
 8008500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00e      	beq.n	8008534 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800851c:	2b00      	cmp	r3, #0
 800851e:	d009      	beq.n	8008534 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800853a:	2b00      	cmp	r3, #0
 800853c:	d00e      	beq.n	800855c <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008544:	2b00      	cmp	r3, #0
 8008546:	d009      	beq.n	800855c <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	f003 0320 	and.w	r3, r3, #32
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00e      	beq.n	8008584 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f003 0320 	and.w	r3, r3, #32
 800856c:	2b00      	cmp	r3, #0
 800856e:	d009      	beq.n	8008584 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f06f 0220 	mvn.w	r2, #32
 8008578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008584:	bf00      	nop
 8008586:	3710      	adds	r7, #16
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b083      	sub	sp, #12
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80085bc:	bf00      	nop
 80085be:	370c      	adds	r7, #12
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b083      	sub	sp, #12
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80085d0:	bf00      	nop
 80085d2:	370c      	adds	r7, #12
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr

080085dc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80085dc:	b480      	push	{r7}
 80085de:	b083      	sub	sp, #12
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80085e4:	bf00      	nop
 80085e6:	370c      	adds	r7, #12
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr

080085f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b083      	sub	sp, #12
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80085f8:	bf00      	nop
 80085fa:	370c      	adds	r7, #12
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr

08008604 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008604:	b480      	push	{r7}
 8008606:	b083      	sub	sp, #12
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800860c:	bf00      	nop
 800860e:	370c      	adds	r7, #12
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008620:	bf00      	nop
 8008622:	370c      	adds	r7, #12
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800862c:	b480      	push	{r7}
 800862e:	b087      	sub	sp, #28
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	460b      	mov	r3, r1
 8008636:	607a      	str	r2, [r7, #4]
 8008638:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800863a:	2300      	movs	r3, #0
 800863c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	e125      	b.n	8008894 <HAL_TIM_RegisterCallback+0x268>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800864e:	b2db      	uxtb	r3, r3
 8008650:	2b01      	cmp	r3, #1
 8008652:	f040 80b9 	bne.w	80087c8 <HAL_TIM_RegisterCallback+0x19c>
  {
    switch (CallbackID)
 8008656:	7afb      	ldrb	r3, [r7, #11]
 8008658:	2b1a      	cmp	r3, #26
 800865a:	f200 80b2 	bhi.w	80087c2 <HAL_TIM_RegisterCallback+0x196>
 800865e:	a201      	add	r2, pc, #4	@ (adr r2, 8008664 <HAL_TIM_RegisterCallback+0x38>)
 8008660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008664:	080086d1 	.word	0x080086d1
 8008668:	080086d9 	.word	0x080086d9
 800866c:	080086e1 	.word	0x080086e1
 8008670:	080086e9 	.word	0x080086e9
 8008674:	080086f1 	.word	0x080086f1
 8008678:	080086f9 	.word	0x080086f9
 800867c:	08008701 	.word	0x08008701
 8008680:	08008709 	.word	0x08008709
 8008684:	08008711 	.word	0x08008711
 8008688:	08008719 	.word	0x08008719
 800868c:	08008721 	.word	0x08008721
 8008690:	08008729 	.word	0x08008729
 8008694:	08008731 	.word	0x08008731
 8008698:	08008739 	.word	0x08008739
 800869c:	08008741 	.word	0x08008741
 80086a0:	0800874b 	.word	0x0800874b
 80086a4:	08008755 	.word	0x08008755
 80086a8:	0800875f 	.word	0x0800875f
 80086ac:	08008769 	.word	0x08008769
 80086b0:	08008773 	.word	0x08008773
 80086b4:	0800877d 	.word	0x0800877d
 80086b8:	08008787 	.word	0x08008787
 80086bc:	08008791 	.word	0x08008791
 80086c0:	0800879b 	.word	0x0800879b
 80086c4:	080087a5 	.word	0x080087a5
 80086c8:	080087af 	.word	0x080087af
 80086cc:	080087b9 	.word	0x080087b9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 80086d6:	e0dc      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80086de:	e0d8      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80086e6:	e0d4      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80086ee:	e0d0      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	687a      	ldr	r2, [r7, #4]
 80086f4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80086f6:	e0cc      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80086fe:	e0c8      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008706:	e0c4      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800870e:	e0c0      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008716:	e0bc      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800871e:	e0b8      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008726:	e0b4      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800872e:	e0b0      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008736:	e0ac      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800873e:	e0a8      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	687a      	ldr	r2, [r7, #4]
 8008744:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008748:	e0a3      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8008752:	e09e      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800875c:	e099      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8008766:	e094      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	687a      	ldr	r2, [r7, #4]
 800876c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8008770:	e08f      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800877a:	e08a      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8008784:	e085      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800878e:	e080      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008798:	e07b      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	687a      	ldr	r2, [r7, #4]
 800879e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80087a2:	e076      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80087ac:	e071      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80087b6:	e06c      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80087c0:	e067      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80087c2:	2301      	movs	r3, #1
 80087c4:	75fb      	strb	r3, [r7, #23]
        break;
 80087c6:	e064      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d15c      	bne.n	800888e <HAL_TIM_RegisterCallback+0x262>
  {
    switch (CallbackID)
 80087d4:	7afb      	ldrb	r3, [r7, #11]
 80087d6:	2b0d      	cmp	r3, #13
 80087d8:	d856      	bhi.n	8008888 <HAL_TIM_RegisterCallback+0x25c>
 80087da:	a201      	add	r2, pc, #4	@ (adr r2, 80087e0 <HAL_TIM_RegisterCallback+0x1b4>)
 80087dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e0:	08008819 	.word	0x08008819
 80087e4:	08008821 	.word	0x08008821
 80087e8:	08008829 	.word	0x08008829
 80087ec:	08008831 	.word	0x08008831
 80087f0:	08008839 	.word	0x08008839
 80087f4:	08008841 	.word	0x08008841
 80087f8:	08008849 	.word	0x08008849
 80087fc:	08008851 	.word	0x08008851
 8008800:	08008859 	.word	0x08008859
 8008804:	08008861 	.word	0x08008861
 8008808:	08008869 	.word	0x08008869
 800880c:	08008871 	.word	0x08008871
 8008810:	08008879 	.word	0x08008879
 8008814:	08008881 	.word	0x08008881
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 800881e:	e038      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008826:	e034      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800882e:	e030      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008836:	e02c      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800883e:	e028      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	687a      	ldr	r2, [r7, #4]
 8008844:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008846:	e024      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800884e:	e020      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008856:	e01c      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800885e:	e018      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008866:	e014      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800886e:	e010      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008876:	e00c      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800887e:	e008      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008886:	e004      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008888:	2301      	movs	r3, #1
 800888a:	75fb      	strb	r3, [r7, #23]
        break;
 800888c:	e001      	b.n	8008892 <HAL_TIM_RegisterCallback+0x266>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800888e:	2301      	movs	r3, #1
 8008890:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008892:	7dfb      	ldrb	r3, [r7, #23]
}
 8008894:	4618      	mov	r0, r3
 8008896:	371c      	adds	r7, #28
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <HAL_TIM_UnRegisterCallback>:
  *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
  *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b085      	sub	sp, #20
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	460b      	mov	r3, r1
 80088aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80088ac:	2300      	movs	r3, #0
 80088ae:	73fb      	strb	r3, [r7, #15]

  if (htim->State == HAL_TIM_STATE_READY)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	f040 80b9 	bne.w	8008a30 <HAL_TIM_UnRegisterCallback+0x190>
  {
    switch (CallbackID)
 80088be:	78fb      	ldrb	r3, [r7, #3]
 80088c0:	2b1a      	cmp	r3, #26
 80088c2:	f200 80b2 	bhi.w	8008a2a <HAL_TIM_UnRegisterCallback+0x18a>
 80088c6:	a201      	add	r2, pc, #4	@ (adr r2, 80088cc <HAL_TIM_UnRegisterCallback+0x2c>)
 80088c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088cc:	08008939 	.word	0x08008939
 80088d0:	08008941 	.word	0x08008941
 80088d4:	08008949 	.word	0x08008949
 80088d8:	08008951 	.word	0x08008951
 80088dc:	08008959 	.word	0x08008959
 80088e0:	08008961 	.word	0x08008961
 80088e4:	08008969 	.word	0x08008969
 80088e8:	08008971 	.word	0x08008971
 80088ec:	08008979 	.word	0x08008979
 80088f0:	08008981 	.word	0x08008981
 80088f4:	08008989 	.word	0x08008989
 80088f8:	08008991 	.word	0x08008991
 80088fc:	08008999 	.word	0x08008999
 8008900:	080089a1 	.word	0x080089a1
 8008904:	080089a9 	.word	0x080089a9
 8008908:	080089b3 	.word	0x080089b3
 800890c:	080089bd 	.word	0x080089bd
 8008910:	080089c7 	.word	0x080089c7
 8008914:	080089d1 	.word	0x080089d1
 8008918:	080089db 	.word	0x080089db
 800891c:	080089e5 	.word	0x080089e5
 8008920:	080089ef 	.word	0x080089ef
 8008924:	080089f9 	.word	0x080089f9
 8008928:	08008a03 	.word	0x08008a03
 800892c:	08008a0d 	.word	0x08008a0d
 8008930:	08008a17 	.word	0x08008a17
 8008934:	08008a21 	.word	0x08008a21
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        /* Legacy weak Base MspInit Callback */
        htim->Base_MspInitCallback              = HAL_TIM_Base_MspInit;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a73      	ldr	r2, [pc, #460]	@ (8008b08 <HAL_TIM_UnRegisterCallback+0x268>)
 800893c:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 800893e:	e0dc      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        /* Legacy weak Base Msp DeInit Callback */
        htim->Base_MspDeInitCallback            = HAL_TIM_Base_MspDeInit;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	4a72      	ldr	r2, [pc, #456]	@ (8008b0c <HAL_TIM_UnRegisterCallback+0x26c>)
 8008944:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008946:	e0d8      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        /* Legacy weak IC Msp Init Callback */
        htim->IC_MspInitCallback                = HAL_TIM_IC_MspInit;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	4a71      	ldr	r2, [pc, #452]	@ (8008b10 <HAL_TIM_UnRegisterCallback+0x270>)
 800894c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800894e:	e0d4      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        /* Legacy weak IC Msp DeInit Callback */
        htim->IC_MspDeInitCallback              = HAL_TIM_IC_MspDeInit;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	4a70      	ldr	r2, [pc, #448]	@ (8008b14 <HAL_TIM_UnRegisterCallback+0x274>)
 8008954:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008956:	e0d0      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        /* Legacy weak OC Msp Init Callback */
        htim->OC_MspInitCallback                = HAL_TIM_OC_MspInit;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	4a6f      	ldr	r2, [pc, #444]	@ (8008b18 <HAL_TIM_UnRegisterCallback+0x278>)
 800895c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800895e:	e0cc      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        /* Legacy weak OC Msp DeInit Callback */
        htim->OC_MspDeInitCallback              = HAL_TIM_OC_MspDeInit;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	4a6e      	ldr	r2, [pc, #440]	@ (8008b1c <HAL_TIM_UnRegisterCallback+0x27c>)
 8008964:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008966:	e0c8      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        /* Legacy weak PWM Msp Init Callback */
        htim->PWM_MspInitCallback               = HAL_TIM_PWM_MspInit;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a6d      	ldr	r2, [pc, #436]	@ (8008b20 <HAL_TIM_UnRegisterCallback+0x280>)
 800896c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800896e:	e0c4      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        /* Legacy weak PWM Msp DeInit Callback */
        htim->PWM_MspDeInitCallback             = HAL_TIM_PWM_MspDeInit;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a6c      	ldr	r2, [pc, #432]	@ (8008b24 <HAL_TIM_UnRegisterCallback+0x284>)
 8008974:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008976:	e0c0      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        /* Legacy weak One Pulse Msp Init Callback */
        htim->OnePulse_MspInitCallback          = HAL_TIM_OnePulse_MspInit;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	4a6b      	ldr	r2, [pc, #428]	@ (8008b28 <HAL_TIM_UnRegisterCallback+0x288>)
 800897c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800897e:	e0bc      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        /* Legacy weak One Pulse Msp DeInit Callback */
        htim->OnePulse_MspDeInitCallback        = HAL_TIM_OnePulse_MspDeInit;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a6a      	ldr	r2, [pc, #424]	@ (8008b2c <HAL_TIM_UnRegisterCallback+0x28c>)
 8008984:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008986:	e0b8      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        /* Legacy weak Encoder Msp Init Callback */
        htim->Encoder_MspInitCallback           = HAL_TIM_Encoder_MspInit;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	4a69      	ldr	r2, [pc, #420]	@ (8008b30 <HAL_TIM_UnRegisterCallback+0x290>)
 800898c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800898e:	e0b4      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        /* Legacy weak Encoder Msp DeInit Callback */
        htim->Encoder_MspDeInitCallback         = HAL_TIM_Encoder_MspDeInit;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	4a68      	ldr	r2, [pc, #416]	@ (8008b34 <HAL_TIM_UnRegisterCallback+0x294>)
 8008994:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008996:	e0b0      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        /* Legacy weak Hall Sensor Msp Init Callback */
        htim->HallSensor_MspInitCallback        = HAL_TIMEx_HallSensor_MspInit;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	4a67      	ldr	r2, [pc, #412]	@ (8008b38 <HAL_TIM_UnRegisterCallback+0x298>)
 800899c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800899e:	e0ac      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        /* Legacy weak Hall Sensor Msp DeInit Callback */
        htim->HallSensor_MspDeInitCallback      = HAL_TIMEx_HallSensor_MspDeInit;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	4a66      	ldr	r2, [pc, #408]	@ (8008b3c <HAL_TIM_UnRegisterCallback+0x29c>)
 80089a4:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80089a6:	e0a8      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        /* Legacy weak Period Elapsed Callback */
        htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	4a65      	ldr	r2, [pc, #404]	@ (8008b40 <HAL_TIM_UnRegisterCallback+0x2a0>)
 80089ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80089b0:	e0a3      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        /* Legacy weak Period Elapsed half complete Callback */
        htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4a63      	ldr	r2, [pc, #396]	@ (8008b44 <HAL_TIM_UnRegisterCallback+0x2a4>)
 80089b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 80089ba:	e09e      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_TRIGGER_CB_ID :
        /* Legacy weak Trigger Callback */
        htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a62      	ldr	r2, [pc, #392]	@ (8008b48 <HAL_TIM_UnRegisterCallback+0x2a8>)
 80089c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 80089c4:	e099      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        /* Legacy weak Trigger half complete Callback */
        htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	4a60      	ldr	r2, [pc, #384]	@ (8008b4c <HAL_TIM_UnRegisterCallback+0x2ac>)
 80089ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 80089ce:	e094      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        /* Legacy weak IC Capture Callback */
        htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a5f      	ldr	r2, [pc, #380]	@ (8008b50 <HAL_TIM_UnRegisterCallback+0x2b0>)
 80089d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 80089d8:	e08f      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        /* Legacy weak IC Capture half complete Callback */
        htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a5d      	ldr	r2, [pc, #372]	@ (8008b54 <HAL_TIM_UnRegisterCallback+0x2b4>)
 80089de:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80089e2:	e08a      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        /* Legacy weak OC Delay Elapsed Callback */
        htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	4a5c      	ldr	r2, [pc, #368]	@ (8008b58 <HAL_TIM_UnRegisterCallback+0x2b8>)
 80089e8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80089ec:	e085      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        /* Legacy weak PWM Pulse Finished Callback */
        htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	4a5a      	ldr	r2, [pc, #360]	@ (8008b5c <HAL_TIM_UnRegisterCallback+0x2bc>)
 80089f2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80089f6:	e080      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        /* Legacy weak PWM Pulse Finished half complete Callback */
        htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	4a59      	ldr	r2, [pc, #356]	@ (8008b60 <HAL_TIM_UnRegisterCallback+0x2c0>)
 80089fc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008a00:	e07b      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ERROR_CB_ID :
        /* Legacy weak Error Callback */
        htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a57      	ldr	r2, [pc, #348]	@ (8008b64 <HAL_TIM_UnRegisterCallback+0x2c4>)
 8008a06:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8008a0a:	e076      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_COMMUTATION_CB_ID :
        /* Legacy weak Commutation Callback */
        htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	4a56      	ldr	r2, [pc, #344]	@ (8008b68 <HAL_TIM_UnRegisterCallback+0x2c8>)
 8008a10:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008a14:	e071      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        /* Legacy weak Commutation half complete Callback */
        htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	4a54      	ldr	r2, [pc, #336]	@ (8008b6c <HAL_TIM_UnRegisterCallback+0x2cc>)
 8008a1a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008a1e:	e06c      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_BREAK_CB_ID :
        /* Legacy weak Break Callback */
        htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a53      	ldr	r2, [pc, #332]	@ (8008b70 <HAL_TIM_UnRegisterCallback+0x2d0>)
 8008a24:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8008a28:	e067      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	73fb      	strb	r3, [r7, #15]
        break;
 8008a2e:	e064      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d15c      	bne.n	8008af6 <HAL_TIM_UnRegisterCallback+0x256>
  {
    switch (CallbackID)
 8008a3c:	78fb      	ldrb	r3, [r7, #3]
 8008a3e:	2b0d      	cmp	r3, #13
 8008a40:	d856      	bhi.n	8008af0 <HAL_TIM_UnRegisterCallback+0x250>
 8008a42:	a201      	add	r2, pc, #4	@ (adr r2, 8008a48 <HAL_TIM_UnRegisterCallback+0x1a8>)
 8008a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a48:	08008a81 	.word	0x08008a81
 8008a4c:	08008a89 	.word	0x08008a89
 8008a50:	08008a91 	.word	0x08008a91
 8008a54:	08008a99 	.word	0x08008a99
 8008a58:	08008aa1 	.word	0x08008aa1
 8008a5c:	08008aa9 	.word	0x08008aa9
 8008a60:	08008ab1 	.word	0x08008ab1
 8008a64:	08008ab9 	.word	0x08008ab9
 8008a68:	08008ac1 	.word	0x08008ac1
 8008a6c:	08008ac9 	.word	0x08008ac9
 8008a70:	08008ad1 	.word	0x08008ad1
 8008a74:	08008ad9 	.word	0x08008ad9
 8008a78:	08008ae1 	.word	0x08008ae1
 8008a7c:	08008ae9 	.word	0x08008ae9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        /* Legacy weak Base MspInit Callback */
        htim->Base_MspInitCallback         = HAL_TIM_Base_MspInit;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	4a21      	ldr	r2, [pc, #132]	@ (8008b08 <HAL_TIM_UnRegisterCallback+0x268>)
 8008a84:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8008a86:	e038      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        /* Legacy weak Base Msp DeInit Callback */
        htim->Base_MspDeInitCallback       = HAL_TIM_Base_MspDeInit;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a20      	ldr	r2, [pc, #128]	@ (8008b0c <HAL_TIM_UnRegisterCallback+0x26c>)
 8008a8c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008a8e:	e034      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        /* Legacy weak IC Msp Init Callback */
        htim->IC_MspInitCallback           = HAL_TIM_IC_MspInit;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a1f      	ldr	r2, [pc, #124]	@ (8008b10 <HAL_TIM_UnRegisterCallback+0x270>)
 8008a94:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008a96:	e030      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        /* Legacy weak IC Msp DeInit Callback */
        htim->IC_MspDeInitCallback         = HAL_TIM_IC_MspDeInit;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8008b14 <HAL_TIM_UnRegisterCallback+0x274>)
 8008a9c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008a9e:	e02c      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        /* Legacy weak OC Msp Init Callback */
        htim->OC_MspInitCallback           = HAL_TIM_OC_MspInit;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	4a1d      	ldr	r2, [pc, #116]	@ (8008b18 <HAL_TIM_UnRegisterCallback+0x278>)
 8008aa4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008aa6:	e028      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        /* Legacy weak OC Msp DeInit Callback */
        htim->OC_MspDeInitCallback         = HAL_TIM_OC_MspDeInit;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8008b1c <HAL_TIM_UnRegisterCallback+0x27c>)
 8008aac:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008aae:	e024      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        /* Legacy weak PWM Msp Init Callback */
        htim->PWM_MspInitCallback          = HAL_TIM_PWM_MspInit;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8008b20 <HAL_TIM_UnRegisterCallback+0x280>)
 8008ab4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008ab6:	e020      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        /* Legacy weak PWM Msp DeInit Callback */
        htim->PWM_MspDeInitCallback        = HAL_TIM_PWM_MspDeInit;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	4a1a      	ldr	r2, [pc, #104]	@ (8008b24 <HAL_TIM_UnRegisterCallback+0x284>)
 8008abc:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008abe:	e01c      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        /* Legacy weak One Pulse Msp Init Callback */
        htim->OnePulse_MspInitCallback     = HAL_TIM_OnePulse_MspInit;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	4a19      	ldr	r2, [pc, #100]	@ (8008b28 <HAL_TIM_UnRegisterCallback+0x288>)
 8008ac4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008ac6:	e018      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        /* Legacy weak One Pulse Msp DeInit Callback */
        htim->OnePulse_MspDeInitCallback   = HAL_TIM_OnePulse_MspDeInit;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	4a18      	ldr	r2, [pc, #96]	@ (8008b2c <HAL_TIM_UnRegisterCallback+0x28c>)
 8008acc:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008ace:	e014      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        /* Legacy weak Encoder Msp Init Callback */
        htim->Encoder_MspInitCallback      = HAL_TIM_Encoder_MspInit;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4a17      	ldr	r2, [pc, #92]	@ (8008b30 <HAL_TIM_UnRegisterCallback+0x290>)
 8008ad4:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008ad6:	e010      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        /* Legacy weak Encoder Msp DeInit Callback */
        htim->Encoder_MspDeInitCallback    = HAL_TIM_Encoder_MspDeInit;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	4a16      	ldr	r2, [pc, #88]	@ (8008b34 <HAL_TIM_UnRegisterCallback+0x294>)
 8008adc:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008ade:	e00c      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        /* Legacy weak Hall Sensor Msp Init Callback */
        htim->HallSensor_MspInitCallback   = HAL_TIMEx_HallSensor_MspInit;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	4a15      	ldr	r2, [pc, #84]	@ (8008b38 <HAL_TIM_UnRegisterCallback+0x298>)
 8008ae4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008ae6:	e008      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        /* Legacy weak Hall Sensor Msp DeInit Callback */
        htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	4a14      	ldr	r2, [pc, #80]	@ (8008b3c <HAL_TIM_UnRegisterCallback+0x29c>)
 8008aec:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008aee:	e004      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008af0:	2301      	movs	r3, #1
 8008af2:	73fb      	strb	r3, [r7, #15]
        break;
 8008af4:	e001      	b.n	8008afa <HAL_TIM_UnRegisterCallback+0x25a>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3714      	adds	r7, #20
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr
 8008b08:	080060b5 	.word	0x080060b5
 8008b0c:	08006105 	.word	0x08006105
 8008b10:	080082f5 	.word	0x080082f5
 8008b14:	08008309 	.word	0x08008309
 8008b18:	080082a5 	.word	0x080082a5
 8008b1c:	080082b9 	.word	0x080082b9
 8008b20:	080082cd 	.word	0x080082cd
 8008b24:	080082e1 	.word	0x080082e1
 8008b28:	0800831d 	.word	0x0800831d
 8008b2c:	08008331 	.word	0x08008331
 8008b30:	08008345 	.word	0x08008345
 8008b34:	08008359 	.word	0x08008359
 8008b38:	08008d3d 	.word	0x08008d3d
 8008b3c:	08008d51 	.word	0x08008d51
 8008b40:	08004add 	.word	0x08004add
 8008b44:	0800858d 	.word	0x0800858d
 8008b48:	080085f1 	.word	0x080085f1
 8008b4c:	08008605 	.word	0x08008605
 8008b50:	080085b5 	.word	0x080085b5
 8008b54:	080085c9 	.word	0x080085c9
 8008b58:	080085a1 	.word	0x080085a1
 8008b5c:	08004b35 	.word	0x08004b35
 8008b60:	080085dd 	.word	0x080085dd
 8008b64:	08008619 	.word	0x08008619
 8008b68:	08008d65 	.word	0x08008d65
 8008b6c:	08008d79 	.word	0x08008d79
 8008b70:	08008d8d 	.word	0x08008d8d

08008b74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	4a3a      	ldr	r2, [pc, #232]	@ (8008c70 <TIM_Base_SetConfig+0xfc>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d00f      	beq.n	8008bac <TIM_Base_SetConfig+0x38>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b92:	d00b      	beq.n	8008bac <TIM_Base_SetConfig+0x38>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	4a37      	ldr	r2, [pc, #220]	@ (8008c74 <TIM_Base_SetConfig+0x100>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d007      	beq.n	8008bac <TIM_Base_SetConfig+0x38>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a36      	ldr	r2, [pc, #216]	@ (8008c78 <TIM_Base_SetConfig+0x104>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d003      	beq.n	8008bac <TIM_Base_SetConfig+0x38>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a35      	ldr	r2, [pc, #212]	@ (8008c7c <TIM_Base_SetConfig+0x108>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d108      	bne.n	8008bbe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a2b      	ldr	r2, [pc, #172]	@ (8008c70 <TIM_Base_SetConfig+0xfc>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d01b      	beq.n	8008bfe <TIM_Base_SetConfig+0x8a>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bcc:	d017      	beq.n	8008bfe <TIM_Base_SetConfig+0x8a>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	4a28      	ldr	r2, [pc, #160]	@ (8008c74 <TIM_Base_SetConfig+0x100>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d013      	beq.n	8008bfe <TIM_Base_SetConfig+0x8a>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4a27      	ldr	r2, [pc, #156]	@ (8008c78 <TIM_Base_SetConfig+0x104>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d00f      	beq.n	8008bfe <TIM_Base_SetConfig+0x8a>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	4a26      	ldr	r2, [pc, #152]	@ (8008c7c <TIM_Base_SetConfig+0x108>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d00b      	beq.n	8008bfe <TIM_Base_SetConfig+0x8a>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	4a25      	ldr	r2, [pc, #148]	@ (8008c80 <TIM_Base_SetConfig+0x10c>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d007      	beq.n	8008bfe <TIM_Base_SetConfig+0x8a>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4a24      	ldr	r2, [pc, #144]	@ (8008c84 <TIM_Base_SetConfig+0x110>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d003      	beq.n	8008bfe <TIM_Base_SetConfig+0x8a>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	4a23      	ldr	r2, [pc, #140]	@ (8008c88 <TIM_Base_SetConfig+0x114>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d108      	bne.n	8008c10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	68fa      	ldr	r2, [r7, #12]
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	695b      	ldr	r3, [r3, #20]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	68fa      	ldr	r2, [r7, #12]
 8008c22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	689a      	ldr	r2, [r3, #8]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	4a0e      	ldr	r2, [pc, #56]	@ (8008c70 <TIM_Base_SetConfig+0xfc>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d103      	bne.n	8008c44 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	691a      	ldr	r2, [r3, #16]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	f003 0301 	and.w	r3, r3, #1
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d105      	bne.n	8008c62 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	f023 0201 	bic.w	r2, r3, #1
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	611a      	str	r2, [r3, #16]
  }
}
 8008c62:	bf00      	nop
 8008c64:	3714      	adds	r7, #20
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr
 8008c6e:	bf00      	nop
 8008c70:	40010000 	.word	0x40010000
 8008c74:	40000400 	.word	0x40000400
 8008c78:	40000800 	.word	0x40000800
 8008c7c:	40000c00 	.word	0x40000c00
 8008c80:	40014000 	.word	0x40014000
 8008c84:	40014400 	.word	0x40014400
 8008c88:	40014800 	.word	0x40014800

08008c8c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b083      	sub	sp, #12
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4a1c      	ldr	r2, [pc, #112]	@ (8008d08 <TIM_ResetCallback+0x7c>)
 8008c98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8008d0c <TIM_ResetCallback+0x80>)
 8008ca0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a1a      	ldr	r2, [pc, #104]	@ (8008d10 <TIM_ResetCallback+0x84>)
 8008ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	4a19      	ldr	r2, [pc, #100]	@ (8008d14 <TIM_ResetCallback+0x88>)
 8008cb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	4a18      	ldr	r2, [pc, #96]	@ (8008d18 <TIM_ResetCallback+0x8c>)
 8008cb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	4a17      	ldr	r2, [pc, #92]	@ (8008d1c <TIM_ResetCallback+0x90>)
 8008cc0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	4a16      	ldr	r2, [pc, #88]	@ (8008d20 <TIM_ResetCallback+0x94>)
 8008cc8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	4a15      	ldr	r2, [pc, #84]	@ (8008d24 <TIM_ResetCallback+0x98>)
 8008cd0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	4a14      	ldr	r2, [pc, #80]	@ (8008d28 <TIM_ResetCallback+0x9c>)
 8008cd8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	4a13      	ldr	r2, [pc, #76]	@ (8008d2c <TIM_ResetCallback+0xa0>)
 8008ce0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	4a12      	ldr	r2, [pc, #72]	@ (8008d30 <TIM_ResetCallback+0xa4>)
 8008ce8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	4a11      	ldr	r2, [pc, #68]	@ (8008d34 <TIM_ResetCallback+0xa8>)
 8008cf0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	4a10      	ldr	r2, [pc, #64]	@ (8008d38 <TIM_ResetCallback+0xac>)
 8008cf8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8008cfc:	bf00      	nop
 8008cfe:	370c      	adds	r7, #12
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr
 8008d08:	08004add 	.word	0x08004add
 8008d0c:	0800858d 	.word	0x0800858d
 8008d10:	080085f1 	.word	0x080085f1
 8008d14:	08008605 	.word	0x08008605
 8008d18:	080085b5 	.word	0x080085b5
 8008d1c:	080085c9 	.word	0x080085c9
 8008d20:	080085a1 	.word	0x080085a1
 8008d24:	08004b35 	.word	0x08004b35
 8008d28:	080085dd 	.word	0x080085dd
 8008d2c:	08008619 	.word	0x08008619
 8008d30:	08008d65 	.word	0x08008d65
 8008d34:	08008d79 	.word	0x08008d79
 8008d38:	08008d8d 	.word	0x08008d8d

08008d3c <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b083      	sub	sp, #12
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8008d44:	bf00      	nop
 8008d46:	370c      	adds	r7, #12
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr

08008d50 <HAL_TIMEx_HallSensor_MspDeInit>:
  * @brief  DeInitializes TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b083      	sub	sp, #12
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file
   */
}
 8008d58:	bf00      	nop
 8008d5a:	370c      	adds	r7, #12
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr

08008d64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b083      	sub	sp, #12
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d6c:	bf00      	nop
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d94:	bf00      	nop
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b082      	sub	sp, #8
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d101      	bne.n	8008db2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	e04d      	b.n	8008e4e <HAL_UART_Init+0xae>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d111      	bne.n	8008de2 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fa68 	bl	800929c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d102      	bne.n	8008dda <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a20      	ldr	r2, [pc, #128]	@ (8008e58 <HAL_UART_Init+0xb8>)
 8008dd8:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2224      	movs	r2, #36	@ 0x24
 8008de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68da      	ldr	r2, [r3, #12]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008df8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 fb42 	bl	8009484 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	691a      	ldr	r2, [r3, #16]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e0e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	695a      	ldr	r2, [r3, #20]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e1e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	68da      	ldr	r2, [r3, #12]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008e2e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2220      	movs	r2, #32
 8008e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2220      	movs	r2, #32
 8008e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008e4c:	2300      	movs	r3, #0
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3708      	adds	r7, #8
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	08006139 	.word	0x08006139

08008e5c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b087      	sub	sp, #28
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	60f8      	str	r0, [r7, #12]
 8008e64:	460b      	mov	r3, r1
 8008e66:	607a      	str	r2, [r7, #4]
 8008e68:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d107      	bne.n	8008e84 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e78:	f043 0220 	orr.w	r2, r3, #32
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 8008e80:	2301      	movs	r3, #1
 8008e82:	e07c      	b.n	8008f7e <HAL_UART_RegisterCallback+0x122>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	2b20      	cmp	r3, #32
 8008e8e:	d150      	bne.n	8008f32 <HAL_UART_RegisterCallback+0xd6>
  {
    switch (CallbackID)
 8008e90:	7afb      	ldrb	r3, [r7, #11]
 8008e92:	2b0c      	cmp	r3, #12
 8008e94:	d844      	bhi.n	8008f20 <HAL_UART_RegisterCallback+0xc4>
 8008e96:	a201      	add	r2, pc, #4	@ (adr r2, 8008e9c <HAL_UART_RegisterCallback+0x40>)
 8008e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e9c:	08008ed1 	.word	0x08008ed1
 8008ea0:	08008ed9 	.word	0x08008ed9
 8008ea4:	08008ee1 	.word	0x08008ee1
 8008ea8:	08008ee9 	.word	0x08008ee9
 8008eac:	08008ef1 	.word	0x08008ef1
 8008eb0:	08008ef9 	.word	0x08008ef9
 8008eb4:	08008f01 	.word	0x08008f01
 8008eb8:	08008f09 	.word	0x08008f09
 8008ebc:	08008f21 	.word	0x08008f21
 8008ec0:	08008f21 	.word	0x08008f21
 8008ec4:	08008f21 	.word	0x08008f21
 8008ec8:	08008f11 	.word	0x08008f11
 8008ecc:	08008f19 	.word	0x08008f19
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8008ed6:	e051      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008ede:	e04d      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008ee6:	e049      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	687a      	ldr	r2, [r7, #4]
 8008eec:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008eee:	e045      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008ef6:	e041      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008efe:	e03d      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008f06:	e039      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008f0e:	e035      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008f16:	e031      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008f1e:	e02d      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f24:	f043 0220 	orr.w	r2, r3, #32
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	75fb      	strb	r3, [r7, #23]
        break;
 8008f30:	e024      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d116      	bne.n	8008f6c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8008f3e:	7afb      	ldrb	r3, [r7, #11]
 8008f40:	2b0b      	cmp	r3, #11
 8008f42:	d002      	beq.n	8008f4a <HAL_UART_RegisterCallback+0xee>
 8008f44:	2b0c      	cmp	r3, #12
 8008f46:	d004      	beq.n	8008f52 <HAL_UART_RegisterCallback+0xf6>
 8008f48:	e007      	b.n	8008f5a <HAL_UART_RegisterCallback+0xfe>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008f50:	e014      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008f58:	e010      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f5e:	f043 0220 	orr.w	r2, r3, #32
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8008f66:	2301      	movs	r3, #1
 8008f68:	75fb      	strb	r3, [r7, #23]
        break;
 8008f6a:	e007      	b.n	8008f7c <HAL_UART_RegisterCallback+0x120>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f70:	f043 0220 	orr.w	r2, r3, #32
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Return error status */
    status =  HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008f7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	371c      	adds	r7, #28
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr
 8008f8a:	bf00      	nop

08008f8c <HAL_UART_UnRegisterCallback>:
  *           @arg @ref HAL_UART_MSPINIT_CB_ID MspInit Callback ID
  *           @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	460b      	mov	r3, r1
 8008f96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	73fb      	strb	r3, [r7, #15]

  if (HAL_UART_STATE_READY == huart->gState)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fa2:	b2db      	uxtb	r3, r3
 8008fa4:	2b20      	cmp	r3, #32
 8008fa6:	d150      	bne.n	800904a <HAL_UART_UnRegisterCallback+0xbe>
  {
    switch (CallbackID)
 8008fa8:	78fb      	ldrb	r3, [r7, #3]
 8008faa:	2b0c      	cmp	r3, #12
 8008fac:	d844      	bhi.n	8009038 <HAL_UART_UnRegisterCallback+0xac>
 8008fae:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb4 <HAL_UART_UnRegisterCallback+0x28>)
 8008fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb4:	08008fe9 	.word	0x08008fe9
 8008fb8:	08008ff1 	.word	0x08008ff1
 8008fbc:	08008ff9 	.word	0x08008ff9
 8008fc0:	08009001 	.word	0x08009001
 8008fc4:	08009009 	.word	0x08009009
 8008fc8:	08009011 	.word	0x08009011
 8008fcc:	08009019 	.word	0x08009019
 8008fd0:	08009021 	.word	0x08009021
 8008fd4:	08009039 	.word	0x08009039
 8008fd8:	08009039 	.word	0x08009039
 8008fdc:	08009039 	.word	0x08009039
 8008fe0:	08009029 	.word	0x08009029
 8008fe4:	08009031 	.word	0x08009031
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = HAL_UART_TxHalfCpltCallback;               /* Legacy weak  TxHalfCpltCallback       */
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	4a2e      	ldr	r2, [pc, #184]	@ (80090a4 <HAL_UART_UnRegisterCallback+0x118>)
 8008fec:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8008fee:	e051      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = HAL_UART_TxCpltCallback;                       /* Legacy weak TxCpltCallback            */
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	4a2d      	ldr	r2, [pc, #180]	@ (80090a8 <HAL_UART_UnRegisterCallback+0x11c>)
 8008ff4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008ff6:	e04d      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = HAL_UART_RxHalfCpltCallback;               /* Legacy weak RxHalfCpltCallback        */
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80090ac <HAL_UART_UnRegisterCallback+0x120>)
 8008ffc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008ffe:	e049      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = HAL_UART_RxCpltCallback;                       /* Legacy weak RxCpltCallback            */
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	4a2b      	ldr	r2, [pc, #172]	@ (80090b0 <HAL_UART_UnRegisterCallback+0x124>)
 8009004:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8009006:	e045      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = HAL_UART_ErrorCallback;                         /* Legacy weak ErrorCallback             */
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	4a2a      	ldr	r2, [pc, #168]	@ (80090b4 <HAL_UART_UnRegisterCallback+0x128>)
 800900c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800900e:	e041      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = HAL_UART_AbortCpltCallback;                 /* Legacy weak AbortCpltCallback         */
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	4a29      	ldr	r2, [pc, #164]	@ (80090b8 <HAL_UART_UnRegisterCallback+0x12c>)
 8009014:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8009016:	e03d      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	4a28      	ldr	r2, [pc, #160]	@ (80090bc <HAL_UART_UnRegisterCallback+0x130>)
 800901c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800901e:	e039      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = HAL_UART_AbortReceiveCpltCallback;   /* Legacy weak AbortReceiveCpltCallback  */
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4a27      	ldr	r2, [pc, #156]	@ (80090c0 <HAL_UART_UnRegisterCallback+0x134>)
 8009024:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8009026:	e035      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = HAL_UART_MspInit;                             /* Legacy weak MspInitCallback           */
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a26      	ldr	r2, [pc, #152]	@ (80090c4 <HAL_UART_UnRegisterCallback+0x138>)
 800902c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800902e:	e031      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = HAL_UART_MspDeInit;                         /* Legacy weak MspDeInitCallback         */
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4a25      	ldr	r2, [pc, #148]	@ (80090c8 <HAL_UART_UnRegisterCallback+0x13c>)
 8009034:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8009036:	e02d      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800903c:	f043 0220 	orr.w	r2, r3, #32
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8009044:	2301      	movs	r3, #1
 8009046:	73fb      	strb	r3, [r7, #15]
        break;
 8009048:	e024      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>
    }
  }
  else if (HAL_UART_STATE_RESET == huart->gState)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b00      	cmp	r3, #0
 8009054:	d116      	bne.n	8009084 <HAL_UART_UnRegisterCallback+0xf8>
  {
    switch (CallbackID)
 8009056:	78fb      	ldrb	r3, [r7, #3]
 8009058:	2b0b      	cmp	r3, #11
 800905a:	d002      	beq.n	8009062 <HAL_UART_UnRegisterCallback+0xd6>
 800905c:	2b0c      	cmp	r3, #12
 800905e:	d004      	beq.n	800906a <HAL_UART_UnRegisterCallback+0xde>
 8009060:	e007      	b.n	8009072 <HAL_UART_UnRegisterCallback+0xe6>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = HAL_UART_MspInit;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a17      	ldr	r2, [pc, #92]	@ (80090c4 <HAL_UART_UnRegisterCallback+0x138>)
 8009066:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8009068:	e014      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = HAL_UART_MspDeInit;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a16      	ldr	r2, [pc, #88]	@ (80090c8 <HAL_UART_UnRegisterCallback+0x13c>)
 800906e:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8009070:	e010      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009076:	f043 0220 	orr.w	r2, r3, #32
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 800907e:	2301      	movs	r3, #1
 8009080:	73fb      	strb	r3, [r7, #15]
        break;
 8009082:	e007      	b.n	8009094 <HAL_UART_UnRegisterCallback+0x108>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009088:	f043 0220 	orr.w	r2, r3, #32
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Return error status */
    status =  HAL_ERROR;
 8009090:	2301      	movs	r3, #1
 8009092:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009094:	7bfb      	ldrb	r3, [r7, #15]
}
 8009096:	4618      	mov	r0, r3
 8009098:	3714      	adds	r7, #20
 800909a:	46bd      	mov	sp, r7
 800909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	080091f7 	.word	0x080091f7
 80090a8:	080091e3 	.word	0x080091e3
 80090ac:	0800921f 	.word	0x0800921f
 80090b0:	0800920b 	.word	0x0800920b
 80090b4:	08009233 	.word	0x08009233
 80090b8:	08009247 	.word	0x08009247
 80090bc:	0800925b 	.word	0x0800925b
 80090c0:	0800926f 	.word	0x0800926f
 80090c4:	08006139 	.word	0x08006139
 80090c8:	080061c9 	.word	0x080061c9

080090cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b08a      	sub	sp, #40	@ 0x28
 80090d0:	af02      	add	r7, sp, #8
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	603b      	str	r3, [r7, #0]
 80090d8:	4613      	mov	r3, r2
 80090da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80090dc:	2300      	movs	r3, #0
 80090de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090e6:	b2db      	uxtb	r3, r3
 80090e8:	2b20      	cmp	r3, #32
 80090ea:	d175      	bne.n	80091d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d002      	beq.n	80090f8 <HAL_UART_Transmit+0x2c>
 80090f2:	88fb      	ldrh	r3, [r7, #6]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d101      	bne.n	80090fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80090f8:	2301      	movs	r3, #1
 80090fa:	e06e      	b.n	80091da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2221      	movs	r2, #33	@ 0x21
 8009106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800910a:	f7fd fa0d 	bl	8006528 <HAL_GetTick>
 800910e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	88fa      	ldrh	r2, [r7, #6]
 8009114:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	88fa      	ldrh	r2, [r7, #6]
 800911a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009124:	d108      	bne.n	8009138 <HAL_UART_Transmit+0x6c>
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d104      	bne.n	8009138 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800912e:	2300      	movs	r3, #0
 8009130:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	61bb      	str	r3, [r7, #24]
 8009136:	e003      	b.n	8009140 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800913c:	2300      	movs	r3, #0
 800913e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009140:	e02e      	b.n	80091a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	9300      	str	r3, [sp, #0]
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	2200      	movs	r2, #0
 800914a:	2180      	movs	r1, #128	@ 0x80
 800914c:	68f8      	ldr	r0, [r7, #12]
 800914e:	f000 f8dd 	bl	800930c <UART_WaitOnFlagUntilTimeout>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d005      	beq.n	8009164 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2220      	movs	r2, #32
 800915c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009160:	2303      	movs	r3, #3
 8009162:	e03a      	b.n	80091da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d10b      	bne.n	8009182 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	881b      	ldrh	r3, [r3, #0]
 800916e:	461a      	mov	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009178:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	3302      	adds	r3, #2
 800917e:	61bb      	str	r3, [r7, #24]
 8009180:	e007      	b.n	8009192 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	781a      	ldrb	r2, [r3, #0]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	3301      	adds	r3, #1
 8009190:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009196:	b29b      	uxth	r3, r3
 8009198:	3b01      	subs	r3, #1
 800919a:	b29a      	uxth	r2, r3
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d1cb      	bne.n	8009142 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	9300      	str	r3, [sp, #0]
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	2200      	movs	r2, #0
 80091b2:	2140      	movs	r1, #64	@ 0x40
 80091b4:	68f8      	ldr	r0, [r7, #12]
 80091b6:	f000 f8a9 	bl	800930c <UART_WaitOnFlagUntilTimeout>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d005      	beq.n	80091cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2220      	movs	r2, #32
 80091c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80091c8:	2303      	movs	r3, #3
 80091ca:	e006      	b.n	80091da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2220      	movs	r2, #32
 80091d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80091d4:	2300      	movs	r3, #0
 80091d6:	e000      	b.n	80091da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80091d8:	2302      	movs	r3, #2
  }
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3720      	adds	r7, #32
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80091e2:	b480      	push	{r7}
 80091e4:	b083      	sub	sp, #12
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80091ea:	bf00      	nop
 80091ec:	370c      	adds	r7, #12
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr

080091f6 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80091f6:	b480      	push	{r7}
 80091f8:	b083      	sub	sp, #12
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80091fe:	bf00      	nop
 8009200:	370c      	adds	r7, #12
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr

0800920a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800920a:	b480      	push	{r7}
 800920c:	b083      	sub	sp, #12
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009212:	bf00      	nop
 8009214:	370c      	adds	r7, #12
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr

0800921e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800921e:	b480      	push	{r7}
 8009220:	b083      	sub	sp, #12
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009226:	bf00      	nop
 8009228:	370c      	adds	r7, #12
 800922a:	46bd      	mov	sp, r7
 800922c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009230:	4770      	bx	lr

08009232 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009232:	b480      	push	{r7}
 8009234:	b083      	sub	sp, #12
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800923a:	bf00      	nop
 800923c:	370c      	adds	r7, #12
 800923e:	46bd      	mov	sp, r7
 8009240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009244:	4770      	bx	lr

08009246 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009246:	b480      	push	{r7}
 8009248:	b083      	sub	sp, #12
 800924a:	af00      	add	r7, sp, #0
 800924c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800924e:	bf00      	nop
 8009250:	370c      	adds	r7, #12
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr

0800925a <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800925a:	b480      	push	{r7}
 800925c:	b083      	sub	sp, #12
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009262:	bf00      	nop
 8009264:	370c      	adds	r7, #12
 8009266:	46bd      	mov	sp, r7
 8009268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926c:	4770      	bx	lr

0800926e <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800926e:	b480      	push	{r7}
 8009270:	b083      	sub	sp, #12
 8009272:	af00      	add	r7, sp, #0
 8009274:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009276:	bf00      	nop
 8009278:	370c      	adds	r7, #12
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr

08009282 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009282:	b480      	push	{r7}
 8009284:	b083      	sub	sp, #12
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
 800928a:	460b      	mov	r3, r1
 800928c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800928e:	bf00      	nop
 8009290:	370c      	adds	r7, #12
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
	...

0800929c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	4a10      	ldr	r2, [pc, #64]	@ (80092e8 <UART_InitCallbacksToDefault+0x4c>)
 80092a8:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4a0f      	ldr	r2, [pc, #60]	@ (80092ec <UART_InitCallbacksToDefault+0x50>)
 80092ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a0f      	ldr	r2, [pc, #60]	@ (80092f0 <UART_InitCallbacksToDefault+0x54>)
 80092b4:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	4a0e      	ldr	r2, [pc, #56]	@ (80092f4 <UART_InitCallbacksToDefault+0x58>)
 80092ba:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	4a0e      	ldr	r2, [pc, #56]	@ (80092f8 <UART_InitCallbacksToDefault+0x5c>)
 80092c0:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	4a0d      	ldr	r2, [pc, #52]	@ (80092fc <UART_InitCallbacksToDefault+0x60>)
 80092c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4a0d      	ldr	r2, [pc, #52]	@ (8009300 <UART_InitCallbacksToDefault+0x64>)
 80092cc:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	4a0c      	ldr	r2, [pc, #48]	@ (8009304 <UART_InitCallbacksToDefault+0x68>)
 80092d2:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	4a0c      	ldr	r2, [pc, #48]	@ (8009308 <UART_InitCallbacksToDefault+0x6c>)
 80092d8:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 80092da:	bf00      	nop
 80092dc:	370c      	adds	r7, #12
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr
 80092e6:	bf00      	nop
 80092e8:	080091f7 	.word	0x080091f7
 80092ec:	080091e3 	.word	0x080091e3
 80092f0:	0800921f 	.word	0x0800921f
 80092f4:	0800920b 	.word	0x0800920b
 80092f8:	08009233 	.word	0x08009233
 80092fc:	08009247 	.word	0x08009247
 8009300:	0800925b 	.word	0x0800925b
 8009304:	0800926f 	.word	0x0800926f
 8009308:	08009283 	.word	0x08009283

0800930c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b086      	sub	sp, #24
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	603b      	str	r3, [r7, #0]
 8009318:	4613      	mov	r3, r2
 800931a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800931c:	e03b      	b.n	8009396 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800931e:	6a3b      	ldr	r3, [r7, #32]
 8009320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009324:	d037      	beq.n	8009396 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009326:	f7fd f8ff 	bl	8006528 <HAL_GetTick>
 800932a:	4602      	mov	r2, r0
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	1ad3      	subs	r3, r2, r3
 8009330:	6a3a      	ldr	r2, [r7, #32]
 8009332:	429a      	cmp	r2, r3
 8009334:	d302      	bcc.n	800933c <UART_WaitOnFlagUntilTimeout+0x30>
 8009336:	6a3b      	ldr	r3, [r7, #32]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d101      	bne.n	8009340 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800933c:	2303      	movs	r3, #3
 800933e:	e03a      	b.n	80093b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	f003 0304 	and.w	r3, r3, #4
 800934a:	2b00      	cmp	r3, #0
 800934c:	d023      	beq.n	8009396 <UART_WaitOnFlagUntilTimeout+0x8a>
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	2b80      	cmp	r3, #128	@ 0x80
 8009352:	d020      	beq.n	8009396 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	2b40      	cmp	r3, #64	@ 0x40
 8009358:	d01d      	beq.n	8009396 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f003 0308 	and.w	r3, r3, #8
 8009364:	2b08      	cmp	r3, #8
 8009366:	d116      	bne.n	8009396 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009368:	2300      	movs	r3, #0
 800936a:	617b      	str	r3, [r7, #20]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	617b      	str	r3, [r7, #20]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	617b      	str	r3, [r7, #20]
 800937c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800937e:	68f8      	ldr	r0, [r7, #12]
 8009380:	f000 f81d 	bl	80093be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2208      	movs	r2, #8
 8009388:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2200      	movs	r2, #0
 800938e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e00f      	b.n	80093b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	4013      	ands	r3, r2
 80093a0:	68ba      	ldr	r2, [r7, #8]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	bf0c      	ite	eq
 80093a6:	2301      	moveq	r3, #1
 80093a8:	2300      	movne	r3, #0
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	461a      	mov	r2, r3
 80093ae:	79fb      	ldrb	r3, [r7, #7]
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d0b4      	beq.n	800931e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80093b4:	2300      	movs	r3, #0
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3718      	adds	r7, #24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}

080093be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093be:	b480      	push	{r7}
 80093c0:	b095      	sub	sp, #84	@ 0x54
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	330c      	adds	r3, #12
 80093cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093d0:	e853 3f00 	ldrex	r3, [r3]
 80093d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	330c      	adds	r3, #12
 80093e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80093e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80093e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80093ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80093ee:	e841 2300 	strex	r3, r2, [r1]
 80093f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1e5      	bne.n	80093c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	3314      	adds	r3, #20
 8009400:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009402:	6a3b      	ldr	r3, [r7, #32]
 8009404:	e853 3f00 	ldrex	r3, [r3]
 8009408:	61fb      	str	r3, [r7, #28]
   return(result);
 800940a:	69fb      	ldr	r3, [r7, #28]
 800940c:	f023 0301 	bic.w	r3, r3, #1
 8009410:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	3314      	adds	r3, #20
 8009418:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800941a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800941c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009420:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009422:	e841 2300 	strex	r3, r2, [r1]
 8009426:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800942a:	2b00      	cmp	r3, #0
 800942c:	d1e5      	bne.n	80093fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009432:	2b01      	cmp	r3, #1
 8009434:	d119      	bne.n	800946a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	330c      	adds	r3, #12
 800943c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	e853 3f00 	ldrex	r3, [r3]
 8009444:	60bb      	str	r3, [r7, #8]
   return(result);
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	f023 0310 	bic.w	r3, r3, #16
 800944c:	647b      	str	r3, [r7, #68]	@ 0x44
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	330c      	adds	r3, #12
 8009454:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009456:	61ba      	str	r2, [r7, #24]
 8009458:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800945a:	6979      	ldr	r1, [r7, #20]
 800945c:	69ba      	ldr	r2, [r7, #24]
 800945e:	e841 2300 	strex	r3, r2, [r1]
 8009462:	613b      	str	r3, [r7, #16]
   return(result);
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d1e5      	bne.n	8009436 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2220      	movs	r2, #32
 800946e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2200      	movs	r2, #0
 8009476:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009478:	bf00      	nop
 800947a:	3754      	adds	r7, #84	@ 0x54
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr

08009484 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009488:	b0c0      	sub	sp, #256	@ 0x100
 800948a:	af00      	add	r7, sp, #0
 800948c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	691b      	ldr	r3, [r3, #16]
 8009498:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800949c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094a0:	68d9      	ldr	r1, [r3, #12]
 80094a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094a6:	681a      	ldr	r2, [r3, #0]
 80094a8:	ea40 0301 	orr.w	r3, r0, r1
 80094ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80094ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094b2:	689a      	ldr	r2, [r3, #8]
 80094b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	431a      	orrs	r2, r3
 80094bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	431a      	orrs	r2, r3
 80094c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094c8:	69db      	ldr	r3, [r3, #28]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80094d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	68db      	ldr	r3, [r3, #12]
 80094d8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80094dc:	f021 010c 	bic.w	r1, r1, #12
 80094e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094e4:	681a      	ldr	r2, [r3, #0]
 80094e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80094ea:	430b      	orrs	r3, r1
 80094ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80094ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	695b      	ldr	r3, [r3, #20]
 80094f6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80094fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094fe:	6999      	ldr	r1, [r3, #24]
 8009500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	ea40 0301 	orr.w	r3, r0, r1
 800950a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800950c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009510:	681a      	ldr	r2, [r3, #0]
 8009512:	4b8f      	ldr	r3, [pc, #572]	@ (8009750 <UART_SetConfig+0x2cc>)
 8009514:	429a      	cmp	r2, r3
 8009516:	d005      	beq.n	8009524 <UART_SetConfig+0xa0>
 8009518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	4b8d      	ldr	r3, [pc, #564]	@ (8009754 <UART_SetConfig+0x2d0>)
 8009520:	429a      	cmp	r2, r3
 8009522:	d104      	bne.n	800952e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009524:	f7fe fc04 	bl	8007d30 <HAL_RCC_GetPCLK2Freq>
 8009528:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800952c:	e003      	b.n	8009536 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800952e:	f7fe fbeb 	bl	8007d08 <HAL_RCC_GetPCLK1Freq>
 8009532:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800953a:	69db      	ldr	r3, [r3, #28]
 800953c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009540:	f040 810c 	bne.w	800975c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009548:	2200      	movs	r2, #0
 800954a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800954e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009552:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009556:	4622      	mov	r2, r4
 8009558:	462b      	mov	r3, r5
 800955a:	1891      	adds	r1, r2, r2
 800955c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800955e:	415b      	adcs	r3, r3
 8009560:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009562:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009566:	4621      	mov	r1, r4
 8009568:	eb12 0801 	adds.w	r8, r2, r1
 800956c:	4629      	mov	r1, r5
 800956e:	eb43 0901 	adc.w	r9, r3, r1
 8009572:	f04f 0200 	mov.w	r2, #0
 8009576:	f04f 0300 	mov.w	r3, #0
 800957a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800957e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009582:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009586:	4690      	mov	r8, r2
 8009588:	4699      	mov	r9, r3
 800958a:	4623      	mov	r3, r4
 800958c:	eb18 0303 	adds.w	r3, r8, r3
 8009590:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009594:	462b      	mov	r3, r5
 8009596:	eb49 0303 	adc.w	r3, r9, r3
 800959a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800959e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80095aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80095ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80095b2:	460b      	mov	r3, r1
 80095b4:	18db      	adds	r3, r3, r3
 80095b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80095b8:	4613      	mov	r3, r2
 80095ba:	eb42 0303 	adc.w	r3, r2, r3
 80095be:	657b      	str	r3, [r7, #84]	@ 0x54
 80095c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80095c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80095c8:	f7f6 fe62 	bl	8000290 <__aeabi_uldivmod>
 80095cc:	4602      	mov	r2, r0
 80095ce:	460b      	mov	r3, r1
 80095d0:	4b61      	ldr	r3, [pc, #388]	@ (8009758 <UART_SetConfig+0x2d4>)
 80095d2:	fba3 2302 	umull	r2, r3, r3, r2
 80095d6:	095b      	lsrs	r3, r3, #5
 80095d8:	011c      	lsls	r4, r3, #4
 80095da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095de:	2200      	movs	r2, #0
 80095e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80095e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80095e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80095ec:	4642      	mov	r2, r8
 80095ee:	464b      	mov	r3, r9
 80095f0:	1891      	adds	r1, r2, r2
 80095f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80095f4:	415b      	adcs	r3, r3
 80095f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80095fc:	4641      	mov	r1, r8
 80095fe:	eb12 0a01 	adds.w	sl, r2, r1
 8009602:	4649      	mov	r1, r9
 8009604:	eb43 0b01 	adc.w	fp, r3, r1
 8009608:	f04f 0200 	mov.w	r2, #0
 800960c:	f04f 0300 	mov.w	r3, #0
 8009610:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009614:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009618:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800961c:	4692      	mov	sl, r2
 800961e:	469b      	mov	fp, r3
 8009620:	4643      	mov	r3, r8
 8009622:	eb1a 0303 	adds.w	r3, sl, r3
 8009626:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800962a:	464b      	mov	r3, r9
 800962c:	eb4b 0303 	adc.w	r3, fp, r3
 8009630:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009640:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009644:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009648:	460b      	mov	r3, r1
 800964a:	18db      	adds	r3, r3, r3
 800964c:	643b      	str	r3, [r7, #64]	@ 0x40
 800964e:	4613      	mov	r3, r2
 8009650:	eb42 0303 	adc.w	r3, r2, r3
 8009654:	647b      	str	r3, [r7, #68]	@ 0x44
 8009656:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800965a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800965e:	f7f6 fe17 	bl	8000290 <__aeabi_uldivmod>
 8009662:	4602      	mov	r2, r0
 8009664:	460b      	mov	r3, r1
 8009666:	4611      	mov	r1, r2
 8009668:	4b3b      	ldr	r3, [pc, #236]	@ (8009758 <UART_SetConfig+0x2d4>)
 800966a:	fba3 2301 	umull	r2, r3, r3, r1
 800966e:	095b      	lsrs	r3, r3, #5
 8009670:	2264      	movs	r2, #100	@ 0x64
 8009672:	fb02 f303 	mul.w	r3, r2, r3
 8009676:	1acb      	subs	r3, r1, r3
 8009678:	00db      	lsls	r3, r3, #3
 800967a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800967e:	4b36      	ldr	r3, [pc, #216]	@ (8009758 <UART_SetConfig+0x2d4>)
 8009680:	fba3 2302 	umull	r2, r3, r3, r2
 8009684:	095b      	lsrs	r3, r3, #5
 8009686:	005b      	lsls	r3, r3, #1
 8009688:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800968c:	441c      	add	r4, r3
 800968e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009692:	2200      	movs	r2, #0
 8009694:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009698:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800969c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80096a0:	4642      	mov	r2, r8
 80096a2:	464b      	mov	r3, r9
 80096a4:	1891      	adds	r1, r2, r2
 80096a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80096a8:	415b      	adcs	r3, r3
 80096aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80096b0:	4641      	mov	r1, r8
 80096b2:	1851      	adds	r1, r2, r1
 80096b4:	6339      	str	r1, [r7, #48]	@ 0x30
 80096b6:	4649      	mov	r1, r9
 80096b8:	414b      	adcs	r3, r1
 80096ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80096bc:	f04f 0200 	mov.w	r2, #0
 80096c0:	f04f 0300 	mov.w	r3, #0
 80096c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80096c8:	4659      	mov	r1, fp
 80096ca:	00cb      	lsls	r3, r1, #3
 80096cc:	4651      	mov	r1, sl
 80096ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80096d2:	4651      	mov	r1, sl
 80096d4:	00ca      	lsls	r2, r1, #3
 80096d6:	4610      	mov	r0, r2
 80096d8:	4619      	mov	r1, r3
 80096da:	4603      	mov	r3, r0
 80096dc:	4642      	mov	r2, r8
 80096de:	189b      	adds	r3, r3, r2
 80096e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80096e4:	464b      	mov	r3, r9
 80096e6:	460a      	mov	r2, r1
 80096e8:	eb42 0303 	adc.w	r3, r2, r3
 80096ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80096f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80096fc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009700:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009704:	460b      	mov	r3, r1
 8009706:	18db      	adds	r3, r3, r3
 8009708:	62bb      	str	r3, [r7, #40]	@ 0x28
 800970a:	4613      	mov	r3, r2
 800970c:	eb42 0303 	adc.w	r3, r2, r3
 8009710:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009712:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009716:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800971a:	f7f6 fdb9 	bl	8000290 <__aeabi_uldivmod>
 800971e:	4602      	mov	r2, r0
 8009720:	460b      	mov	r3, r1
 8009722:	4b0d      	ldr	r3, [pc, #52]	@ (8009758 <UART_SetConfig+0x2d4>)
 8009724:	fba3 1302 	umull	r1, r3, r3, r2
 8009728:	095b      	lsrs	r3, r3, #5
 800972a:	2164      	movs	r1, #100	@ 0x64
 800972c:	fb01 f303 	mul.w	r3, r1, r3
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	00db      	lsls	r3, r3, #3
 8009734:	3332      	adds	r3, #50	@ 0x32
 8009736:	4a08      	ldr	r2, [pc, #32]	@ (8009758 <UART_SetConfig+0x2d4>)
 8009738:	fba2 2303 	umull	r2, r3, r2, r3
 800973c:	095b      	lsrs	r3, r3, #5
 800973e:	f003 0207 	and.w	r2, r3, #7
 8009742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4422      	add	r2, r4
 800974a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800974c:	e106      	b.n	800995c <UART_SetConfig+0x4d8>
 800974e:	bf00      	nop
 8009750:	40011000 	.word	0x40011000
 8009754:	40011400 	.word	0x40011400
 8009758:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800975c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009760:	2200      	movs	r2, #0
 8009762:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009766:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800976a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800976e:	4642      	mov	r2, r8
 8009770:	464b      	mov	r3, r9
 8009772:	1891      	adds	r1, r2, r2
 8009774:	6239      	str	r1, [r7, #32]
 8009776:	415b      	adcs	r3, r3
 8009778:	627b      	str	r3, [r7, #36]	@ 0x24
 800977a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800977e:	4641      	mov	r1, r8
 8009780:	1854      	adds	r4, r2, r1
 8009782:	4649      	mov	r1, r9
 8009784:	eb43 0501 	adc.w	r5, r3, r1
 8009788:	f04f 0200 	mov.w	r2, #0
 800978c:	f04f 0300 	mov.w	r3, #0
 8009790:	00eb      	lsls	r3, r5, #3
 8009792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009796:	00e2      	lsls	r2, r4, #3
 8009798:	4614      	mov	r4, r2
 800979a:	461d      	mov	r5, r3
 800979c:	4643      	mov	r3, r8
 800979e:	18e3      	adds	r3, r4, r3
 80097a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80097a4:	464b      	mov	r3, r9
 80097a6:	eb45 0303 	adc.w	r3, r5, r3
 80097aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80097ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80097ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80097be:	f04f 0200 	mov.w	r2, #0
 80097c2:	f04f 0300 	mov.w	r3, #0
 80097c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80097ca:	4629      	mov	r1, r5
 80097cc:	008b      	lsls	r3, r1, #2
 80097ce:	4621      	mov	r1, r4
 80097d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097d4:	4621      	mov	r1, r4
 80097d6:	008a      	lsls	r2, r1, #2
 80097d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80097dc:	f7f6 fd58 	bl	8000290 <__aeabi_uldivmod>
 80097e0:	4602      	mov	r2, r0
 80097e2:	460b      	mov	r3, r1
 80097e4:	4b60      	ldr	r3, [pc, #384]	@ (8009968 <UART_SetConfig+0x4e4>)
 80097e6:	fba3 2302 	umull	r2, r3, r3, r2
 80097ea:	095b      	lsrs	r3, r3, #5
 80097ec:	011c      	lsls	r4, r3, #4
 80097ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097f2:	2200      	movs	r2, #0
 80097f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80097f8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80097fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009800:	4642      	mov	r2, r8
 8009802:	464b      	mov	r3, r9
 8009804:	1891      	adds	r1, r2, r2
 8009806:	61b9      	str	r1, [r7, #24]
 8009808:	415b      	adcs	r3, r3
 800980a:	61fb      	str	r3, [r7, #28]
 800980c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009810:	4641      	mov	r1, r8
 8009812:	1851      	adds	r1, r2, r1
 8009814:	6139      	str	r1, [r7, #16]
 8009816:	4649      	mov	r1, r9
 8009818:	414b      	adcs	r3, r1
 800981a:	617b      	str	r3, [r7, #20]
 800981c:	f04f 0200 	mov.w	r2, #0
 8009820:	f04f 0300 	mov.w	r3, #0
 8009824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009828:	4659      	mov	r1, fp
 800982a:	00cb      	lsls	r3, r1, #3
 800982c:	4651      	mov	r1, sl
 800982e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009832:	4651      	mov	r1, sl
 8009834:	00ca      	lsls	r2, r1, #3
 8009836:	4610      	mov	r0, r2
 8009838:	4619      	mov	r1, r3
 800983a:	4603      	mov	r3, r0
 800983c:	4642      	mov	r2, r8
 800983e:	189b      	adds	r3, r3, r2
 8009840:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009844:	464b      	mov	r3, r9
 8009846:	460a      	mov	r2, r1
 8009848:	eb42 0303 	adc.w	r3, r2, r3
 800984c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	2200      	movs	r2, #0
 8009858:	67bb      	str	r3, [r7, #120]	@ 0x78
 800985a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800985c:	f04f 0200 	mov.w	r2, #0
 8009860:	f04f 0300 	mov.w	r3, #0
 8009864:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009868:	4649      	mov	r1, r9
 800986a:	008b      	lsls	r3, r1, #2
 800986c:	4641      	mov	r1, r8
 800986e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009872:	4641      	mov	r1, r8
 8009874:	008a      	lsls	r2, r1, #2
 8009876:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800987a:	f7f6 fd09 	bl	8000290 <__aeabi_uldivmod>
 800987e:	4602      	mov	r2, r0
 8009880:	460b      	mov	r3, r1
 8009882:	4611      	mov	r1, r2
 8009884:	4b38      	ldr	r3, [pc, #224]	@ (8009968 <UART_SetConfig+0x4e4>)
 8009886:	fba3 2301 	umull	r2, r3, r3, r1
 800988a:	095b      	lsrs	r3, r3, #5
 800988c:	2264      	movs	r2, #100	@ 0x64
 800988e:	fb02 f303 	mul.w	r3, r2, r3
 8009892:	1acb      	subs	r3, r1, r3
 8009894:	011b      	lsls	r3, r3, #4
 8009896:	3332      	adds	r3, #50	@ 0x32
 8009898:	4a33      	ldr	r2, [pc, #204]	@ (8009968 <UART_SetConfig+0x4e4>)
 800989a:	fba2 2303 	umull	r2, r3, r2, r3
 800989e:	095b      	lsrs	r3, r3, #5
 80098a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80098a4:	441c      	add	r4, r3
 80098a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098aa:	2200      	movs	r2, #0
 80098ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80098ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80098b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80098b4:	4642      	mov	r2, r8
 80098b6:	464b      	mov	r3, r9
 80098b8:	1891      	adds	r1, r2, r2
 80098ba:	60b9      	str	r1, [r7, #8]
 80098bc:	415b      	adcs	r3, r3
 80098be:	60fb      	str	r3, [r7, #12]
 80098c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80098c4:	4641      	mov	r1, r8
 80098c6:	1851      	adds	r1, r2, r1
 80098c8:	6039      	str	r1, [r7, #0]
 80098ca:	4649      	mov	r1, r9
 80098cc:	414b      	adcs	r3, r1
 80098ce:	607b      	str	r3, [r7, #4]
 80098d0:	f04f 0200 	mov.w	r2, #0
 80098d4:	f04f 0300 	mov.w	r3, #0
 80098d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80098dc:	4659      	mov	r1, fp
 80098de:	00cb      	lsls	r3, r1, #3
 80098e0:	4651      	mov	r1, sl
 80098e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80098e6:	4651      	mov	r1, sl
 80098e8:	00ca      	lsls	r2, r1, #3
 80098ea:	4610      	mov	r0, r2
 80098ec:	4619      	mov	r1, r3
 80098ee:	4603      	mov	r3, r0
 80098f0:	4642      	mov	r2, r8
 80098f2:	189b      	adds	r3, r3, r2
 80098f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80098f6:	464b      	mov	r3, r9
 80098f8:	460a      	mov	r2, r1
 80098fa:	eb42 0303 	adc.w	r3, r2, r3
 80098fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	663b      	str	r3, [r7, #96]	@ 0x60
 800990a:	667a      	str	r2, [r7, #100]	@ 0x64
 800990c:	f04f 0200 	mov.w	r2, #0
 8009910:	f04f 0300 	mov.w	r3, #0
 8009914:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009918:	4649      	mov	r1, r9
 800991a:	008b      	lsls	r3, r1, #2
 800991c:	4641      	mov	r1, r8
 800991e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009922:	4641      	mov	r1, r8
 8009924:	008a      	lsls	r2, r1, #2
 8009926:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800992a:	f7f6 fcb1 	bl	8000290 <__aeabi_uldivmod>
 800992e:	4602      	mov	r2, r0
 8009930:	460b      	mov	r3, r1
 8009932:	4b0d      	ldr	r3, [pc, #52]	@ (8009968 <UART_SetConfig+0x4e4>)
 8009934:	fba3 1302 	umull	r1, r3, r3, r2
 8009938:	095b      	lsrs	r3, r3, #5
 800993a:	2164      	movs	r1, #100	@ 0x64
 800993c:	fb01 f303 	mul.w	r3, r1, r3
 8009940:	1ad3      	subs	r3, r2, r3
 8009942:	011b      	lsls	r3, r3, #4
 8009944:	3332      	adds	r3, #50	@ 0x32
 8009946:	4a08      	ldr	r2, [pc, #32]	@ (8009968 <UART_SetConfig+0x4e4>)
 8009948:	fba2 2303 	umull	r2, r3, r2, r3
 800994c:	095b      	lsrs	r3, r3, #5
 800994e:	f003 020f 	and.w	r2, r3, #15
 8009952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4422      	add	r2, r4
 800995a:	609a      	str	r2, [r3, #8]
}
 800995c:	bf00      	nop
 800995e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009962:	46bd      	mov	sp, r7
 8009964:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009968:	51eb851f 	.word	0x51eb851f

0800996c <calloc>:
 800996c:	4b02      	ldr	r3, [pc, #8]	@ (8009978 <calloc+0xc>)
 800996e:	460a      	mov	r2, r1
 8009970:	4601      	mov	r1, r0
 8009972:	6818      	ldr	r0, [r3, #0]
 8009974:	f000 b802 	b.w	800997c <_calloc_r>
 8009978:	200000a0 	.word	0x200000a0

0800997c <_calloc_r>:
 800997c:	b570      	push	{r4, r5, r6, lr}
 800997e:	fba1 5402 	umull	r5, r4, r1, r2
 8009982:	b93c      	cbnz	r4, 8009994 <_calloc_r+0x18>
 8009984:	4629      	mov	r1, r5
 8009986:	f000 f83f 	bl	8009a08 <_malloc_r>
 800998a:	4606      	mov	r6, r0
 800998c:	b928      	cbnz	r0, 800999a <_calloc_r+0x1e>
 800998e:	2600      	movs	r6, #0
 8009990:	4630      	mov	r0, r6
 8009992:	bd70      	pop	{r4, r5, r6, pc}
 8009994:	220c      	movs	r2, #12
 8009996:	6002      	str	r2, [r0, #0]
 8009998:	e7f9      	b.n	800998e <_calloc_r+0x12>
 800999a:	462a      	mov	r2, r5
 800999c:	4621      	mov	r1, r4
 800999e:	f000 fafd 	bl	8009f9c <memset>
 80099a2:	e7f5      	b.n	8009990 <_calloc_r+0x14>

080099a4 <malloc>:
 80099a4:	4b02      	ldr	r3, [pc, #8]	@ (80099b0 <malloc+0xc>)
 80099a6:	4601      	mov	r1, r0
 80099a8:	6818      	ldr	r0, [r3, #0]
 80099aa:	f000 b82d 	b.w	8009a08 <_malloc_r>
 80099ae:	bf00      	nop
 80099b0:	200000a0 	.word	0x200000a0

080099b4 <free>:
 80099b4:	4b02      	ldr	r3, [pc, #8]	@ (80099c0 <free+0xc>)
 80099b6:	4601      	mov	r1, r0
 80099b8:	6818      	ldr	r0, [r3, #0]
 80099ba:	f000 bb89 	b.w	800a0d0 <_free_r>
 80099be:	bf00      	nop
 80099c0:	200000a0 	.word	0x200000a0

080099c4 <sbrk_aligned>:
 80099c4:	b570      	push	{r4, r5, r6, lr}
 80099c6:	4e0f      	ldr	r6, [pc, #60]	@ (8009a04 <sbrk_aligned+0x40>)
 80099c8:	460c      	mov	r4, r1
 80099ca:	6831      	ldr	r1, [r6, #0]
 80099cc:	4605      	mov	r5, r0
 80099ce:	b911      	cbnz	r1, 80099d6 <sbrk_aligned+0x12>
 80099d0:	f000 fb20 	bl	800a014 <_sbrk_r>
 80099d4:	6030      	str	r0, [r6, #0]
 80099d6:	4621      	mov	r1, r4
 80099d8:	4628      	mov	r0, r5
 80099da:	f000 fb1b 	bl	800a014 <_sbrk_r>
 80099de:	1c43      	adds	r3, r0, #1
 80099e0:	d103      	bne.n	80099ea <sbrk_aligned+0x26>
 80099e2:	f04f 34ff 	mov.w	r4, #4294967295
 80099e6:	4620      	mov	r0, r4
 80099e8:	bd70      	pop	{r4, r5, r6, pc}
 80099ea:	1cc4      	adds	r4, r0, #3
 80099ec:	f024 0403 	bic.w	r4, r4, #3
 80099f0:	42a0      	cmp	r0, r4
 80099f2:	d0f8      	beq.n	80099e6 <sbrk_aligned+0x22>
 80099f4:	1a21      	subs	r1, r4, r0
 80099f6:	4628      	mov	r0, r5
 80099f8:	f000 fb0c 	bl	800a014 <_sbrk_r>
 80099fc:	3001      	adds	r0, #1
 80099fe:	d1f2      	bne.n	80099e6 <sbrk_aligned+0x22>
 8009a00:	e7ef      	b.n	80099e2 <sbrk_aligned+0x1e>
 8009a02:	bf00      	nop
 8009a04:	20000610 	.word	0x20000610

08009a08 <_malloc_r>:
 8009a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a0c:	1ccd      	adds	r5, r1, #3
 8009a0e:	f025 0503 	bic.w	r5, r5, #3
 8009a12:	3508      	adds	r5, #8
 8009a14:	2d0c      	cmp	r5, #12
 8009a16:	bf38      	it	cc
 8009a18:	250c      	movcc	r5, #12
 8009a1a:	2d00      	cmp	r5, #0
 8009a1c:	4606      	mov	r6, r0
 8009a1e:	db01      	blt.n	8009a24 <_malloc_r+0x1c>
 8009a20:	42a9      	cmp	r1, r5
 8009a22:	d904      	bls.n	8009a2e <_malloc_r+0x26>
 8009a24:	230c      	movs	r3, #12
 8009a26:	6033      	str	r3, [r6, #0]
 8009a28:	2000      	movs	r0, #0
 8009a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b04 <_malloc_r+0xfc>
 8009a32:	f000 f869 	bl	8009b08 <__malloc_lock>
 8009a36:	f8d8 3000 	ldr.w	r3, [r8]
 8009a3a:	461c      	mov	r4, r3
 8009a3c:	bb44      	cbnz	r4, 8009a90 <_malloc_r+0x88>
 8009a3e:	4629      	mov	r1, r5
 8009a40:	4630      	mov	r0, r6
 8009a42:	f7ff ffbf 	bl	80099c4 <sbrk_aligned>
 8009a46:	1c43      	adds	r3, r0, #1
 8009a48:	4604      	mov	r4, r0
 8009a4a:	d158      	bne.n	8009afe <_malloc_r+0xf6>
 8009a4c:	f8d8 4000 	ldr.w	r4, [r8]
 8009a50:	4627      	mov	r7, r4
 8009a52:	2f00      	cmp	r7, #0
 8009a54:	d143      	bne.n	8009ade <_malloc_r+0xd6>
 8009a56:	2c00      	cmp	r4, #0
 8009a58:	d04b      	beq.n	8009af2 <_malloc_r+0xea>
 8009a5a:	6823      	ldr	r3, [r4, #0]
 8009a5c:	4639      	mov	r1, r7
 8009a5e:	4630      	mov	r0, r6
 8009a60:	eb04 0903 	add.w	r9, r4, r3
 8009a64:	f000 fad6 	bl	800a014 <_sbrk_r>
 8009a68:	4581      	cmp	r9, r0
 8009a6a:	d142      	bne.n	8009af2 <_malloc_r+0xea>
 8009a6c:	6821      	ldr	r1, [r4, #0]
 8009a6e:	1a6d      	subs	r5, r5, r1
 8009a70:	4629      	mov	r1, r5
 8009a72:	4630      	mov	r0, r6
 8009a74:	f7ff ffa6 	bl	80099c4 <sbrk_aligned>
 8009a78:	3001      	adds	r0, #1
 8009a7a:	d03a      	beq.n	8009af2 <_malloc_r+0xea>
 8009a7c:	6823      	ldr	r3, [r4, #0]
 8009a7e:	442b      	add	r3, r5
 8009a80:	6023      	str	r3, [r4, #0]
 8009a82:	f8d8 3000 	ldr.w	r3, [r8]
 8009a86:	685a      	ldr	r2, [r3, #4]
 8009a88:	bb62      	cbnz	r2, 8009ae4 <_malloc_r+0xdc>
 8009a8a:	f8c8 7000 	str.w	r7, [r8]
 8009a8e:	e00f      	b.n	8009ab0 <_malloc_r+0xa8>
 8009a90:	6822      	ldr	r2, [r4, #0]
 8009a92:	1b52      	subs	r2, r2, r5
 8009a94:	d420      	bmi.n	8009ad8 <_malloc_r+0xd0>
 8009a96:	2a0b      	cmp	r2, #11
 8009a98:	d917      	bls.n	8009aca <_malloc_r+0xc2>
 8009a9a:	1961      	adds	r1, r4, r5
 8009a9c:	42a3      	cmp	r3, r4
 8009a9e:	6025      	str	r5, [r4, #0]
 8009aa0:	bf18      	it	ne
 8009aa2:	6059      	strne	r1, [r3, #4]
 8009aa4:	6863      	ldr	r3, [r4, #4]
 8009aa6:	bf08      	it	eq
 8009aa8:	f8c8 1000 	streq.w	r1, [r8]
 8009aac:	5162      	str	r2, [r4, r5]
 8009aae:	604b      	str	r3, [r1, #4]
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	f000 f82f 	bl	8009b14 <__malloc_unlock>
 8009ab6:	f104 000b 	add.w	r0, r4, #11
 8009aba:	1d23      	adds	r3, r4, #4
 8009abc:	f020 0007 	bic.w	r0, r0, #7
 8009ac0:	1ac2      	subs	r2, r0, r3
 8009ac2:	bf1c      	itt	ne
 8009ac4:	1a1b      	subne	r3, r3, r0
 8009ac6:	50a3      	strne	r3, [r4, r2]
 8009ac8:	e7af      	b.n	8009a2a <_malloc_r+0x22>
 8009aca:	6862      	ldr	r2, [r4, #4]
 8009acc:	42a3      	cmp	r3, r4
 8009ace:	bf0c      	ite	eq
 8009ad0:	f8c8 2000 	streq.w	r2, [r8]
 8009ad4:	605a      	strne	r2, [r3, #4]
 8009ad6:	e7eb      	b.n	8009ab0 <_malloc_r+0xa8>
 8009ad8:	4623      	mov	r3, r4
 8009ada:	6864      	ldr	r4, [r4, #4]
 8009adc:	e7ae      	b.n	8009a3c <_malloc_r+0x34>
 8009ade:	463c      	mov	r4, r7
 8009ae0:	687f      	ldr	r7, [r7, #4]
 8009ae2:	e7b6      	b.n	8009a52 <_malloc_r+0x4a>
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	42a3      	cmp	r3, r4
 8009aea:	d1fb      	bne.n	8009ae4 <_malloc_r+0xdc>
 8009aec:	2300      	movs	r3, #0
 8009aee:	6053      	str	r3, [r2, #4]
 8009af0:	e7de      	b.n	8009ab0 <_malloc_r+0xa8>
 8009af2:	230c      	movs	r3, #12
 8009af4:	6033      	str	r3, [r6, #0]
 8009af6:	4630      	mov	r0, r6
 8009af8:	f000 f80c 	bl	8009b14 <__malloc_unlock>
 8009afc:	e794      	b.n	8009a28 <_malloc_r+0x20>
 8009afe:	6005      	str	r5, [r0, #0]
 8009b00:	e7d6      	b.n	8009ab0 <_malloc_r+0xa8>
 8009b02:	bf00      	nop
 8009b04:	20000614 	.word	0x20000614

08009b08 <__malloc_lock>:
 8009b08:	4801      	ldr	r0, [pc, #4]	@ (8009b10 <__malloc_lock+0x8>)
 8009b0a:	f000 bad0 	b.w	800a0ae <__retarget_lock_acquire_recursive>
 8009b0e:	bf00      	nop
 8009b10:	20000758 	.word	0x20000758

08009b14 <__malloc_unlock>:
 8009b14:	4801      	ldr	r0, [pc, #4]	@ (8009b1c <__malloc_unlock+0x8>)
 8009b16:	f000 bacb 	b.w	800a0b0 <__retarget_lock_release_recursive>
 8009b1a:	bf00      	nop
 8009b1c:	20000758 	.word	0x20000758

08009b20 <std>:
 8009b20:	2300      	movs	r3, #0
 8009b22:	b510      	push	{r4, lr}
 8009b24:	4604      	mov	r4, r0
 8009b26:	e9c0 3300 	strd	r3, r3, [r0]
 8009b2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b2e:	6083      	str	r3, [r0, #8]
 8009b30:	8181      	strh	r1, [r0, #12]
 8009b32:	6643      	str	r3, [r0, #100]	@ 0x64
 8009b34:	81c2      	strh	r2, [r0, #14]
 8009b36:	6183      	str	r3, [r0, #24]
 8009b38:	4619      	mov	r1, r3
 8009b3a:	2208      	movs	r2, #8
 8009b3c:	305c      	adds	r0, #92	@ 0x5c
 8009b3e:	f000 fa2d 	bl	8009f9c <memset>
 8009b42:	4b0d      	ldr	r3, [pc, #52]	@ (8009b78 <std+0x58>)
 8009b44:	6263      	str	r3, [r4, #36]	@ 0x24
 8009b46:	4b0d      	ldr	r3, [pc, #52]	@ (8009b7c <std+0x5c>)
 8009b48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8009b80 <std+0x60>)
 8009b4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8009b84 <std+0x64>)
 8009b50:	6323      	str	r3, [r4, #48]	@ 0x30
 8009b52:	4b0d      	ldr	r3, [pc, #52]	@ (8009b88 <std+0x68>)
 8009b54:	6224      	str	r4, [r4, #32]
 8009b56:	429c      	cmp	r4, r3
 8009b58:	d006      	beq.n	8009b68 <std+0x48>
 8009b5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009b5e:	4294      	cmp	r4, r2
 8009b60:	d002      	beq.n	8009b68 <std+0x48>
 8009b62:	33d0      	adds	r3, #208	@ 0xd0
 8009b64:	429c      	cmp	r4, r3
 8009b66:	d105      	bne.n	8009b74 <std+0x54>
 8009b68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009b6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b70:	f000 ba9c 	b.w	800a0ac <__retarget_lock_init_recursive>
 8009b74:	bd10      	pop	{r4, pc}
 8009b76:	bf00      	nop
 8009b78:	08009ded 	.word	0x08009ded
 8009b7c:	08009e0f 	.word	0x08009e0f
 8009b80:	08009e47 	.word	0x08009e47
 8009b84:	08009e6b 	.word	0x08009e6b
 8009b88:	20000618 	.word	0x20000618

08009b8c <stdio_exit_handler>:
 8009b8c:	4a02      	ldr	r2, [pc, #8]	@ (8009b98 <stdio_exit_handler+0xc>)
 8009b8e:	4903      	ldr	r1, [pc, #12]	@ (8009b9c <stdio_exit_handler+0x10>)
 8009b90:	4803      	ldr	r0, [pc, #12]	@ (8009ba0 <stdio_exit_handler+0x14>)
 8009b92:	f000 b869 	b.w	8009c68 <_fwalk_sglue>
 8009b96:	bf00      	nop
 8009b98:	20000094 	.word	0x20000094
 8009b9c:	0800aabd 	.word	0x0800aabd
 8009ba0:	200000a4 	.word	0x200000a4

08009ba4 <cleanup_stdio>:
 8009ba4:	6841      	ldr	r1, [r0, #4]
 8009ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8009bd8 <cleanup_stdio+0x34>)
 8009ba8:	4299      	cmp	r1, r3
 8009baa:	b510      	push	{r4, lr}
 8009bac:	4604      	mov	r4, r0
 8009bae:	d001      	beq.n	8009bb4 <cleanup_stdio+0x10>
 8009bb0:	f000 ff84 	bl	800aabc <_fflush_r>
 8009bb4:	68a1      	ldr	r1, [r4, #8]
 8009bb6:	4b09      	ldr	r3, [pc, #36]	@ (8009bdc <cleanup_stdio+0x38>)
 8009bb8:	4299      	cmp	r1, r3
 8009bba:	d002      	beq.n	8009bc2 <cleanup_stdio+0x1e>
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	f000 ff7d 	bl	800aabc <_fflush_r>
 8009bc2:	68e1      	ldr	r1, [r4, #12]
 8009bc4:	4b06      	ldr	r3, [pc, #24]	@ (8009be0 <cleanup_stdio+0x3c>)
 8009bc6:	4299      	cmp	r1, r3
 8009bc8:	d004      	beq.n	8009bd4 <cleanup_stdio+0x30>
 8009bca:	4620      	mov	r0, r4
 8009bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bd0:	f000 bf74 	b.w	800aabc <_fflush_r>
 8009bd4:	bd10      	pop	{r4, pc}
 8009bd6:	bf00      	nop
 8009bd8:	20000618 	.word	0x20000618
 8009bdc:	20000680 	.word	0x20000680
 8009be0:	200006e8 	.word	0x200006e8

08009be4 <global_stdio_init.part.0>:
 8009be4:	b510      	push	{r4, lr}
 8009be6:	4b0b      	ldr	r3, [pc, #44]	@ (8009c14 <global_stdio_init.part.0+0x30>)
 8009be8:	4c0b      	ldr	r4, [pc, #44]	@ (8009c18 <global_stdio_init.part.0+0x34>)
 8009bea:	4a0c      	ldr	r2, [pc, #48]	@ (8009c1c <global_stdio_init.part.0+0x38>)
 8009bec:	601a      	str	r2, [r3, #0]
 8009bee:	4620      	mov	r0, r4
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	2104      	movs	r1, #4
 8009bf4:	f7ff ff94 	bl	8009b20 <std>
 8009bf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009bfc:	2201      	movs	r2, #1
 8009bfe:	2109      	movs	r1, #9
 8009c00:	f7ff ff8e 	bl	8009b20 <std>
 8009c04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009c08:	2202      	movs	r2, #2
 8009c0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c0e:	2112      	movs	r1, #18
 8009c10:	f7ff bf86 	b.w	8009b20 <std>
 8009c14:	20000750 	.word	0x20000750
 8009c18:	20000618 	.word	0x20000618
 8009c1c:	08009b8d 	.word	0x08009b8d

08009c20 <__sfp_lock_acquire>:
 8009c20:	4801      	ldr	r0, [pc, #4]	@ (8009c28 <__sfp_lock_acquire+0x8>)
 8009c22:	f000 ba44 	b.w	800a0ae <__retarget_lock_acquire_recursive>
 8009c26:	bf00      	nop
 8009c28:	20000759 	.word	0x20000759

08009c2c <__sfp_lock_release>:
 8009c2c:	4801      	ldr	r0, [pc, #4]	@ (8009c34 <__sfp_lock_release+0x8>)
 8009c2e:	f000 ba3f 	b.w	800a0b0 <__retarget_lock_release_recursive>
 8009c32:	bf00      	nop
 8009c34:	20000759 	.word	0x20000759

08009c38 <__sinit>:
 8009c38:	b510      	push	{r4, lr}
 8009c3a:	4604      	mov	r4, r0
 8009c3c:	f7ff fff0 	bl	8009c20 <__sfp_lock_acquire>
 8009c40:	6a23      	ldr	r3, [r4, #32]
 8009c42:	b11b      	cbz	r3, 8009c4c <__sinit+0x14>
 8009c44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c48:	f7ff bff0 	b.w	8009c2c <__sfp_lock_release>
 8009c4c:	4b04      	ldr	r3, [pc, #16]	@ (8009c60 <__sinit+0x28>)
 8009c4e:	6223      	str	r3, [r4, #32]
 8009c50:	4b04      	ldr	r3, [pc, #16]	@ (8009c64 <__sinit+0x2c>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d1f5      	bne.n	8009c44 <__sinit+0xc>
 8009c58:	f7ff ffc4 	bl	8009be4 <global_stdio_init.part.0>
 8009c5c:	e7f2      	b.n	8009c44 <__sinit+0xc>
 8009c5e:	bf00      	nop
 8009c60:	08009ba5 	.word	0x08009ba5
 8009c64:	20000750 	.word	0x20000750

08009c68 <_fwalk_sglue>:
 8009c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c6c:	4607      	mov	r7, r0
 8009c6e:	4688      	mov	r8, r1
 8009c70:	4614      	mov	r4, r2
 8009c72:	2600      	movs	r6, #0
 8009c74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c78:	f1b9 0901 	subs.w	r9, r9, #1
 8009c7c:	d505      	bpl.n	8009c8a <_fwalk_sglue+0x22>
 8009c7e:	6824      	ldr	r4, [r4, #0]
 8009c80:	2c00      	cmp	r4, #0
 8009c82:	d1f7      	bne.n	8009c74 <_fwalk_sglue+0xc>
 8009c84:	4630      	mov	r0, r6
 8009c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c8a:	89ab      	ldrh	r3, [r5, #12]
 8009c8c:	2b01      	cmp	r3, #1
 8009c8e:	d907      	bls.n	8009ca0 <_fwalk_sglue+0x38>
 8009c90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c94:	3301      	adds	r3, #1
 8009c96:	d003      	beq.n	8009ca0 <_fwalk_sglue+0x38>
 8009c98:	4629      	mov	r1, r5
 8009c9a:	4638      	mov	r0, r7
 8009c9c:	47c0      	blx	r8
 8009c9e:	4306      	orrs	r6, r0
 8009ca0:	3568      	adds	r5, #104	@ 0x68
 8009ca2:	e7e9      	b.n	8009c78 <_fwalk_sglue+0x10>

08009ca4 <iprintf>:
 8009ca4:	b40f      	push	{r0, r1, r2, r3}
 8009ca6:	b507      	push	{r0, r1, r2, lr}
 8009ca8:	4906      	ldr	r1, [pc, #24]	@ (8009cc4 <iprintf+0x20>)
 8009caa:	ab04      	add	r3, sp, #16
 8009cac:	6808      	ldr	r0, [r1, #0]
 8009cae:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cb2:	6881      	ldr	r1, [r0, #8]
 8009cb4:	9301      	str	r3, [sp, #4]
 8009cb6:	f000 fbd7 	bl	800a468 <_vfiprintf_r>
 8009cba:	b003      	add	sp, #12
 8009cbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cc0:	b004      	add	sp, #16
 8009cc2:	4770      	bx	lr
 8009cc4:	200000a0 	.word	0x200000a0

08009cc8 <_puts_r>:
 8009cc8:	6a03      	ldr	r3, [r0, #32]
 8009cca:	b570      	push	{r4, r5, r6, lr}
 8009ccc:	6884      	ldr	r4, [r0, #8]
 8009cce:	4605      	mov	r5, r0
 8009cd0:	460e      	mov	r6, r1
 8009cd2:	b90b      	cbnz	r3, 8009cd8 <_puts_r+0x10>
 8009cd4:	f7ff ffb0 	bl	8009c38 <__sinit>
 8009cd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009cda:	07db      	lsls	r3, r3, #31
 8009cdc:	d405      	bmi.n	8009cea <_puts_r+0x22>
 8009cde:	89a3      	ldrh	r3, [r4, #12]
 8009ce0:	0598      	lsls	r0, r3, #22
 8009ce2:	d402      	bmi.n	8009cea <_puts_r+0x22>
 8009ce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ce6:	f000 f9e2 	bl	800a0ae <__retarget_lock_acquire_recursive>
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	0719      	lsls	r1, r3, #28
 8009cee:	d502      	bpl.n	8009cf6 <_puts_r+0x2e>
 8009cf0:	6923      	ldr	r3, [r4, #16]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d135      	bne.n	8009d62 <_puts_r+0x9a>
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	f000 f8f9 	bl	8009ef0 <__swsetup_r>
 8009cfe:	b380      	cbz	r0, 8009d62 <_puts_r+0x9a>
 8009d00:	f04f 35ff 	mov.w	r5, #4294967295
 8009d04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d06:	07da      	lsls	r2, r3, #31
 8009d08:	d405      	bmi.n	8009d16 <_puts_r+0x4e>
 8009d0a:	89a3      	ldrh	r3, [r4, #12]
 8009d0c:	059b      	lsls	r3, r3, #22
 8009d0e:	d402      	bmi.n	8009d16 <_puts_r+0x4e>
 8009d10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d12:	f000 f9cd 	bl	800a0b0 <__retarget_lock_release_recursive>
 8009d16:	4628      	mov	r0, r5
 8009d18:	bd70      	pop	{r4, r5, r6, pc}
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	da04      	bge.n	8009d28 <_puts_r+0x60>
 8009d1e:	69a2      	ldr	r2, [r4, #24]
 8009d20:	429a      	cmp	r2, r3
 8009d22:	dc17      	bgt.n	8009d54 <_puts_r+0x8c>
 8009d24:	290a      	cmp	r1, #10
 8009d26:	d015      	beq.n	8009d54 <_puts_r+0x8c>
 8009d28:	6823      	ldr	r3, [r4, #0]
 8009d2a:	1c5a      	adds	r2, r3, #1
 8009d2c:	6022      	str	r2, [r4, #0]
 8009d2e:	7019      	strb	r1, [r3, #0]
 8009d30:	68a3      	ldr	r3, [r4, #8]
 8009d32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d36:	3b01      	subs	r3, #1
 8009d38:	60a3      	str	r3, [r4, #8]
 8009d3a:	2900      	cmp	r1, #0
 8009d3c:	d1ed      	bne.n	8009d1a <_puts_r+0x52>
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	da11      	bge.n	8009d66 <_puts_r+0x9e>
 8009d42:	4622      	mov	r2, r4
 8009d44:	210a      	movs	r1, #10
 8009d46:	4628      	mov	r0, r5
 8009d48:	f000 f893 	bl	8009e72 <__swbuf_r>
 8009d4c:	3001      	adds	r0, #1
 8009d4e:	d0d7      	beq.n	8009d00 <_puts_r+0x38>
 8009d50:	250a      	movs	r5, #10
 8009d52:	e7d7      	b.n	8009d04 <_puts_r+0x3c>
 8009d54:	4622      	mov	r2, r4
 8009d56:	4628      	mov	r0, r5
 8009d58:	f000 f88b 	bl	8009e72 <__swbuf_r>
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	d1e7      	bne.n	8009d30 <_puts_r+0x68>
 8009d60:	e7ce      	b.n	8009d00 <_puts_r+0x38>
 8009d62:	3e01      	subs	r6, #1
 8009d64:	e7e4      	b.n	8009d30 <_puts_r+0x68>
 8009d66:	6823      	ldr	r3, [r4, #0]
 8009d68:	1c5a      	adds	r2, r3, #1
 8009d6a:	6022      	str	r2, [r4, #0]
 8009d6c:	220a      	movs	r2, #10
 8009d6e:	701a      	strb	r2, [r3, #0]
 8009d70:	e7ee      	b.n	8009d50 <_puts_r+0x88>
	...

08009d74 <puts>:
 8009d74:	4b02      	ldr	r3, [pc, #8]	@ (8009d80 <puts+0xc>)
 8009d76:	4601      	mov	r1, r0
 8009d78:	6818      	ldr	r0, [r3, #0]
 8009d7a:	f7ff bfa5 	b.w	8009cc8 <_puts_r>
 8009d7e:	bf00      	nop
 8009d80:	200000a0 	.word	0x200000a0

08009d84 <sniprintf>:
 8009d84:	b40c      	push	{r2, r3}
 8009d86:	b530      	push	{r4, r5, lr}
 8009d88:	4b17      	ldr	r3, [pc, #92]	@ (8009de8 <sniprintf+0x64>)
 8009d8a:	1e0c      	subs	r4, r1, #0
 8009d8c:	681d      	ldr	r5, [r3, #0]
 8009d8e:	b09d      	sub	sp, #116	@ 0x74
 8009d90:	da08      	bge.n	8009da4 <sniprintf+0x20>
 8009d92:	238b      	movs	r3, #139	@ 0x8b
 8009d94:	602b      	str	r3, [r5, #0]
 8009d96:	f04f 30ff 	mov.w	r0, #4294967295
 8009d9a:	b01d      	add	sp, #116	@ 0x74
 8009d9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009da0:	b002      	add	sp, #8
 8009da2:	4770      	bx	lr
 8009da4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009da8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009dac:	bf14      	ite	ne
 8009dae:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009db2:	4623      	moveq	r3, r4
 8009db4:	9304      	str	r3, [sp, #16]
 8009db6:	9307      	str	r3, [sp, #28]
 8009db8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009dbc:	9002      	str	r0, [sp, #8]
 8009dbe:	9006      	str	r0, [sp, #24]
 8009dc0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009dc4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009dc6:	ab21      	add	r3, sp, #132	@ 0x84
 8009dc8:	a902      	add	r1, sp, #8
 8009dca:	4628      	mov	r0, r5
 8009dcc:	9301      	str	r3, [sp, #4]
 8009dce:	f000 fa25 	bl	800a21c <_svfiprintf_r>
 8009dd2:	1c43      	adds	r3, r0, #1
 8009dd4:	bfbc      	itt	lt
 8009dd6:	238b      	movlt	r3, #139	@ 0x8b
 8009dd8:	602b      	strlt	r3, [r5, #0]
 8009dda:	2c00      	cmp	r4, #0
 8009ddc:	d0dd      	beq.n	8009d9a <sniprintf+0x16>
 8009dde:	9b02      	ldr	r3, [sp, #8]
 8009de0:	2200      	movs	r2, #0
 8009de2:	701a      	strb	r2, [r3, #0]
 8009de4:	e7d9      	b.n	8009d9a <sniprintf+0x16>
 8009de6:	bf00      	nop
 8009de8:	200000a0 	.word	0x200000a0

08009dec <__sread>:
 8009dec:	b510      	push	{r4, lr}
 8009dee:	460c      	mov	r4, r1
 8009df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df4:	f000 f8fc 	bl	8009ff0 <_read_r>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	bfab      	itete	ge
 8009dfc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8009e00:	181b      	addge	r3, r3, r0
 8009e02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e06:	bfac      	ite	ge
 8009e08:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e0a:	81a3      	strhlt	r3, [r4, #12]
 8009e0c:	bd10      	pop	{r4, pc}

08009e0e <__swrite>:
 8009e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e12:	461f      	mov	r7, r3
 8009e14:	898b      	ldrh	r3, [r1, #12]
 8009e16:	05db      	lsls	r3, r3, #23
 8009e18:	4605      	mov	r5, r0
 8009e1a:	460c      	mov	r4, r1
 8009e1c:	4616      	mov	r6, r2
 8009e1e:	d505      	bpl.n	8009e2c <__swrite+0x1e>
 8009e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e24:	2302      	movs	r3, #2
 8009e26:	2200      	movs	r2, #0
 8009e28:	f000 f8d0 	bl	8009fcc <_lseek_r>
 8009e2c:	89a3      	ldrh	r3, [r4, #12]
 8009e2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e36:	81a3      	strh	r3, [r4, #12]
 8009e38:	4632      	mov	r2, r6
 8009e3a:	463b      	mov	r3, r7
 8009e3c:	4628      	mov	r0, r5
 8009e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e42:	f000 b8f7 	b.w	800a034 <_write_r>

08009e46 <__sseek>:
 8009e46:	b510      	push	{r4, lr}
 8009e48:	460c      	mov	r4, r1
 8009e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e4e:	f000 f8bd 	bl	8009fcc <_lseek_r>
 8009e52:	1c43      	adds	r3, r0, #1
 8009e54:	89a3      	ldrh	r3, [r4, #12]
 8009e56:	bf15      	itete	ne
 8009e58:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009e5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009e5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009e62:	81a3      	strheq	r3, [r4, #12]
 8009e64:	bf18      	it	ne
 8009e66:	81a3      	strhne	r3, [r4, #12]
 8009e68:	bd10      	pop	{r4, pc}

08009e6a <__sclose>:
 8009e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e6e:	f000 b89d 	b.w	8009fac <_close_r>

08009e72 <__swbuf_r>:
 8009e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e74:	460e      	mov	r6, r1
 8009e76:	4614      	mov	r4, r2
 8009e78:	4605      	mov	r5, r0
 8009e7a:	b118      	cbz	r0, 8009e84 <__swbuf_r+0x12>
 8009e7c:	6a03      	ldr	r3, [r0, #32]
 8009e7e:	b90b      	cbnz	r3, 8009e84 <__swbuf_r+0x12>
 8009e80:	f7ff feda 	bl	8009c38 <__sinit>
 8009e84:	69a3      	ldr	r3, [r4, #24]
 8009e86:	60a3      	str	r3, [r4, #8]
 8009e88:	89a3      	ldrh	r3, [r4, #12]
 8009e8a:	071a      	lsls	r2, r3, #28
 8009e8c:	d501      	bpl.n	8009e92 <__swbuf_r+0x20>
 8009e8e:	6923      	ldr	r3, [r4, #16]
 8009e90:	b943      	cbnz	r3, 8009ea4 <__swbuf_r+0x32>
 8009e92:	4621      	mov	r1, r4
 8009e94:	4628      	mov	r0, r5
 8009e96:	f000 f82b 	bl	8009ef0 <__swsetup_r>
 8009e9a:	b118      	cbz	r0, 8009ea4 <__swbuf_r+0x32>
 8009e9c:	f04f 37ff 	mov.w	r7, #4294967295
 8009ea0:	4638      	mov	r0, r7
 8009ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ea4:	6823      	ldr	r3, [r4, #0]
 8009ea6:	6922      	ldr	r2, [r4, #16]
 8009ea8:	1a98      	subs	r0, r3, r2
 8009eaa:	6963      	ldr	r3, [r4, #20]
 8009eac:	b2f6      	uxtb	r6, r6
 8009eae:	4283      	cmp	r3, r0
 8009eb0:	4637      	mov	r7, r6
 8009eb2:	dc05      	bgt.n	8009ec0 <__swbuf_r+0x4e>
 8009eb4:	4621      	mov	r1, r4
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	f000 fe00 	bl	800aabc <_fflush_r>
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	d1ed      	bne.n	8009e9c <__swbuf_r+0x2a>
 8009ec0:	68a3      	ldr	r3, [r4, #8]
 8009ec2:	3b01      	subs	r3, #1
 8009ec4:	60a3      	str	r3, [r4, #8]
 8009ec6:	6823      	ldr	r3, [r4, #0]
 8009ec8:	1c5a      	adds	r2, r3, #1
 8009eca:	6022      	str	r2, [r4, #0]
 8009ecc:	701e      	strb	r6, [r3, #0]
 8009ece:	6962      	ldr	r2, [r4, #20]
 8009ed0:	1c43      	adds	r3, r0, #1
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d004      	beq.n	8009ee0 <__swbuf_r+0x6e>
 8009ed6:	89a3      	ldrh	r3, [r4, #12]
 8009ed8:	07db      	lsls	r3, r3, #31
 8009eda:	d5e1      	bpl.n	8009ea0 <__swbuf_r+0x2e>
 8009edc:	2e0a      	cmp	r6, #10
 8009ede:	d1df      	bne.n	8009ea0 <__swbuf_r+0x2e>
 8009ee0:	4621      	mov	r1, r4
 8009ee2:	4628      	mov	r0, r5
 8009ee4:	f000 fdea 	bl	800aabc <_fflush_r>
 8009ee8:	2800      	cmp	r0, #0
 8009eea:	d0d9      	beq.n	8009ea0 <__swbuf_r+0x2e>
 8009eec:	e7d6      	b.n	8009e9c <__swbuf_r+0x2a>
	...

08009ef0 <__swsetup_r>:
 8009ef0:	b538      	push	{r3, r4, r5, lr}
 8009ef2:	4b29      	ldr	r3, [pc, #164]	@ (8009f98 <__swsetup_r+0xa8>)
 8009ef4:	4605      	mov	r5, r0
 8009ef6:	6818      	ldr	r0, [r3, #0]
 8009ef8:	460c      	mov	r4, r1
 8009efa:	b118      	cbz	r0, 8009f04 <__swsetup_r+0x14>
 8009efc:	6a03      	ldr	r3, [r0, #32]
 8009efe:	b90b      	cbnz	r3, 8009f04 <__swsetup_r+0x14>
 8009f00:	f7ff fe9a 	bl	8009c38 <__sinit>
 8009f04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f08:	0719      	lsls	r1, r3, #28
 8009f0a:	d422      	bmi.n	8009f52 <__swsetup_r+0x62>
 8009f0c:	06da      	lsls	r2, r3, #27
 8009f0e:	d407      	bmi.n	8009f20 <__swsetup_r+0x30>
 8009f10:	2209      	movs	r2, #9
 8009f12:	602a      	str	r2, [r5, #0]
 8009f14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f18:	81a3      	strh	r3, [r4, #12]
 8009f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f1e:	e033      	b.n	8009f88 <__swsetup_r+0x98>
 8009f20:	0758      	lsls	r0, r3, #29
 8009f22:	d512      	bpl.n	8009f4a <__swsetup_r+0x5a>
 8009f24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f26:	b141      	cbz	r1, 8009f3a <__swsetup_r+0x4a>
 8009f28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f2c:	4299      	cmp	r1, r3
 8009f2e:	d002      	beq.n	8009f36 <__swsetup_r+0x46>
 8009f30:	4628      	mov	r0, r5
 8009f32:	f000 f8cd 	bl	800a0d0 <_free_r>
 8009f36:	2300      	movs	r3, #0
 8009f38:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f3a:	89a3      	ldrh	r3, [r4, #12]
 8009f3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009f40:	81a3      	strh	r3, [r4, #12]
 8009f42:	2300      	movs	r3, #0
 8009f44:	6063      	str	r3, [r4, #4]
 8009f46:	6923      	ldr	r3, [r4, #16]
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	89a3      	ldrh	r3, [r4, #12]
 8009f4c:	f043 0308 	orr.w	r3, r3, #8
 8009f50:	81a3      	strh	r3, [r4, #12]
 8009f52:	6923      	ldr	r3, [r4, #16]
 8009f54:	b94b      	cbnz	r3, 8009f6a <__swsetup_r+0x7a>
 8009f56:	89a3      	ldrh	r3, [r4, #12]
 8009f58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f60:	d003      	beq.n	8009f6a <__swsetup_r+0x7a>
 8009f62:	4621      	mov	r1, r4
 8009f64:	4628      	mov	r0, r5
 8009f66:	f000 fdf7 	bl	800ab58 <__smakebuf_r>
 8009f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f6e:	f013 0201 	ands.w	r2, r3, #1
 8009f72:	d00a      	beq.n	8009f8a <__swsetup_r+0x9a>
 8009f74:	2200      	movs	r2, #0
 8009f76:	60a2      	str	r2, [r4, #8]
 8009f78:	6962      	ldr	r2, [r4, #20]
 8009f7a:	4252      	negs	r2, r2
 8009f7c:	61a2      	str	r2, [r4, #24]
 8009f7e:	6922      	ldr	r2, [r4, #16]
 8009f80:	b942      	cbnz	r2, 8009f94 <__swsetup_r+0xa4>
 8009f82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f86:	d1c5      	bne.n	8009f14 <__swsetup_r+0x24>
 8009f88:	bd38      	pop	{r3, r4, r5, pc}
 8009f8a:	0799      	lsls	r1, r3, #30
 8009f8c:	bf58      	it	pl
 8009f8e:	6962      	ldrpl	r2, [r4, #20]
 8009f90:	60a2      	str	r2, [r4, #8]
 8009f92:	e7f4      	b.n	8009f7e <__swsetup_r+0x8e>
 8009f94:	2000      	movs	r0, #0
 8009f96:	e7f7      	b.n	8009f88 <__swsetup_r+0x98>
 8009f98:	200000a0 	.word	0x200000a0

08009f9c <memset>:
 8009f9c:	4402      	add	r2, r0
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d100      	bne.n	8009fa6 <memset+0xa>
 8009fa4:	4770      	bx	lr
 8009fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8009faa:	e7f9      	b.n	8009fa0 <memset+0x4>

08009fac <_close_r>:
 8009fac:	b538      	push	{r3, r4, r5, lr}
 8009fae:	4d06      	ldr	r5, [pc, #24]	@ (8009fc8 <_close_r+0x1c>)
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	4604      	mov	r4, r0
 8009fb4:	4608      	mov	r0, r1
 8009fb6:	602b      	str	r3, [r5, #0]
 8009fb8:	f7fc f9a9 	bl	800630e <_close>
 8009fbc:	1c43      	adds	r3, r0, #1
 8009fbe:	d102      	bne.n	8009fc6 <_close_r+0x1a>
 8009fc0:	682b      	ldr	r3, [r5, #0]
 8009fc2:	b103      	cbz	r3, 8009fc6 <_close_r+0x1a>
 8009fc4:	6023      	str	r3, [r4, #0]
 8009fc6:	bd38      	pop	{r3, r4, r5, pc}
 8009fc8:	20000754 	.word	0x20000754

08009fcc <_lseek_r>:
 8009fcc:	b538      	push	{r3, r4, r5, lr}
 8009fce:	4d07      	ldr	r5, [pc, #28]	@ (8009fec <_lseek_r+0x20>)
 8009fd0:	4604      	mov	r4, r0
 8009fd2:	4608      	mov	r0, r1
 8009fd4:	4611      	mov	r1, r2
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	602a      	str	r2, [r5, #0]
 8009fda:	461a      	mov	r2, r3
 8009fdc:	f7fc f9be 	bl	800635c <_lseek>
 8009fe0:	1c43      	adds	r3, r0, #1
 8009fe2:	d102      	bne.n	8009fea <_lseek_r+0x1e>
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	b103      	cbz	r3, 8009fea <_lseek_r+0x1e>
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	bd38      	pop	{r3, r4, r5, pc}
 8009fec:	20000754 	.word	0x20000754

08009ff0 <_read_r>:
 8009ff0:	b538      	push	{r3, r4, r5, lr}
 8009ff2:	4d07      	ldr	r5, [pc, #28]	@ (800a010 <_read_r+0x20>)
 8009ff4:	4604      	mov	r4, r0
 8009ff6:	4608      	mov	r0, r1
 8009ff8:	4611      	mov	r1, r2
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	602a      	str	r2, [r5, #0]
 8009ffe:	461a      	mov	r2, r3
 800a000:	f7fc f94c 	bl	800629c <_read>
 800a004:	1c43      	adds	r3, r0, #1
 800a006:	d102      	bne.n	800a00e <_read_r+0x1e>
 800a008:	682b      	ldr	r3, [r5, #0]
 800a00a:	b103      	cbz	r3, 800a00e <_read_r+0x1e>
 800a00c:	6023      	str	r3, [r4, #0]
 800a00e:	bd38      	pop	{r3, r4, r5, pc}
 800a010:	20000754 	.word	0x20000754

0800a014 <_sbrk_r>:
 800a014:	b538      	push	{r3, r4, r5, lr}
 800a016:	4d06      	ldr	r5, [pc, #24]	@ (800a030 <_sbrk_r+0x1c>)
 800a018:	2300      	movs	r3, #0
 800a01a:	4604      	mov	r4, r0
 800a01c:	4608      	mov	r0, r1
 800a01e:	602b      	str	r3, [r5, #0]
 800a020:	f7fc f9aa 	bl	8006378 <_sbrk>
 800a024:	1c43      	adds	r3, r0, #1
 800a026:	d102      	bne.n	800a02e <_sbrk_r+0x1a>
 800a028:	682b      	ldr	r3, [r5, #0]
 800a02a:	b103      	cbz	r3, 800a02e <_sbrk_r+0x1a>
 800a02c:	6023      	str	r3, [r4, #0]
 800a02e:	bd38      	pop	{r3, r4, r5, pc}
 800a030:	20000754 	.word	0x20000754

0800a034 <_write_r>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	4d07      	ldr	r5, [pc, #28]	@ (800a054 <_write_r+0x20>)
 800a038:	4604      	mov	r4, r0
 800a03a:	4608      	mov	r0, r1
 800a03c:	4611      	mov	r1, r2
 800a03e:	2200      	movs	r2, #0
 800a040:	602a      	str	r2, [r5, #0]
 800a042:	461a      	mov	r2, r3
 800a044:	f7fc f947 	bl	80062d6 <_write>
 800a048:	1c43      	adds	r3, r0, #1
 800a04a:	d102      	bne.n	800a052 <_write_r+0x1e>
 800a04c:	682b      	ldr	r3, [r5, #0]
 800a04e:	b103      	cbz	r3, 800a052 <_write_r+0x1e>
 800a050:	6023      	str	r3, [r4, #0]
 800a052:	bd38      	pop	{r3, r4, r5, pc}
 800a054:	20000754 	.word	0x20000754

0800a058 <__errno>:
 800a058:	4b01      	ldr	r3, [pc, #4]	@ (800a060 <__errno+0x8>)
 800a05a:	6818      	ldr	r0, [r3, #0]
 800a05c:	4770      	bx	lr
 800a05e:	bf00      	nop
 800a060:	200000a0 	.word	0x200000a0

0800a064 <__libc_init_array>:
 800a064:	b570      	push	{r4, r5, r6, lr}
 800a066:	4d0d      	ldr	r5, [pc, #52]	@ (800a09c <__libc_init_array+0x38>)
 800a068:	4c0d      	ldr	r4, [pc, #52]	@ (800a0a0 <__libc_init_array+0x3c>)
 800a06a:	1b64      	subs	r4, r4, r5
 800a06c:	10a4      	asrs	r4, r4, #2
 800a06e:	2600      	movs	r6, #0
 800a070:	42a6      	cmp	r6, r4
 800a072:	d109      	bne.n	800a088 <__libc_init_array+0x24>
 800a074:	4d0b      	ldr	r5, [pc, #44]	@ (800a0a4 <__libc_init_array+0x40>)
 800a076:	4c0c      	ldr	r4, [pc, #48]	@ (800a0a8 <__libc_init_array+0x44>)
 800a078:	f000 fe1c 	bl	800acb4 <_init>
 800a07c:	1b64      	subs	r4, r4, r5
 800a07e:	10a4      	asrs	r4, r4, #2
 800a080:	2600      	movs	r6, #0
 800a082:	42a6      	cmp	r6, r4
 800a084:	d105      	bne.n	800a092 <__libc_init_array+0x2e>
 800a086:	bd70      	pop	{r4, r5, r6, pc}
 800a088:	f855 3b04 	ldr.w	r3, [r5], #4
 800a08c:	4798      	blx	r3
 800a08e:	3601      	adds	r6, #1
 800a090:	e7ee      	b.n	800a070 <__libc_init_array+0xc>
 800a092:	f855 3b04 	ldr.w	r3, [r5], #4
 800a096:	4798      	blx	r3
 800a098:	3601      	adds	r6, #1
 800a09a:	e7f2      	b.n	800a082 <__libc_init_array+0x1e>
 800a09c:	0800b134 	.word	0x0800b134
 800a0a0:	0800b134 	.word	0x0800b134
 800a0a4:	0800b134 	.word	0x0800b134
 800a0a8:	0800b138 	.word	0x0800b138

0800a0ac <__retarget_lock_init_recursive>:
 800a0ac:	4770      	bx	lr

0800a0ae <__retarget_lock_acquire_recursive>:
 800a0ae:	4770      	bx	lr

0800a0b0 <__retarget_lock_release_recursive>:
 800a0b0:	4770      	bx	lr

0800a0b2 <memcpy>:
 800a0b2:	440a      	add	r2, r1
 800a0b4:	4291      	cmp	r1, r2
 800a0b6:	f100 33ff 	add.w	r3, r0, #4294967295
 800a0ba:	d100      	bne.n	800a0be <memcpy+0xc>
 800a0bc:	4770      	bx	lr
 800a0be:	b510      	push	{r4, lr}
 800a0c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a0c8:	4291      	cmp	r1, r2
 800a0ca:	d1f9      	bne.n	800a0c0 <memcpy+0xe>
 800a0cc:	bd10      	pop	{r4, pc}
	...

0800a0d0 <_free_r>:
 800a0d0:	b538      	push	{r3, r4, r5, lr}
 800a0d2:	4605      	mov	r5, r0
 800a0d4:	2900      	cmp	r1, #0
 800a0d6:	d041      	beq.n	800a15c <_free_r+0x8c>
 800a0d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0dc:	1f0c      	subs	r4, r1, #4
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	bfb8      	it	lt
 800a0e2:	18e4      	addlt	r4, r4, r3
 800a0e4:	f7ff fd10 	bl	8009b08 <__malloc_lock>
 800a0e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a160 <_free_r+0x90>)
 800a0ea:	6813      	ldr	r3, [r2, #0]
 800a0ec:	b933      	cbnz	r3, 800a0fc <_free_r+0x2c>
 800a0ee:	6063      	str	r3, [r4, #4]
 800a0f0:	6014      	str	r4, [r2, #0]
 800a0f2:	4628      	mov	r0, r5
 800a0f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0f8:	f7ff bd0c 	b.w	8009b14 <__malloc_unlock>
 800a0fc:	42a3      	cmp	r3, r4
 800a0fe:	d908      	bls.n	800a112 <_free_r+0x42>
 800a100:	6820      	ldr	r0, [r4, #0]
 800a102:	1821      	adds	r1, r4, r0
 800a104:	428b      	cmp	r3, r1
 800a106:	bf01      	itttt	eq
 800a108:	6819      	ldreq	r1, [r3, #0]
 800a10a:	685b      	ldreq	r3, [r3, #4]
 800a10c:	1809      	addeq	r1, r1, r0
 800a10e:	6021      	streq	r1, [r4, #0]
 800a110:	e7ed      	b.n	800a0ee <_free_r+0x1e>
 800a112:	461a      	mov	r2, r3
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	b10b      	cbz	r3, 800a11c <_free_r+0x4c>
 800a118:	42a3      	cmp	r3, r4
 800a11a:	d9fa      	bls.n	800a112 <_free_r+0x42>
 800a11c:	6811      	ldr	r1, [r2, #0]
 800a11e:	1850      	adds	r0, r2, r1
 800a120:	42a0      	cmp	r0, r4
 800a122:	d10b      	bne.n	800a13c <_free_r+0x6c>
 800a124:	6820      	ldr	r0, [r4, #0]
 800a126:	4401      	add	r1, r0
 800a128:	1850      	adds	r0, r2, r1
 800a12a:	4283      	cmp	r3, r0
 800a12c:	6011      	str	r1, [r2, #0]
 800a12e:	d1e0      	bne.n	800a0f2 <_free_r+0x22>
 800a130:	6818      	ldr	r0, [r3, #0]
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	6053      	str	r3, [r2, #4]
 800a136:	4408      	add	r0, r1
 800a138:	6010      	str	r0, [r2, #0]
 800a13a:	e7da      	b.n	800a0f2 <_free_r+0x22>
 800a13c:	d902      	bls.n	800a144 <_free_r+0x74>
 800a13e:	230c      	movs	r3, #12
 800a140:	602b      	str	r3, [r5, #0]
 800a142:	e7d6      	b.n	800a0f2 <_free_r+0x22>
 800a144:	6820      	ldr	r0, [r4, #0]
 800a146:	1821      	adds	r1, r4, r0
 800a148:	428b      	cmp	r3, r1
 800a14a:	bf04      	itt	eq
 800a14c:	6819      	ldreq	r1, [r3, #0]
 800a14e:	685b      	ldreq	r3, [r3, #4]
 800a150:	6063      	str	r3, [r4, #4]
 800a152:	bf04      	itt	eq
 800a154:	1809      	addeq	r1, r1, r0
 800a156:	6021      	streq	r1, [r4, #0]
 800a158:	6054      	str	r4, [r2, #4]
 800a15a:	e7ca      	b.n	800a0f2 <_free_r+0x22>
 800a15c:	bd38      	pop	{r3, r4, r5, pc}
 800a15e:	bf00      	nop
 800a160:	20000614 	.word	0x20000614

0800a164 <__ssputs_r>:
 800a164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a168:	688e      	ldr	r6, [r1, #8]
 800a16a:	461f      	mov	r7, r3
 800a16c:	42be      	cmp	r6, r7
 800a16e:	680b      	ldr	r3, [r1, #0]
 800a170:	4682      	mov	sl, r0
 800a172:	460c      	mov	r4, r1
 800a174:	4690      	mov	r8, r2
 800a176:	d82d      	bhi.n	800a1d4 <__ssputs_r+0x70>
 800a178:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a17c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a180:	d026      	beq.n	800a1d0 <__ssputs_r+0x6c>
 800a182:	6965      	ldr	r5, [r4, #20]
 800a184:	6909      	ldr	r1, [r1, #16]
 800a186:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a18a:	eba3 0901 	sub.w	r9, r3, r1
 800a18e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a192:	1c7b      	adds	r3, r7, #1
 800a194:	444b      	add	r3, r9
 800a196:	106d      	asrs	r5, r5, #1
 800a198:	429d      	cmp	r5, r3
 800a19a:	bf38      	it	cc
 800a19c:	461d      	movcc	r5, r3
 800a19e:	0553      	lsls	r3, r2, #21
 800a1a0:	d527      	bpl.n	800a1f2 <__ssputs_r+0x8e>
 800a1a2:	4629      	mov	r1, r5
 800a1a4:	f7ff fc30 	bl	8009a08 <_malloc_r>
 800a1a8:	4606      	mov	r6, r0
 800a1aa:	b360      	cbz	r0, 800a206 <__ssputs_r+0xa2>
 800a1ac:	6921      	ldr	r1, [r4, #16]
 800a1ae:	464a      	mov	r2, r9
 800a1b0:	f7ff ff7f 	bl	800a0b2 <memcpy>
 800a1b4:	89a3      	ldrh	r3, [r4, #12]
 800a1b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a1ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1be:	81a3      	strh	r3, [r4, #12]
 800a1c0:	6126      	str	r6, [r4, #16]
 800a1c2:	6165      	str	r5, [r4, #20]
 800a1c4:	444e      	add	r6, r9
 800a1c6:	eba5 0509 	sub.w	r5, r5, r9
 800a1ca:	6026      	str	r6, [r4, #0]
 800a1cc:	60a5      	str	r5, [r4, #8]
 800a1ce:	463e      	mov	r6, r7
 800a1d0:	42be      	cmp	r6, r7
 800a1d2:	d900      	bls.n	800a1d6 <__ssputs_r+0x72>
 800a1d4:	463e      	mov	r6, r7
 800a1d6:	6820      	ldr	r0, [r4, #0]
 800a1d8:	4632      	mov	r2, r6
 800a1da:	4641      	mov	r1, r8
 800a1dc:	f000 fcf8 	bl	800abd0 <memmove>
 800a1e0:	68a3      	ldr	r3, [r4, #8]
 800a1e2:	1b9b      	subs	r3, r3, r6
 800a1e4:	60a3      	str	r3, [r4, #8]
 800a1e6:	6823      	ldr	r3, [r4, #0]
 800a1e8:	4433      	add	r3, r6
 800a1ea:	6023      	str	r3, [r4, #0]
 800a1ec:	2000      	movs	r0, #0
 800a1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1f2:	462a      	mov	r2, r5
 800a1f4:	f000 fd28 	bl	800ac48 <_realloc_r>
 800a1f8:	4606      	mov	r6, r0
 800a1fa:	2800      	cmp	r0, #0
 800a1fc:	d1e0      	bne.n	800a1c0 <__ssputs_r+0x5c>
 800a1fe:	6921      	ldr	r1, [r4, #16]
 800a200:	4650      	mov	r0, sl
 800a202:	f7ff ff65 	bl	800a0d0 <_free_r>
 800a206:	230c      	movs	r3, #12
 800a208:	f8ca 3000 	str.w	r3, [sl]
 800a20c:	89a3      	ldrh	r3, [r4, #12]
 800a20e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a212:	81a3      	strh	r3, [r4, #12]
 800a214:	f04f 30ff 	mov.w	r0, #4294967295
 800a218:	e7e9      	b.n	800a1ee <__ssputs_r+0x8a>
	...

0800a21c <_svfiprintf_r>:
 800a21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a220:	4698      	mov	r8, r3
 800a222:	898b      	ldrh	r3, [r1, #12]
 800a224:	061b      	lsls	r3, r3, #24
 800a226:	b09d      	sub	sp, #116	@ 0x74
 800a228:	4607      	mov	r7, r0
 800a22a:	460d      	mov	r5, r1
 800a22c:	4614      	mov	r4, r2
 800a22e:	d510      	bpl.n	800a252 <_svfiprintf_r+0x36>
 800a230:	690b      	ldr	r3, [r1, #16]
 800a232:	b973      	cbnz	r3, 800a252 <_svfiprintf_r+0x36>
 800a234:	2140      	movs	r1, #64	@ 0x40
 800a236:	f7ff fbe7 	bl	8009a08 <_malloc_r>
 800a23a:	6028      	str	r0, [r5, #0]
 800a23c:	6128      	str	r0, [r5, #16]
 800a23e:	b930      	cbnz	r0, 800a24e <_svfiprintf_r+0x32>
 800a240:	230c      	movs	r3, #12
 800a242:	603b      	str	r3, [r7, #0]
 800a244:	f04f 30ff 	mov.w	r0, #4294967295
 800a248:	b01d      	add	sp, #116	@ 0x74
 800a24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a24e:	2340      	movs	r3, #64	@ 0x40
 800a250:	616b      	str	r3, [r5, #20]
 800a252:	2300      	movs	r3, #0
 800a254:	9309      	str	r3, [sp, #36]	@ 0x24
 800a256:	2320      	movs	r3, #32
 800a258:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a25c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a260:	2330      	movs	r3, #48	@ 0x30
 800a262:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a400 <_svfiprintf_r+0x1e4>
 800a266:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a26a:	f04f 0901 	mov.w	r9, #1
 800a26e:	4623      	mov	r3, r4
 800a270:	469a      	mov	sl, r3
 800a272:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a276:	b10a      	cbz	r2, 800a27c <_svfiprintf_r+0x60>
 800a278:	2a25      	cmp	r2, #37	@ 0x25
 800a27a:	d1f9      	bne.n	800a270 <_svfiprintf_r+0x54>
 800a27c:	ebba 0b04 	subs.w	fp, sl, r4
 800a280:	d00b      	beq.n	800a29a <_svfiprintf_r+0x7e>
 800a282:	465b      	mov	r3, fp
 800a284:	4622      	mov	r2, r4
 800a286:	4629      	mov	r1, r5
 800a288:	4638      	mov	r0, r7
 800a28a:	f7ff ff6b 	bl	800a164 <__ssputs_r>
 800a28e:	3001      	adds	r0, #1
 800a290:	f000 80a7 	beq.w	800a3e2 <_svfiprintf_r+0x1c6>
 800a294:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a296:	445a      	add	r2, fp
 800a298:	9209      	str	r2, [sp, #36]	@ 0x24
 800a29a:	f89a 3000 	ldrb.w	r3, [sl]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	f000 809f 	beq.w	800a3e2 <_svfiprintf_r+0x1c6>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2ae:	f10a 0a01 	add.w	sl, sl, #1
 800a2b2:	9304      	str	r3, [sp, #16]
 800a2b4:	9307      	str	r3, [sp, #28]
 800a2b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2bc:	4654      	mov	r4, sl
 800a2be:	2205      	movs	r2, #5
 800a2c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2c4:	484e      	ldr	r0, [pc, #312]	@ (800a400 <_svfiprintf_r+0x1e4>)
 800a2c6:	f7f5 ff93 	bl	80001f0 <memchr>
 800a2ca:	9a04      	ldr	r2, [sp, #16]
 800a2cc:	b9d8      	cbnz	r0, 800a306 <_svfiprintf_r+0xea>
 800a2ce:	06d0      	lsls	r0, r2, #27
 800a2d0:	bf44      	itt	mi
 800a2d2:	2320      	movmi	r3, #32
 800a2d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2d8:	0711      	lsls	r1, r2, #28
 800a2da:	bf44      	itt	mi
 800a2dc:	232b      	movmi	r3, #43	@ 0x2b
 800a2de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2e8:	d015      	beq.n	800a316 <_svfiprintf_r+0xfa>
 800a2ea:	9a07      	ldr	r2, [sp, #28]
 800a2ec:	4654      	mov	r4, sl
 800a2ee:	2000      	movs	r0, #0
 800a2f0:	f04f 0c0a 	mov.w	ip, #10
 800a2f4:	4621      	mov	r1, r4
 800a2f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2fa:	3b30      	subs	r3, #48	@ 0x30
 800a2fc:	2b09      	cmp	r3, #9
 800a2fe:	d94b      	bls.n	800a398 <_svfiprintf_r+0x17c>
 800a300:	b1b0      	cbz	r0, 800a330 <_svfiprintf_r+0x114>
 800a302:	9207      	str	r2, [sp, #28]
 800a304:	e014      	b.n	800a330 <_svfiprintf_r+0x114>
 800a306:	eba0 0308 	sub.w	r3, r0, r8
 800a30a:	fa09 f303 	lsl.w	r3, r9, r3
 800a30e:	4313      	orrs	r3, r2
 800a310:	9304      	str	r3, [sp, #16]
 800a312:	46a2      	mov	sl, r4
 800a314:	e7d2      	b.n	800a2bc <_svfiprintf_r+0xa0>
 800a316:	9b03      	ldr	r3, [sp, #12]
 800a318:	1d19      	adds	r1, r3, #4
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	9103      	str	r1, [sp, #12]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	bfbb      	ittet	lt
 800a322:	425b      	neglt	r3, r3
 800a324:	f042 0202 	orrlt.w	r2, r2, #2
 800a328:	9307      	strge	r3, [sp, #28]
 800a32a:	9307      	strlt	r3, [sp, #28]
 800a32c:	bfb8      	it	lt
 800a32e:	9204      	strlt	r2, [sp, #16]
 800a330:	7823      	ldrb	r3, [r4, #0]
 800a332:	2b2e      	cmp	r3, #46	@ 0x2e
 800a334:	d10a      	bne.n	800a34c <_svfiprintf_r+0x130>
 800a336:	7863      	ldrb	r3, [r4, #1]
 800a338:	2b2a      	cmp	r3, #42	@ 0x2a
 800a33a:	d132      	bne.n	800a3a2 <_svfiprintf_r+0x186>
 800a33c:	9b03      	ldr	r3, [sp, #12]
 800a33e:	1d1a      	adds	r2, r3, #4
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	9203      	str	r2, [sp, #12]
 800a344:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a348:	3402      	adds	r4, #2
 800a34a:	9305      	str	r3, [sp, #20]
 800a34c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a410 <_svfiprintf_r+0x1f4>
 800a350:	7821      	ldrb	r1, [r4, #0]
 800a352:	2203      	movs	r2, #3
 800a354:	4650      	mov	r0, sl
 800a356:	f7f5 ff4b 	bl	80001f0 <memchr>
 800a35a:	b138      	cbz	r0, 800a36c <_svfiprintf_r+0x150>
 800a35c:	9b04      	ldr	r3, [sp, #16]
 800a35e:	eba0 000a 	sub.w	r0, r0, sl
 800a362:	2240      	movs	r2, #64	@ 0x40
 800a364:	4082      	lsls	r2, r0
 800a366:	4313      	orrs	r3, r2
 800a368:	3401      	adds	r4, #1
 800a36a:	9304      	str	r3, [sp, #16]
 800a36c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a370:	4824      	ldr	r0, [pc, #144]	@ (800a404 <_svfiprintf_r+0x1e8>)
 800a372:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a376:	2206      	movs	r2, #6
 800a378:	f7f5 ff3a 	bl	80001f0 <memchr>
 800a37c:	2800      	cmp	r0, #0
 800a37e:	d036      	beq.n	800a3ee <_svfiprintf_r+0x1d2>
 800a380:	4b21      	ldr	r3, [pc, #132]	@ (800a408 <_svfiprintf_r+0x1ec>)
 800a382:	bb1b      	cbnz	r3, 800a3cc <_svfiprintf_r+0x1b0>
 800a384:	9b03      	ldr	r3, [sp, #12]
 800a386:	3307      	adds	r3, #7
 800a388:	f023 0307 	bic.w	r3, r3, #7
 800a38c:	3308      	adds	r3, #8
 800a38e:	9303      	str	r3, [sp, #12]
 800a390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a392:	4433      	add	r3, r6
 800a394:	9309      	str	r3, [sp, #36]	@ 0x24
 800a396:	e76a      	b.n	800a26e <_svfiprintf_r+0x52>
 800a398:	fb0c 3202 	mla	r2, ip, r2, r3
 800a39c:	460c      	mov	r4, r1
 800a39e:	2001      	movs	r0, #1
 800a3a0:	e7a8      	b.n	800a2f4 <_svfiprintf_r+0xd8>
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	3401      	adds	r4, #1
 800a3a6:	9305      	str	r3, [sp, #20]
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	f04f 0c0a 	mov.w	ip, #10
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3b4:	3a30      	subs	r2, #48	@ 0x30
 800a3b6:	2a09      	cmp	r2, #9
 800a3b8:	d903      	bls.n	800a3c2 <_svfiprintf_r+0x1a6>
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d0c6      	beq.n	800a34c <_svfiprintf_r+0x130>
 800a3be:	9105      	str	r1, [sp, #20]
 800a3c0:	e7c4      	b.n	800a34c <_svfiprintf_r+0x130>
 800a3c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3c6:	4604      	mov	r4, r0
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	e7f0      	b.n	800a3ae <_svfiprintf_r+0x192>
 800a3cc:	ab03      	add	r3, sp, #12
 800a3ce:	9300      	str	r3, [sp, #0]
 800a3d0:	462a      	mov	r2, r5
 800a3d2:	4b0e      	ldr	r3, [pc, #56]	@ (800a40c <_svfiprintf_r+0x1f0>)
 800a3d4:	a904      	add	r1, sp, #16
 800a3d6:	4638      	mov	r0, r7
 800a3d8:	f3af 8000 	nop.w
 800a3dc:	1c42      	adds	r2, r0, #1
 800a3de:	4606      	mov	r6, r0
 800a3e0:	d1d6      	bne.n	800a390 <_svfiprintf_r+0x174>
 800a3e2:	89ab      	ldrh	r3, [r5, #12]
 800a3e4:	065b      	lsls	r3, r3, #25
 800a3e6:	f53f af2d 	bmi.w	800a244 <_svfiprintf_r+0x28>
 800a3ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3ec:	e72c      	b.n	800a248 <_svfiprintf_r+0x2c>
 800a3ee:	ab03      	add	r3, sp, #12
 800a3f0:	9300      	str	r3, [sp, #0]
 800a3f2:	462a      	mov	r2, r5
 800a3f4:	4b05      	ldr	r3, [pc, #20]	@ (800a40c <_svfiprintf_r+0x1f0>)
 800a3f6:	a904      	add	r1, sp, #16
 800a3f8:	4638      	mov	r0, r7
 800a3fa:	f000 f9bb 	bl	800a774 <_printf_i>
 800a3fe:	e7ed      	b.n	800a3dc <_svfiprintf_r+0x1c0>
 800a400:	0800b0f8 	.word	0x0800b0f8
 800a404:	0800b102 	.word	0x0800b102
 800a408:	00000000 	.word	0x00000000
 800a40c:	0800a165 	.word	0x0800a165
 800a410:	0800b0fe 	.word	0x0800b0fe

0800a414 <__sfputc_r>:
 800a414:	6893      	ldr	r3, [r2, #8]
 800a416:	3b01      	subs	r3, #1
 800a418:	2b00      	cmp	r3, #0
 800a41a:	b410      	push	{r4}
 800a41c:	6093      	str	r3, [r2, #8]
 800a41e:	da08      	bge.n	800a432 <__sfputc_r+0x1e>
 800a420:	6994      	ldr	r4, [r2, #24]
 800a422:	42a3      	cmp	r3, r4
 800a424:	db01      	blt.n	800a42a <__sfputc_r+0x16>
 800a426:	290a      	cmp	r1, #10
 800a428:	d103      	bne.n	800a432 <__sfputc_r+0x1e>
 800a42a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a42e:	f7ff bd20 	b.w	8009e72 <__swbuf_r>
 800a432:	6813      	ldr	r3, [r2, #0]
 800a434:	1c58      	adds	r0, r3, #1
 800a436:	6010      	str	r0, [r2, #0]
 800a438:	7019      	strb	r1, [r3, #0]
 800a43a:	4608      	mov	r0, r1
 800a43c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a440:	4770      	bx	lr

0800a442 <__sfputs_r>:
 800a442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a444:	4606      	mov	r6, r0
 800a446:	460f      	mov	r7, r1
 800a448:	4614      	mov	r4, r2
 800a44a:	18d5      	adds	r5, r2, r3
 800a44c:	42ac      	cmp	r4, r5
 800a44e:	d101      	bne.n	800a454 <__sfputs_r+0x12>
 800a450:	2000      	movs	r0, #0
 800a452:	e007      	b.n	800a464 <__sfputs_r+0x22>
 800a454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a458:	463a      	mov	r2, r7
 800a45a:	4630      	mov	r0, r6
 800a45c:	f7ff ffda 	bl	800a414 <__sfputc_r>
 800a460:	1c43      	adds	r3, r0, #1
 800a462:	d1f3      	bne.n	800a44c <__sfputs_r+0xa>
 800a464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a468 <_vfiprintf_r>:
 800a468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a46c:	460d      	mov	r5, r1
 800a46e:	b09d      	sub	sp, #116	@ 0x74
 800a470:	4614      	mov	r4, r2
 800a472:	4698      	mov	r8, r3
 800a474:	4606      	mov	r6, r0
 800a476:	b118      	cbz	r0, 800a480 <_vfiprintf_r+0x18>
 800a478:	6a03      	ldr	r3, [r0, #32]
 800a47a:	b90b      	cbnz	r3, 800a480 <_vfiprintf_r+0x18>
 800a47c:	f7ff fbdc 	bl	8009c38 <__sinit>
 800a480:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a482:	07d9      	lsls	r1, r3, #31
 800a484:	d405      	bmi.n	800a492 <_vfiprintf_r+0x2a>
 800a486:	89ab      	ldrh	r3, [r5, #12]
 800a488:	059a      	lsls	r2, r3, #22
 800a48a:	d402      	bmi.n	800a492 <_vfiprintf_r+0x2a>
 800a48c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a48e:	f7ff fe0e 	bl	800a0ae <__retarget_lock_acquire_recursive>
 800a492:	89ab      	ldrh	r3, [r5, #12]
 800a494:	071b      	lsls	r3, r3, #28
 800a496:	d501      	bpl.n	800a49c <_vfiprintf_r+0x34>
 800a498:	692b      	ldr	r3, [r5, #16]
 800a49a:	b99b      	cbnz	r3, 800a4c4 <_vfiprintf_r+0x5c>
 800a49c:	4629      	mov	r1, r5
 800a49e:	4630      	mov	r0, r6
 800a4a0:	f7ff fd26 	bl	8009ef0 <__swsetup_r>
 800a4a4:	b170      	cbz	r0, 800a4c4 <_vfiprintf_r+0x5c>
 800a4a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4a8:	07dc      	lsls	r4, r3, #31
 800a4aa:	d504      	bpl.n	800a4b6 <_vfiprintf_r+0x4e>
 800a4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b0:	b01d      	add	sp, #116	@ 0x74
 800a4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4b6:	89ab      	ldrh	r3, [r5, #12]
 800a4b8:	0598      	lsls	r0, r3, #22
 800a4ba:	d4f7      	bmi.n	800a4ac <_vfiprintf_r+0x44>
 800a4bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4be:	f7ff fdf7 	bl	800a0b0 <__retarget_lock_release_recursive>
 800a4c2:	e7f3      	b.n	800a4ac <_vfiprintf_r+0x44>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4c8:	2320      	movs	r3, #32
 800a4ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a4ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4d2:	2330      	movs	r3, #48	@ 0x30
 800a4d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a684 <_vfiprintf_r+0x21c>
 800a4d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a4dc:	f04f 0901 	mov.w	r9, #1
 800a4e0:	4623      	mov	r3, r4
 800a4e2:	469a      	mov	sl, r3
 800a4e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4e8:	b10a      	cbz	r2, 800a4ee <_vfiprintf_r+0x86>
 800a4ea:	2a25      	cmp	r2, #37	@ 0x25
 800a4ec:	d1f9      	bne.n	800a4e2 <_vfiprintf_r+0x7a>
 800a4ee:	ebba 0b04 	subs.w	fp, sl, r4
 800a4f2:	d00b      	beq.n	800a50c <_vfiprintf_r+0xa4>
 800a4f4:	465b      	mov	r3, fp
 800a4f6:	4622      	mov	r2, r4
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f7ff ffa1 	bl	800a442 <__sfputs_r>
 800a500:	3001      	adds	r0, #1
 800a502:	f000 80a7 	beq.w	800a654 <_vfiprintf_r+0x1ec>
 800a506:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a508:	445a      	add	r2, fp
 800a50a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a50c:	f89a 3000 	ldrb.w	r3, [sl]
 800a510:	2b00      	cmp	r3, #0
 800a512:	f000 809f 	beq.w	800a654 <_vfiprintf_r+0x1ec>
 800a516:	2300      	movs	r3, #0
 800a518:	f04f 32ff 	mov.w	r2, #4294967295
 800a51c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a520:	f10a 0a01 	add.w	sl, sl, #1
 800a524:	9304      	str	r3, [sp, #16]
 800a526:	9307      	str	r3, [sp, #28]
 800a528:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a52c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a52e:	4654      	mov	r4, sl
 800a530:	2205      	movs	r2, #5
 800a532:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a536:	4853      	ldr	r0, [pc, #332]	@ (800a684 <_vfiprintf_r+0x21c>)
 800a538:	f7f5 fe5a 	bl	80001f0 <memchr>
 800a53c:	9a04      	ldr	r2, [sp, #16]
 800a53e:	b9d8      	cbnz	r0, 800a578 <_vfiprintf_r+0x110>
 800a540:	06d1      	lsls	r1, r2, #27
 800a542:	bf44      	itt	mi
 800a544:	2320      	movmi	r3, #32
 800a546:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a54a:	0713      	lsls	r3, r2, #28
 800a54c:	bf44      	itt	mi
 800a54e:	232b      	movmi	r3, #43	@ 0x2b
 800a550:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a554:	f89a 3000 	ldrb.w	r3, [sl]
 800a558:	2b2a      	cmp	r3, #42	@ 0x2a
 800a55a:	d015      	beq.n	800a588 <_vfiprintf_r+0x120>
 800a55c:	9a07      	ldr	r2, [sp, #28]
 800a55e:	4654      	mov	r4, sl
 800a560:	2000      	movs	r0, #0
 800a562:	f04f 0c0a 	mov.w	ip, #10
 800a566:	4621      	mov	r1, r4
 800a568:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a56c:	3b30      	subs	r3, #48	@ 0x30
 800a56e:	2b09      	cmp	r3, #9
 800a570:	d94b      	bls.n	800a60a <_vfiprintf_r+0x1a2>
 800a572:	b1b0      	cbz	r0, 800a5a2 <_vfiprintf_r+0x13a>
 800a574:	9207      	str	r2, [sp, #28]
 800a576:	e014      	b.n	800a5a2 <_vfiprintf_r+0x13a>
 800a578:	eba0 0308 	sub.w	r3, r0, r8
 800a57c:	fa09 f303 	lsl.w	r3, r9, r3
 800a580:	4313      	orrs	r3, r2
 800a582:	9304      	str	r3, [sp, #16]
 800a584:	46a2      	mov	sl, r4
 800a586:	e7d2      	b.n	800a52e <_vfiprintf_r+0xc6>
 800a588:	9b03      	ldr	r3, [sp, #12]
 800a58a:	1d19      	adds	r1, r3, #4
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	9103      	str	r1, [sp, #12]
 800a590:	2b00      	cmp	r3, #0
 800a592:	bfbb      	ittet	lt
 800a594:	425b      	neglt	r3, r3
 800a596:	f042 0202 	orrlt.w	r2, r2, #2
 800a59a:	9307      	strge	r3, [sp, #28]
 800a59c:	9307      	strlt	r3, [sp, #28]
 800a59e:	bfb8      	it	lt
 800a5a0:	9204      	strlt	r2, [sp, #16]
 800a5a2:	7823      	ldrb	r3, [r4, #0]
 800a5a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5a6:	d10a      	bne.n	800a5be <_vfiprintf_r+0x156>
 800a5a8:	7863      	ldrb	r3, [r4, #1]
 800a5aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5ac:	d132      	bne.n	800a614 <_vfiprintf_r+0x1ac>
 800a5ae:	9b03      	ldr	r3, [sp, #12]
 800a5b0:	1d1a      	adds	r2, r3, #4
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	9203      	str	r2, [sp, #12]
 800a5b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a5ba:	3402      	adds	r4, #2
 800a5bc:	9305      	str	r3, [sp, #20]
 800a5be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a694 <_vfiprintf_r+0x22c>
 800a5c2:	7821      	ldrb	r1, [r4, #0]
 800a5c4:	2203      	movs	r2, #3
 800a5c6:	4650      	mov	r0, sl
 800a5c8:	f7f5 fe12 	bl	80001f0 <memchr>
 800a5cc:	b138      	cbz	r0, 800a5de <_vfiprintf_r+0x176>
 800a5ce:	9b04      	ldr	r3, [sp, #16]
 800a5d0:	eba0 000a 	sub.w	r0, r0, sl
 800a5d4:	2240      	movs	r2, #64	@ 0x40
 800a5d6:	4082      	lsls	r2, r0
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	3401      	adds	r4, #1
 800a5dc:	9304      	str	r3, [sp, #16]
 800a5de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5e2:	4829      	ldr	r0, [pc, #164]	@ (800a688 <_vfiprintf_r+0x220>)
 800a5e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a5e8:	2206      	movs	r2, #6
 800a5ea:	f7f5 fe01 	bl	80001f0 <memchr>
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	d03f      	beq.n	800a672 <_vfiprintf_r+0x20a>
 800a5f2:	4b26      	ldr	r3, [pc, #152]	@ (800a68c <_vfiprintf_r+0x224>)
 800a5f4:	bb1b      	cbnz	r3, 800a63e <_vfiprintf_r+0x1d6>
 800a5f6:	9b03      	ldr	r3, [sp, #12]
 800a5f8:	3307      	adds	r3, #7
 800a5fa:	f023 0307 	bic.w	r3, r3, #7
 800a5fe:	3308      	adds	r3, #8
 800a600:	9303      	str	r3, [sp, #12]
 800a602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a604:	443b      	add	r3, r7
 800a606:	9309      	str	r3, [sp, #36]	@ 0x24
 800a608:	e76a      	b.n	800a4e0 <_vfiprintf_r+0x78>
 800a60a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a60e:	460c      	mov	r4, r1
 800a610:	2001      	movs	r0, #1
 800a612:	e7a8      	b.n	800a566 <_vfiprintf_r+0xfe>
 800a614:	2300      	movs	r3, #0
 800a616:	3401      	adds	r4, #1
 800a618:	9305      	str	r3, [sp, #20]
 800a61a:	4619      	mov	r1, r3
 800a61c:	f04f 0c0a 	mov.w	ip, #10
 800a620:	4620      	mov	r0, r4
 800a622:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a626:	3a30      	subs	r2, #48	@ 0x30
 800a628:	2a09      	cmp	r2, #9
 800a62a:	d903      	bls.n	800a634 <_vfiprintf_r+0x1cc>
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d0c6      	beq.n	800a5be <_vfiprintf_r+0x156>
 800a630:	9105      	str	r1, [sp, #20]
 800a632:	e7c4      	b.n	800a5be <_vfiprintf_r+0x156>
 800a634:	fb0c 2101 	mla	r1, ip, r1, r2
 800a638:	4604      	mov	r4, r0
 800a63a:	2301      	movs	r3, #1
 800a63c:	e7f0      	b.n	800a620 <_vfiprintf_r+0x1b8>
 800a63e:	ab03      	add	r3, sp, #12
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	462a      	mov	r2, r5
 800a644:	4b12      	ldr	r3, [pc, #72]	@ (800a690 <_vfiprintf_r+0x228>)
 800a646:	a904      	add	r1, sp, #16
 800a648:	4630      	mov	r0, r6
 800a64a:	f3af 8000 	nop.w
 800a64e:	4607      	mov	r7, r0
 800a650:	1c78      	adds	r0, r7, #1
 800a652:	d1d6      	bne.n	800a602 <_vfiprintf_r+0x19a>
 800a654:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a656:	07d9      	lsls	r1, r3, #31
 800a658:	d405      	bmi.n	800a666 <_vfiprintf_r+0x1fe>
 800a65a:	89ab      	ldrh	r3, [r5, #12]
 800a65c:	059a      	lsls	r2, r3, #22
 800a65e:	d402      	bmi.n	800a666 <_vfiprintf_r+0x1fe>
 800a660:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a662:	f7ff fd25 	bl	800a0b0 <__retarget_lock_release_recursive>
 800a666:	89ab      	ldrh	r3, [r5, #12]
 800a668:	065b      	lsls	r3, r3, #25
 800a66a:	f53f af1f 	bmi.w	800a4ac <_vfiprintf_r+0x44>
 800a66e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a670:	e71e      	b.n	800a4b0 <_vfiprintf_r+0x48>
 800a672:	ab03      	add	r3, sp, #12
 800a674:	9300      	str	r3, [sp, #0]
 800a676:	462a      	mov	r2, r5
 800a678:	4b05      	ldr	r3, [pc, #20]	@ (800a690 <_vfiprintf_r+0x228>)
 800a67a:	a904      	add	r1, sp, #16
 800a67c:	4630      	mov	r0, r6
 800a67e:	f000 f879 	bl	800a774 <_printf_i>
 800a682:	e7e4      	b.n	800a64e <_vfiprintf_r+0x1e6>
 800a684:	0800b0f8 	.word	0x0800b0f8
 800a688:	0800b102 	.word	0x0800b102
 800a68c:	00000000 	.word	0x00000000
 800a690:	0800a443 	.word	0x0800a443
 800a694:	0800b0fe 	.word	0x0800b0fe

0800a698 <_printf_common>:
 800a698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a69c:	4616      	mov	r6, r2
 800a69e:	4698      	mov	r8, r3
 800a6a0:	688a      	ldr	r2, [r1, #8]
 800a6a2:	690b      	ldr	r3, [r1, #16]
 800a6a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	bfb8      	it	lt
 800a6ac:	4613      	movlt	r3, r2
 800a6ae:	6033      	str	r3, [r6, #0]
 800a6b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a6b4:	4607      	mov	r7, r0
 800a6b6:	460c      	mov	r4, r1
 800a6b8:	b10a      	cbz	r2, 800a6be <_printf_common+0x26>
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	6033      	str	r3, [r6, #0]
 800a6be:	6823      	ldr	r3, [r4, #0]
 800a6c0:	0699      	lsls	r1, r3, #26
 800a6c2:	bf42      	ittt	mi
 800a6c4:	6833      	ldrmi	r3, [r6, #0]
 800a6c6:	3302      	addmi	r3, #2
 800a6c8:	6033      	strmi	r3, [r6, #0]
 800a6ca:	6825      	ldr	r5, [r4, #0]
 800a6cc:	f015 0506 	ands.w	r5, r5, #6
 800a6d0:	d106      	bne.n	800a6e0 <_printf_common+0x48>
 800a6d2:	f104 0a19 	add.w	sl, r4, #25
 800a6d6:	68e3      	ldr	r3, [r4, #12]
 800a6d8:	6832      	ldr	r2, [r6, #0]
 800a6da:	1a9b      	subs	r3, r3, r2
 800a6dc:	42ab      	cmp	r3, r5
 800a6de:	dc26      	bgt.n	800a72e <_printf_common+0x96>
 800a6e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a6e4:	6822      	ldr	r2, [r4, #0]
 800a6e6:	3b00      	subs	r3, #0
 800a6e8:	bf18      	it	ne
 800a6ea:	2301      	movne	r3, #1
 800a6ec:	0692      	lsls	r2, r2, #26
 800a6ee:	d42b      	bmi.n	800a748 <_printf_common+0xb0>
 800a6f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a6f4:	4641      	mov	r1, r8
 800a6f6:	4638      	mov	r0, r7
 800a6f8:	47c8      	blx	r9
 800a6fa:	3001      	adds	r0, #1
 800a6fc:	d01e      	beq.n	800a73c <_printf_common+0xa4>
 800a6fe:	6823      	ldr	r3, [r4, #0]
 800a700:	6922      	ldr	r2, [r4, #16]
 800a702:	f003 0306 	and.w	r3, r3, #6
 800a706:	2b04      	cmp	r3, #4
 800a708:	bf02      	ittt	eq
 800a70a:	68e5      	ldreq	r5, [r4, #12]
 800a70c:	6833      	ldreq	r3, [r6, #0]
 800a70e:	1aed      	subeq	r5, r5, r3
 800a710:	68a3      	ldr	r3, [r4, #8]
 800a712:	bf0c      	ite	eq
 800a714:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a718:	2500      	movne	r5, #0
 800a71a:	4293      	cmp	r3, r2
 800a71c:	bfc4      	itt	gt
 800a71e:	1a9b      	subgt	r3, r3, r2
 800a720:	18ed      	addgt	r5, r5, r3
 800a722:	2600      	movs	r6, #0
 800a724:	341a      	adds	r4, #26
 800a726:	42b5      	cmp	r5, r6
 800a728:	d11a      	bne.n	800a760 <_printf_common+0xc8>
 800a72a:	2000      	movs	r0, #0
 800a72c:	e008      	b.n	800a740 <_printf_common+0xa8>
 800a72e:	2301      	movs	r3, #1
 800a730:	4652      	mov	r2, sl
 800a732:	4641      	mov	r1, r8
 800a734:	4638      	mov	r0, r7
 800a736:	47c8      	blx	r9
 800a738:	3001      	adds	r0, #1
 800a73a:	d103      	bne.n	800a744 <_printf_common+0xac>
 800a73c:	f04f 30ff 	mov.w	r0, #4294967295
 800a740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a744:	3501      	adds	r5, #1
 800a746:	e7c6      	b.n	800a6d6 <_printf_common+0x3e>
 800a748:	18e1      	adds	r1, r4, r3
 800a74a:	1c5a      	adds	r2, r3, #1
 800a74c:	2030      	movs	r0, #48	@ 0x30
 800a74e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a752:	4422      	add	r2, r4
 800a754:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a758:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a75c:	3302      	adds	r3, #2
 800a75e:	e7c7      	b.n	800a6f0 <_printf_common+0x58>
 800a760:	2301      	movs	r3, #1
 800a762:	4622      	mov	r2, r4
 800a764:	4641      	mov	r1, r8
 800a766:	4638      	mov	r0, r7
 800a768:	47c8      	blx	r9
 800a76a:	3001      	adds	r0, #1
 800a76c:	d0e6      	beq.n	800a73c <_printf_common+0xa4>
 800a76e:	3601      	adds	r6, #1
 800a770:	e7d9      	b.n	800a726 <_printf_common+0x8e>
	...

0800a774 <_printf_i>:
 800a774:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a778:	7e0f      	ldrb	r7, [r1, #24]
 800a77a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a77c:	2f78      	cmp	r7, #120	@ 0x78
 800a77e:	4691      	mov	r9, r2
 800a780:	4680      	mov	r8, r0
 800a782:	460c      	mov	r4, r1
 800a784:	469a      	mov	sl, r3
 800a786:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a78a:	d807      	bhi.n	800a79c <_printf_i+0x28>
 800a78c:	2f62      	cmp	r7, #98	@ 0x62
 800a78e:	d80a      	bhi.n	800a7a6 <_printf_i+0x32>
 800a790:	2f00      	cmp	r7, #0
 800a792:	f000 80d2 	beq.w	800a93a <_printf_i+0x1c6>
 800a796:	2f58      	cmp	r7, #88	@ 0x58
 800a798:	f000 80b9 	beq.w	800a90e <_printf_i+0x19a>
 800a79c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a7a4:	e03a      	b.n	800a81c <_printf_i+0xa8>
 800a7a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a7aa:	2b15      	cmp	r3, #21
 800a7ac:	d8f6      	bhi.n	800a79c <_printf_i+0x28>
 800a7ae:	a101      	add	r1, pc, #4	@ (adr r1, 800a7b4 <_printf_i+0x40>)
 800a7b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7b4:	0800a80d 	.word	0x0800a80d
 800a7b8:	0800a821 	.word	0x0800a821
 800a7bc:	0800a79d 	.word	0x0800a79d
 800a7c0:	0800a79d 	.word	0x0800a79d
 800a7c4:	0800a79d 	.word	0x0800a79d
 800a7c8:	0800a79d 	.word	0x0800a79d
 800a7cc:	0800a821 	.word	0x0800a821
 800a7d0:	0800a79d 	.word	0x0800a79d
 800a7d4:	0800a79d 	.word	0x0800a79d
 800a7d8:	0800a79d 	.word	0x0800a79d
 800a7dc:	0800a79d 	.word	0x0800a79d
 800a7e0:	0800a921 	.word	0x0800a921
 800a7e4:	0800a84b 	.word	0x0800a84b
 800a7e8:	0800a8db 	.word	0x0800a8db
 800a7ec:	0800a79d 	.word	0x0800a79d
 800a7f0:	0800a79d 	.word	0x0800a79d
 800a7f4:	0800a943 	.word	0x0800a943
 800a7f8:	0800a79d 	.word	0x0800a79d
 800a7fc:	0800a84b 	.word	0x0800a84b
 800a800:	0800a79d 	.word	0x0800a79d
 800a804:	0800a79d 	.word	0x0800a79d
 800a808:	0800a8e3 	.word	0x0800a8e3
 800a80c:	6833      	ldr	r3, [r6, #0]
 800a80e:	1d1a      	adds	r2, r3, #4
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	6032      	str	r2, [r6, #0]
 800a814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a818:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a81c:	2301      	movs	r3, #1
 800a81e:	e09d      	b.n	800a95c <_printf_i+0x1e8>
 800a820:	6833      	ldr	r3, [r6, #0]
 800a822:	6820      	ldr	r0, [r4, #0]
 800a824:	1d19      	adds	r1, r3, #4
 800a826:	6031      	str	r1, [r6, #0]
 800a828:	0606      	lsls	r6, r0, #24
 800a82a:	d501      	bpl.n	800a830 <_printf_i+0xbc>
 800a82c:	681d      	ldr	r5, [r3, #0]
 800a82e:	e003      	b.n	800a838 <_printf_i+0xc4>
 800a830:	0645      	lsls	r5, r0, #25
 800a832:	d5fb      	bpl.n	800a82c <_printf_i+0xb8>
 800a834:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a838:	2d00      	cmp	r5, #0
 800a83a:	da03      	bge.n	800a844 <_printf_i+0xd0>
 800a83c:	232d      	movs	r3, #45	@ 0x2d
 800a83e:	426d      	negs	r5, r5
 800a840:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a844:	4859      	ldr	r0, [pc, #356]	@ (800a9ac <_printf_i+0x238>)
 800a846:	230a      	movs	r3, #10
 800a848:	e011      	b.n	800a86e <_printf_i+0xfa>
 800a84a:	6821      	ldr	r1, [r4, #0]
 800a84c:	6833      	ldr	r3, [r6, #0]
 800a84e:	0608      	lsls	r0, r1, #24
 800a850:	f853 5b04 	ldr.w	r5, [r3], #4
 800a854:	d402      	bmi.n	800a85c <_printf_i+0xe8>
 800a856:	0649      	lsls	r1, r1, #25
 800a858:	bf48      	it	mi
 800a85a:	b2ad      	uxthmi	r5, r5
 800a85c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a85e:	4853      	ldr	r0, [pc, #332]	@ (800a9ac <_printf_i+0x238>)
 800a860:	6033      	str	r3, [r6, #0]
 800a862:	bf14      	ite	ne
 800a864:	230a      	movne	r3, #10
 800a866:	2308      	moveq	r3, #8
 800a868:	2100      	movs	r1, #0
 800a86a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a86e:	6866      	ldr	r6, [r4, #4]
 800a870:	60a6      	str	r6, [r4, #8]
 800a872:	2e00      	cmp	r6, #0
 800a874:	bfa2      	ittt	ge
 800a876:	6821      	ldrge	r1, [r4, #0]
 800a878:	f021 0104 	bicge.w	r1, r1, #4
 800a87c:	6021      	strge	r1, [r4, #0]
 800a87e:	b90d      	cbnz	r5, 800a884 <_printf_i+0x110>
 800a880:	2e00      	cmp	r6, #0
 800a882:	d04b      	beq.n	800a91c <_printf_i+0x1a8>
 800a884:	4616      	mov	r6, r2
 800a886:	fbb5 f1f3 	udiv	r1, r5, r3
 800a88a:	fb03 5711 	mls	r7, r3, r1, r5
 800a88e:	5dc7      	ldrb	r7, [r0, r7]
 800a890:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a894:	462f      	mov	r7, r5
 800a896:	42bb      	cmp	r3, r7
 800a898:	460d      	mov	r5, r1
 800a89a:	d9f4      	bls.n	800a886 <_printf_i+0x112>
 800a89c:	2b08      	cmp	r3, #8
 800a89e:	d10b      	bne.n	800a8b8 <_printf_i+0x144>
 800a8a0:	6823      	ldr	r3, [r4, #0]
 800a8a2:	07df      	lsls	r7, r3, #31
 800a8a4:	d508      	bpl.n	800a8b8 <_printf_i+0x144>
 800a8a6:	6923      	ldr	r3, [r4, #16]
 800a8a8:	6861      	ldr	r1, [r4, #4]
 800a8aa:	4299      	cmp	r1, r3
 800a8ac:	bfde      	ittt	le
 800a8ae:	2330      	movle	r3, #48	@ 0x30
 800a8b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a8b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a8b8:	1b92      	subs	r2, r2, r6
 800a8ba:	6122      	str	r2, [r4, #16]
 800a8bc:	f8cd a000 	str.w	sl, [sp]
 800a8c0:	464b      	mov	r3, r9
 800a8c2:	aa03      	add	r2, sp, #12
 800a8c4:	4621      	mov	r1, r4
 800a8c6:	4640      	mov	r0, r8
 800a8c8:	f7ff fee6 	bl	800a698 <_printf_common>
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	d14a      	bne.n	800a966 <_printf_i+0x1f2>
 800a8d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8d4:	b004      	add	sp, #16
 800a8d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8da:	6823      	ldr	r3, [r4, #0]
 800a8dc:	f043 0320 	orr.w	r3, r3, #32
 800a8e0:	6023      	str	r3, [r4, #0]
 800a8e2:	4833      	ldr	r0, [pc, #204]	@ (800a9b0 <_printf_i+0x23c>)
 800a8e4:	2778      	movs	r7, #120	@ 0x78
 800a8e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a8ea:	6823      	ldr	r3, [r4, #0]
 800a8ec:	6831      	ldr	r1, [r6, #0]
 800a8ee:	061f      	lsls	r7, r3, #24
 800a8f0:	f851 5b04 	ldr.w	r5, [r1], #4
 800a8f4:	d402      	bmi.n	800a8fc <_printf_i+0x188>
 800a8f6:	065f      	lsls	r7, r3, #25
 800a8f8:	bf48      	it	mi
 800a8fa:	b2ad      	uxthmi	r5, r5
 800a8fc:	6031      	str	r1, [r6, #0]
 800a8fe:	07d9      	lsls	r1, r3, #31
 800a900:	bf44      	itt	mi
 800a902:	f043 0320 	orrmi.w	r3, r3, #32
 800a906:	6023      	strmi	r3, [r4, #0]
 800a908:	b11d      	cbz	r5, 800a912 <_printf_i+0x19e>
 800a90a:	2310      	movs	r3, #16
 800a90c:	e7ac      	b.n	800a868 <_printf_i+0xf4>
 800a90e:	4827      	ldr	r0, [pc, #156]	@ (800a9ac <_printf_i+0x238>)
 800a910:	e7e9      	b.n	800a8e6 <_printf_i+0x172>
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	f023 0320 	bic.w	r3, r3, #32
 800a918:	6023      	str	r3, [r4, #0]
 800a91a:	e7f6      	b.n	800a90a <_printf_i+0x196>
 800a91c:	4616      	mov	r6, r2
 800a91e:	e7bd      	b.n	800a89c <_printf_i+0x128>
 800a920:	6833      	ldr	r3, [r6, #0]
 800a922:	6825      	ldr	r5, [r4, #0]
 800a924:	6961      	ldr	r1, [r4, #20]
 800a926:	1d18      	adds	r0, r3, #4
 800a928:	6030      	str	r0, [r6, #0]
 800a92a:	062e      	lsls	r6, r5, #24
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	d501      	bpl.n	800a934 <_printf_i+0x1c0>
 800a930:	6019      	str	r1, [r3, #0]
 800a932:	e002      	b.n	800a93a <_printf_i+0x1c6>
 800a934:	0668      	lsls	r0, r5, #25
 800a936:	d5fb      	bpl.n	800a930 <_printf_i+0x1bc>
 800a938:	8019      	strh	r1, [r3, #0]
 800a93a:	2300      	movs	r3, #0
 800a93c:	6123      	str	r3, [r4, #16]
 800a93e:	4616      	mov	r6, r2
 800a940:	e7bc      	b.n	800a8bc <_printf_i+0x148>
 800a942:	6833      	ldr	r3, [r6, #0]
 800a944:	1d1a      	adds	r2, r3, #4
 800a946:	6032      	str	r2, [r6, #0]
 800a948:	681e      	ldr	r6, [r3, #0]
 800a94a:	6862      	ldr	r2, [r4, #4]
 800a94c:	2100      	movs	r1, #0
 800a94e:	4630      	mov	r0, r6
 800a950:	f7f5 fc4e 	bl	80001f0 <memchr>
 800a954:	b108      	cbz	r0, 800a95a <_printf_i+0x1e6>
 800a956:	1b80      	subs	r0, r0, r6
 800a958:	6060      	str	r0, [r4, #4]
 800a95a:	6863      	ldr	r3, [r4, #4]
 800a95c:	6123      	str	r3, [r4, #16]
 800a95e:	2300      	movs	r3, #0
 800a960:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a964:	e7aa      	b.n	800a8bc <_printf_i+0x148>
 800a966:	6923      	ldr	r3, [r4, #16]
 800a968:	4632      	mov	r2, r6
 800a96a:	4649      	mov	r1, r9
 800a96c:	4640      	mov	r0, r8
 800a96e:	47d0      	blx	sl
 800a970:	3001      	adds	r0, #1
 800a972:	d0ad      	beq.n	800a8d0 <_printf_i+0x15c>
 800a974:	6823      	ldr	r3, [r4, #0]
 800a976:	079b      	lsls	r3, r3, #30
 800a978:	d413      	bmi.n	800a9a2 <_printf_i+0x22e>
 800a97a:	68e0      	ldr	r0, [r4, #12]
 800a97c:	9b03      	ldr	r3, [sp, #12]
 800a97e:	4298      	cmp	r0, r3
 800a980:	bfb8      	it	lt
 800a982:	4618      	movlt	r0, r3
 800a984:	e7a6      	b.n	800a8d4 <_printf_i+0x160>
 800a986:	2301      	movs	r3, #1
 800a988:	4632      	mov	r2, r6
 800a98a:	4649      	mov	r1, r9
 800a98c:	4640      	mov	r0, r8
 800a98e:	47d0      	blx	sl
 800a990:	3001      	adds	r0, #1
 800a992:	d09d      	beq.n	800a8d0 <_printf_i+0x15c>
 800a994:	3501      	adds	r5, #1
 800a996:	68e3      	ldr	r3, [r4, #12]
 800a998:	9903      	ldr	r1, [sp, #12]
 800a99a:	1a5b      	subs	r3, r3, r1
 800a99c:	42ab      	cmp	r3, r5
 800a99e:	dcf2      	bgt.n	800a986 <_printf_i+0x212>
 800a9a0:	e7eb      	b.n	800a97a <_printf_i+0x206>
 800a9a2:	2500      	movs	r5, #0
 800a9a4:	f104 0619 	add.w	r6, r4, #25
 800a9a8:	e7f5      	b.n	800a996 <_printf_i+0x222>
 800a9aa:	bf00      	nop
 800a9ac:	0800b109 	.word	0x0800b109
 800a9b0:	0800b11a 	.word	0x0800b11a

0800a9b4 <__sflush_r>:
 800a9b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a9b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9bc:	0716      	lsls	r6, r2, #28
 800a9be:	4605      	mov	r5, r0
 800a9c0:	460c      	mov	r4, r1
 800a9c2:	d454      	bmi.n	800aa6e <__sflush_r+0xba>
 800a9c4:	684b      	ldr	r3, [r1, #4]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	dc02      	bgt.n	800a9d0 <__sflush_r+0x1c>
 800a9ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	dd48      	ble.n	800aa62 <__sflush_r+0xae>
 800a9d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a9d2:	2e00      	cmp	r6, #0
 800a9d4:	d045      	beq.n	800aa62 <__sflush_r+0xae>
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a9dc:	682f      	ldr	r7, [r5, #0]
 800a9de:	6a21      	ldr	r1, [r4, #32]
 800a9e0:	602b      	str	r3, [r5, #0]
 800a9e2:	d030      	beq.n	800aa46 <__sflush_r+0x92>
 800a9e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a9e6:	89a3      	ldrh	r3, [r4, #12]
 800a9e8:	0759      	lsls	r1, r3, #29
 800a9ea:	d505      	bpl.n	800a9f8 <__sflush_r+0x44>
 800a9ec:	6863      	ldr	r3, [r4, #4]
 800a9ee:	1ad2      	subs	r2, r2, r3
 800a9f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a9f2:	b10b      	cbz	r3, 800a9f8 <__sflush_r+0x44>
 800a9f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a9f6:	1ad2      	subs	r2, r2, r3
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a9fc:	6a21      	ldr	r1, [r4, #32]
 800a9fe:	4628      	mov	r0, r5
 800aa00:	47b0      	blx	r6
 800aa02:	1c43      	adds	r3, r0, #1
 800aa04:	89a3      	ldrh	r3, [r4, #12]
 800aa06:	d106      	bne.n	800aa16 <__sflush_r+0x62>
 800aa08:	6829      	ldr	r1, [r5, #0]
 800aa0a:	291d      	cmp	r1, #29
 800aa0c:	d82b      	bhi.n	800aa66 <__sflush_r+0xb2>
 800aa0e:	4a2a      	ldr	r2, [pc, #168]	@ (800aab8 <__sflush_r+0x104>)
 800aa10:	410a      	asrs	r2, r1
 800aa12:	07d6      	lsls	r6, r2, #31
 800aa14:	d427      	bmi.n	800aa66 <__sflush_r+0xb2>
 800aa16:	2200      	movs	r2, #0
 800aa18:	6062      	str	r2, [r4, #4]
 800aa1a:	04d9      	lsls	r1, r3, #19
 800aa1c:	6922      	ldr	r2, [r4, #16]
 800aa1e:	6022      	str	r2, [r4, #0]
 800aa20:	d504      	bpl.n	800aa2c <__sflush_r+0x78>
 800aa22:	1c42      	adds	r2, r0, #1
 800aa24:	d101      	bne.n	800aa2a <__sflush_r+0x76>
 800aa26:	682b      	ldr	r3, [r5, #0]
 800aa28:	b903      	cbnz	r3, 800aa2c <__sflush_r+0x78>
 800aa2a:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa2e:	602f      	str	r7, [r5, #0]
 800aa30:	b1b9      	cbz	r1, 800aa62 <__sflush_r+0xae>
 800aa32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa36:	4299      	cmp	r1, r3
 800aa38:	d002      	beq.n	800aa40 <__sflush_r+0x8c>
 800aa3a:	4628      	mov	r0, r5
 800aa3c:	f7ff fb48 	bl	800a0d0 <_free_r>
 800aa40:	2300      	movs	r3, #0
 800aa42:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa44:	e00d      	b.n	800aa62 <__sflush_r+0xae>
 800aa46:	2301      	movs	r3, #1
 800aa48:	4628      	mov	r0, r5
 800aa4a:	47b0      	blx	r6
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	1c50      	adds	r0, r2, #1
 800aa50:	d1c9      	bne.n	800a9e6 <__sflush_r+0x32>
 800aa52:	682b      	ldr	r3, [r5, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d0c6      	beq.n	800a9e6 <__sflush_r+0x32>
 800aa58:	2b1d      	cmp	r3, #29
 800aa5a:	d001      	beq.n	800aa60 <__sflush_r+0xac>
 800aa5c:	2b16      	cmp	r3, #22
 800aa5e:	d11e      	bne.n	800aa9e <__sflush_r+0xea>
 800aa60:	602f      	str	r7, [r5, #0]
 800aa62:	2000      	movs	r0, #0
 800aa64:	e022      	b.n	800aaac <__sflush_r+0xf8>
 800aa66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa6a:	b21b      	sxth	r3, r3
 800aa6c:	e01b      	b.n	800aaa6 <__sflush_r+0xf2>
 800aa6e:	690f      	ldr	r7, [r1, #16]
 800aa70:	2f00      	cmp	r7, #0
 800aa72:	d0f6      	beq.n	800aa62 <__sflush_r+0xae>
 800aa74:	0793      	lsls	r3, r2, #30
 800aa76:	680e      	ldr	r6, [r1, #0]
 800aa78:	bf08      	it	eq
 800aa7a:	694b      	ldreq	r3, [r1, #20]
 800aa7c:	600f      	str	r7, [r1, #0]
 800aa7e:	bf18      	it	ne
 800aa80:	2300      	movne	r3, #0
 800aa82:	eba6 0807 	sub.w	r8, r6, r7
 800aa86:	608b      	str	r3, [r1, #8]
 800aa88:	f1b8 0f00 	cmp.w	r8, #0
 800aa8c:	dde9      	ble.n	800aa62 <__sflush_r+0xae>
 800aa8e:	6a21      	ldr	r1, [r4, #32]
 800aa90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aa92:	4643      	mov	r3, r8
 800aa94:	463a      	mov	r2, r7
 800aa96:	4628      	mov	r0, r5
 800aa98:	47b0      	blx	r6
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	dc08      	bgt.n	800aab0 <__sflush_r+0xfc>
 800aa9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aaa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaa6:	81a3      	strh	r3, [r4, #12]
 800aaa8:	f04f 30ff 	mov.w	r0, #4294967295
 800aaac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aab0:	4407      	add	r7, r0
 800aab2:	eba8 0800 	sub.w	r8, r8, r0
 800aab6:	e7e7      	b.n	800aa88 <__sflush_r+0xd4>
 800aab8:	dfbffffe 	.word	0xdfbffffe

0800aabc <_fflush_r>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	690b      	ldr	r3, [r1, #16]
 800aac0:	4605      	mov	r5, r0
 800aac2:	460c      	mov	r4, r1
 800aac4:	b913      	cbnz	r3, 800aacc <_fflush_r+0x10>
 800aac6:	2500      	movs	r5, #0
 800aac8:	4628      	mov	r0, r5
 800aaca:	bd38      	pop	{r3, r4, r5, pc}
 800aacc:	b118      	cbz	r0, 800aad6 <_fflush_r+0x1a>
 800aace:	6a03      	ldr	r3, [r0, #32]
 800aad0:	b90b      	cbnz	r3, 800aad6 <_fflush_r+0x1a>
 800aad2:	f7ff f8b1 	bl	8009c38 <__sinit>
 800aad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d0f3      	beq.n	800aac6 <_fflush_r+0xa>
 800aade:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aae0:	07d0      	lsls	r0, r2, #31
 800aae2:	d404      	bmi.n	800aaee <_fflush_r+0x32>
 800aae4:	0599      	lsls	r1, r3, #22
 800aae6:	d402      	bmi.n	800aaee <_fflush_r+0x32>
 800aae8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aaea:	f7ff fae0 	bl	800a0ae <__retarget_lock_acquire_recursive>
 800aaee:	4628      	mov	r0, r5
 800aaf0:	4621      	mov	r1, r4
 800aaf2:	f7ff ff5f 	bl	800a9b4 <__sflush_r>
 800aaf6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aaf8:	07da      	lsls	r2, r3, #31
 800aafa:	4605      	mov	r5, r0
 800aafc:	d4e4      	bmi.n	800aac8 <_fflush_r+0xc>
 800aafe:	89a3      	ldrh	r3, [r4, #12]
 800ab00:	059b      	lsls	r3, r3, #22
 800ab02:	d4e1      	bmi.n	800aac8 <_fflush_r+0xc>
 800ab04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab06:	f7ff fad3 	bl	800a0b0 <__retarget_lock_release_recursive>
 800ab0a:	e7dd      	b.n	800aac8 <_fflush_r+0xc>

0800ab0c <__swhatbuf_r>:
 800ab0c:	b570      	push	{r4, r5, r6, lr}
 800ab0e:	460c      	mov	r4, r1
 800ab10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab14:	2900      	cmp	r1, #0
 800ab16:	b096      	sub	sp, #88	@ 0x58
 800ab18:	4615      	mov	r5, r2
 800ab1a:	461e      	mov	r6, r3
 800ab1c:	da0d      	bge.n	800ab3a <__swhatbuf_r+0x2e>
 800ab1e:	89a3      	ldrh	r3, [r4, #12]
 800ab20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab24:	f04f 0100 	mov.w	r1, #0
 800ab28:	bf14      	ite	ne
 800ab2a:	2340      	movne	r3, #64	@ 0x40
 800ab2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab30:	2000      	movs	r0, #0
 800ab32:	6031      	str	r1, [r6, #0]
 800ab34:	602b      	str	r3, [r5, #0]
 800ab36:	b016      	add	sp, #88	@ 0x58
 800ab38:	bd70      	pop	{r4, r5, r6, pc}
 800ab3a:	466a      	mov	r2, sp
 800ab3c:	f000 f862 	bl	800ac04 <_fstat_r>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	dbec      	blt.n	800ab1e <__swhatbuf_r+0x12>
 800ab44:	9901      	ldr	r1, [sp, #4]
 800ab46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab4e:	4259      	negs	r1, r3
 800ab50:	4159      	adcs	r1, r3
 800ab52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab56:	e7eb      	b.n	800ab30 <__swhatbuf_r+0x24>

0800ab58 <__smakebuf_r>:
 800ab58:	898b      	ldrh	r3, [r1, #12]
 800ab5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab5c:	079d      	lsls	r5, r3, #30
 800ab5e:	4606      	mov	r6, r0
 800ab60:	460c      	mov	r4, r1
 800ab62:	d507      	bpl.n	800ab74 <__smakebuf_r+0x1c>
 800ab64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ab68:	6023      	str	r3, [r4, #0]
 800ab6a:	6123      	str	r3, [r4, #16]
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	6163      	str	r3, [r4, #20]
 800ab70:	b003      	add	sp, #12
 800ab72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab74:	ab01      	add	r3, sp, #4
 800ab76:	466a      	mov	r2, sp
 800ab78:	f7ff ffc8 	bl	800ab0c <__swhatbuf_r>
 800ab7c:	9f00      	ldr	r7, [sp, #0]
 800ab7e:	4605      	mov	r5, r0
 800ab80:	4639      	mov	r1, r7
 800ab82:	4630      	mov	r0, r6
 800ab84:	f7fe ff40 	bl	8009a08 <_malloc_r>
 800ab88:	b948      	cbnz	r0, 800ab9e <__smakebuf_r+0x46>
 800ab8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab8e:	059a      	lsls	r2, r3, #22
 800ab90:	d4ee      	bmi.n	800ab70 <__smakebuf_r+0x18>
 800ab92:	f023 0303 	bic.w	r3, r3, #3
 800ab96:	f043 0302 	orr.w	r3, r3, #2
 800ab9a:	81a3      	strh	r3, [r4, #12]
 800ab9c:	e7e2      	b.n	800ab64 <__smakebuf_r+0xc>
 800ab9e:	89a3      	ldrh	r3, [r4, #12]
 800aba0:	6020      	str	r0, [r4, #0]
 800aba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aba6:	81a3      	strh	r3, [r4, #12]
 800aba8:	9b01      	ldr	r3, [sp, #4]
 800abaa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800abae:	b15b      	cbz	r3, 800abc8 <__smakebuf_r+0x70>
 800abb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abb4:	4630      	mov	r0, r6
 800abb6:	f000 f837 	bl	800ac28 <_isatty_r>
 800abba:	b128      	cbz	r0, 800abc8 <__smakebuf_r+0x70>
 800abbc:	89a3      	ldrh	r3, [r4, #12]
 800abbe:	f023 0303 	bic.w	r3, r3, #3
 800abc2:	f043 0301 	orr.w	r3, r3, #1
 800abc6:	81a3      	strh	r3, [r4, #12]
 800abc8:	89a3      	ldrh	r3, [r4, #12]
 800abca:	431d      	orrs	r5, r3
 800abcc:	81a5      	strh	r5, [r4, #12]
 800abce:	e7cf      	b.n	800ab70 <__smakebuf_r+0x18>

0800abd0 <memmove>:
 800abd0:	4288      	cmp	r0, r1
 800abd2:	b510      	push	{r4, lr}
 800abd4:	eb01 0402 	add.w	r4, r1, r2
 800abd8:	d902      	bls.n	800abe0 <memmove+0x10>
 800abda:	4284      	cmp	r4, r0
 800abdc:	4623      	mov	r3, r4
 800abde:	d807      	bhi.n	800abf0 <memmove+0x20>
 800abe0:	1e43      	subs	r3, r0, #1
 800abe2:	42a1      	cmp	r1, r4
 800abe4:	d008      	beq.n	800abf8 <memmove+0x28>
 800abe6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800abea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abee:	e7f8      	b.n	800abe2 <memmove+0x12>
 800abf0:	4402      	add	r2, r0
 800abf2:	4601      	mov	r1, r0
 800abf4:	428a      	cmp	r2, r1
 800abf6:	d100      	bne.n	800abfa <memmove+0x2a>
 800abf8:	bd10      	pop	{r4, pc}
 800abfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800abfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac02:	e7f7      	b.n	800abf4 <memmove+0x24>

0800ac04 <_fstat_r>:
 800ac04:	b538      	push	{r3, r4, r5, lr}
 800ac06:	4d07      	ldr	r5, [pc, #28]	@ (800ac24 <_fstat_r+0x20>)
 800ac08:	2300      	movs	r3, #0
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	4608      	mov	r0, r1
 800ac0e:	4611      	mov	r1, r2
 800ac10:	602b      	str	r3, [r5, #0]
 800ac12:	f7fb fb88 	bl	8006326 <_fstat>
 800ac16:	1c43      	adds	r3, r0, #1
 800ac18:	d102      	bne.n	800ac20 <_fstat_r+0x1c>
 800ac1a:	682b      	ldr	r3, [r5, #0]
 800ac1c:	b103      	cbz	r3, 800ac20 <_fstat_r+0x1c>
 800ac1e:	6023      	str	r3, [r4, #0]
 800ac20:	bd38      	pop	{r3, r4, r5, pc}
 800ac22:	bf00      	nop
 800ac24:	20000754 	.word	0x20000754

0800ac28 <_isatty_r>:
 800ac28:	b538      	push	{r3, r4, r5, lr}
 800ac2a:	4d06      	ldr	r5, [pc, #24]	@ (800ac44 <_isatty_r+0x1c>)
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	4604      	mov	r4, r0
 800ac30:	4608      	mov	r0, r1
 800ac32:	602b      	str	r3, [r5, #0]
 800ac34:	f7fb fb87 	bl	8006346 <_isatty>
 800ac38:	1c43      	adds	r3, r0, #1
 800ac3a:	d102      	bne.n	800ac42 <_isatty_r+0x1a>
 800ac3c:	682b      	ldr	r3, [r5, #0]
 800ac3e:	b103      	cbz	r3, 800ac42 <_isatty_r+0x1a>
 800ac40:	6023      	str	r3, [r4, #0]
 800ac42:	bd38      	pop	{r3, r4, r5, pc}
 800ac44:	20000754 	.word	0x20000754

0800ac48 <_realloc_r>:
 800ac48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac4c:	4680      	mov	r8, r0
 800ac4e:	4615      	mov	r5, r2
 800ac50:	460c      	mov	r4, r1
 800ac52:	b921      	cbnz	r1, 800ac5e <_realloc_r+0x16>
 800ac54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac58:	4611      	mov	r1, r2
 800ac5a:	f7fe bed5 	b.w	8009a08 <_malloc_r>
 800ac5e:	b92a      	cbnz	r2, 800ac6c <_realloc_r+0x24>
 800ac60:	f7ff fa36 	bl	800a0d0 <_free_r>
 800ac64:	2400      	movs	r4, #0
 800ac66:	4620      	mov	r0, r4
 800ac68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac6c:	f000 f81a 	bl	800aca4 <_malloc_usable_size_r>
 800ac70:	4285      	cmp	r5, r0
 800ac72:	4606      	mov	r6, r0
 800ac74:	d802      	bhi.n	800ac7c <_realloc_r+0x34>
 800ac76:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ac7a:	d8f4      	bhi.n	800ac66 <_realloc_r+0x1e>
 800ac7c:	4629      	mov	r1, r5
 800ac7e:	4640      	mov	r0, r8
 800ac80:	f7fe fec2 	bl	8009a08 <_malloc_r>
 800ac84:	4607      	mov	r7, r0
 800ac86:	2800      	cmp	r0, #0
 800ac88:	d0ec      	beq.n	800ac64 <_realloc_r+0x1c>
 800ac8a:	42b5      	cmp	r5, r6
 800ac8c:	462a      	mov	r2, r5
 800ac8e:	4621      	mov	r1, r4
 800ac90:	bf28      	it	cs
 800ac92:	4632      	movcs	r2, r6
 800ac94:	f7ff fa0d 	bl	800a0b2 <memcpy>
 800ac98:	4621      	mov	r1, r4
 800ac9a:	4640      	mov	r0, r8
 800ac9c:	f7ff fa18 	bl	800a0d0 <_free_r>
 800aca0:	463c      	mov	r4, r7
 800aca2:	e7e0      	b.n	800ac66 <_realloc_r+0x1e>

0800aca4 <_malloc_usable_size_r>:
 800aca4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aca8:	1f18      	subs	r0, r3, #4
 800acaa:	2b00      	cmp	r3, #0
 800acac:	bfbc      	itt	lt
 800acae:	580b      	ldrlt	r3, [r1, r0]
 800acb0:	18c0      	addlt	r0, r0, r3
 800acb2:	4770      	bx	lr

0800acb4 <_init>:
 800acb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acb6:	bf00      	nop
 800acb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acba:	bc08      	pop	{r3}
 800acbc:	469e      	mov	lr, r3
 800acbe:	4770      	bx	lr

0800acc0 <_fini>:
 800acc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acc2:	bf00      	nop
 800acc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acc6:	bc08      	pop	{r3}
 800acc8:	469e      	mov	lr, r3
 800acca:	4770      	bx	lr
