--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 21.691 ns
From           : MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|inst47
To             : DBUS[18]
From Clock     : CLC
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'CLC'
Slack          : N/A
Required Time  : None
Actual Time    : 47.25 MHz ( period = 21.166 ns )
From           : CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated|ram_block1a11~porta_address_reg11
To             : MEMORY:inst3|MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11]
From Clock     : CLC
To Clock       : CLC
Failed Paths   : 0

Type           : Clock Hold: 'CLC'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]
To             : MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst47
From Clock     : CLC
To Clock       : CLC
Failed Paths   : 6

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 6

--------------------------------------------------------------------------------------

