{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1554064669354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uk101_41kRAM EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"uk101_41kRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554064669403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554064669509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554064669510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554064669510 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554064669700 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554064669720 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554064670029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554064670029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554064670029 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554064670029 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5625 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064670036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5627 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064670036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5629 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064670036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064670036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064670036 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554064670036 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554064670039 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554064670042 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 62 " "No exact pin location assignment(s) for 28 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd " "Pin txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { txd } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "txd" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rts " "Pin rts not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rts } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rts" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rts } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_LED " "Pin reset_LED not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { reset_LED } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_LED" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_LED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[0\] " "Pin ledOut8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledOut8\[0\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[1\] " "Pin ledOut8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledOut8\[1\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[2\] " "Pin ledOut8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledOut8\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[3\] " "Pin ledOut8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledOut8\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[4\] " "Pin ledOut8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledOut8\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[5\] " "Pin ledOut8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledOut8\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[6\] " "Pin ledOut8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledOut8\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[7\] " "Pin ledOut8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledOut8\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[0\] " "Pin J6IO8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J6IO8\[0\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[1\] " "Pin J6IO8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J6IO8\[1\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[2\] " "Pin J6IO8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J6IO8\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[3\] " "Pin J6IO8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J6IO8\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[4\] " "Pin J6IO8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J6IO8\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[5\] " "Pin J6IO8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J6IO8\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[6\] " "Pin J6IO8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J6IO8\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[7\] " "Pin J6IO8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J6IO8\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[0\] " "Pin J8IO8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J8IO8\[0\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[1\] " "Pin J8IO8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J8IO8\[1\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[2\] " "Pin J8IO8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J8IO8\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[3\] " "Pin J8IO8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J8IO8\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[4\] " "Pin J8IO8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J8IO8\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[5\] " "Pin J8IO8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J8IO8\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[6\] " "Pin J8IO8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J8IO8\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[7\] " "Pin J8IO8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "J8IO8\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd " "Pin rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rxd } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064670882 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1554064670882 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1554064672170 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uk101_41kRAM.sdc " "Synopsys Design Constraints File file not found: 'uk101_41kRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554064672175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554064672175 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554064672215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554064672216 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554064672217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5619 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064672477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialClock  " "Automatically promoted node serialClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serialClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064672477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClock  " "Automatically promoted node cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[0\] " "Destination node T65:u1\|MCycle\[0\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[1\] " "Destination node T65:u1\|MCycle\[1\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[2\] " "Destination node T65:u1\|MCycle\[2\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[0\] " "Destination node T65:u1\|DL\[0\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[1\] " "Destination node T65:u1\|DL\[1\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[2\] " "Destination node T65:u1\|DL\[2\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[3\] " "Destination node T65:u1\|DL\[3\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[4\] " "Destination node T65:u1\|DL\[4\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[5\] " "Destination node T65:u1\|DL\[5\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[6\] " "Destination node T65:u1\|DL\[6\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1554064672477 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554064672477 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064672477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb  " "Automatically promoted node comb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064672479 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064672479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~8  " "Automatically promoted node comb~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064672479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|reset " "Destination node bufferedUART:u5\|reset" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 56 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|rxInPointer\[0\]~19 " "Destination node bufferedUART:u5\|rxInPointer\[0\]~19" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|rxInPointer[0]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 3648 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|txBuffer\[0\]~0 " "Destination node bufferedUART:u5\|txBuffer\[0\]~0" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 183 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|txBuffer[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 4833 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064672479 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554064672479 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5197 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064672479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_1~2  " "Automatically promoted node process_1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064672480 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { process_1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064672480 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554064673695 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554064673700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554064673700 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554064673705 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554064673711 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554064673715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554064673715 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554064673720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554064675183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1554064675188 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554064675188 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 1 27 0 " "Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 1 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554064675196 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554064675196 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554064675196 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 5 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064675197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064675197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 4 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064675197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064675197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 9 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064675197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064675197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 10 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064675197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 12 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064675197 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554064675197 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554064675197 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554064675296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554064677402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554064680038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554064680080 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554064688767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554064688768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554064690267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554064698644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554064698644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554064714371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554064714375 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554064714375 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.26 " "Total time spent on timing analysis during the Fitter is 6.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554064714517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554064714624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554064716051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554064716162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554064717949 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554064719226 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[0\] 3.3-V LVTTL 132 " "Pin sramData\[0\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[1\] 3.3-V LVTTL 128 " "Pin sramData\[1\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[2\] 3.3-V LVTTL 126 " "Pin sramData\[2\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[3\] 3.3-V LVTTL 127 " "Pin sramData\[3\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[4\] 3.3-V LVTTL 129 " "Pin sramData\[4\] uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[5\] 3.3-V LVTTL 133 " "Pin sramData\[5\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[6\] 3.3-V LVTTL 136 " "Pin sramData\[6\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[7\] 3.3-V LVTTL 138 " "Pin sramData\[7\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_reset 3.3-V LVTTL 125 " "Pin n_reset uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_reset } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 3.3-V LVTTL 52 " "Pin rxd uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rxd } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Data 3.3-V LVTTL 76 " "Pin ps2Data uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Clk 3.3-V LVTTL 77 " "Pin ps2Clk uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064719982 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1554064719982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/output_files/uk101_41kRAM.fit.smsg " "Generated suppressed messages file C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/output_files/uk101_41kRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554064720452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554064722193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 16:38:42 2019 " "Processing ended: Sun Mar 31 16:38:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554064722193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554064722193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554064722193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554064722193 ""}
