;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, @2
	ADD 210, 30
	MOV -1, <-20
	MOV -1, <20
	SUB @121, 103
	DJN -1, @-20
	JMN @-121, 183
	SPL 0, <-54
	SPL 0, <-54
	SUB @121, 103
	SPL -700, -900
	SUB @121, 103
	DJN -1, @-20
	ADD <-710, 131
	SPL 0, <-54
	DJN -1, @-20
	ADD 105, 9
	SUB @121, 103
	SUB @121, 103
	ADD 270, 0
	DJN -1, @-20
	JMZ <130, 9
	SPL 0, <-54
	SPL 295, -202
	SUB 7, <20
	SPL 295, -202
	SUB <-121, 183
	ADD 277, 0
	SPL -700, -900
	SUB @100, @102
	MOV -1, <-20
	SPL -700, -900
	SUB 0, @2
	SUB <0, @2
	ADD <100, 104
	SUB <0, @2
	JMZ -0, -32
	JMN 121, 106
	SPL 0, <-54
	SPL 0, <-54
	SLT 300, 90
	SPL 0, <-54
	SUB @121, 103
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	MOV -1, <-20
	SUB 0, @2
	DJN -1, @-20
