{
  "design": {
    "design_info": {
      "boundary_crc": "0x4452E4EE60D7F918",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../Testbench.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "Prozessing_System": {
        "Core": {
          "rst_0": "",
          "pll_0": "",
          "ps_0": "",
          "ps_0_axi_periph": {
            "xbar": "",
            "s00_couplers": {
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {}
          },
          "external_reset_fake": ""
        },
        "Memory_IO": {
          "axi_sts_register_0": "",
          "axi_cfg_register_0": "",
          "axis_ram_writer_0": ""
        },
        "Reg_Brakeout": {
          "status_concat_1": "",
          "sample_rate_divider": "",
          "RAM_addres": "",
          "measure": "",
          "axis_variable_0": "",
          "zero_add_to_address": "",
          "axis_variable_1": "",
          "DDS_phase": "",
          "zero_add_2": ""
        },
        "dds_compiler_0": "",
        "Measurment_control_0": "",
        "ch1_output_dac_mem_split_1": ""
      },
      "data_aquisition": {
        "axis_combiner_0": "",
        "Sample_Hold_0": "",
        "ch1_output_dac_mem_split": "",
        "ch1_output_dac_mem_split_1": ""
      },
      "Calculation": {
        "xlconstant_0": "",
        "axis_constant_0": "",
        "ch1_mem_fb_split": "",
        "ch1_output_dac_mem_split": ""
      },
      "axis_red_pitaya_dac_0": "",
      "Analog_Input": {
        "xadc_wiz_0": "",
        "axis_red_pitaya_adc_0": "",
        "xadc_read_0": "",
        "ch1_mem_fb_split": ""
      },
      "axis_combiner_1": "",
      "dds_compiler_0": "",
      "dds_compiler_1": "",
      "ch1_output_dac_mem_split_1": "",
      "ch1_output_dac_mem_split_2": "",
      "xlslice_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      },
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O"
      },
      "dac_rst_o": {
        "direction": "O"
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "Prozessing_System": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS_dds_out": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          },
          "aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_clk_p_i": {
            "direction": "I"
          },
          "adc_clk_n_i": {
            "direction": "I"
          },
          "clk_out2": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "Core": {
            "interface_ports": {
              "DDR": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
              },
              "FIXED_IO": {
                "mode": "Master",
                "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
              },
              "S_AXI_ACP": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk_out1": {
                "type": "clk",
                "direction": "O"
              },
              "locked": {
                "direction": "O"
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "adc_clk_p_i": {
                "direction": "I"
              },
              "adc_clk_n_i": {
                "direction": "I"
              },
              "clk_out2": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "rst_0": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "system_rst_0_0",
                "xci_path": "ip\\system_rst_0_0\\system_rst_0_0.xci",
                "inst_hier_path": "Prozessing_System/Core/rst_0"
              },
              "pll_0": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "system_pll_0_0",
                "xci_path": "ip\\system_pll_0_0\\system_pll_0_0.xci",
                "inst_hier_path": "Prozessing_System/Core/pll_0",
                "parameters": {
                  "CLKOUT1_REQUESTED_OUT_FREQ": {
                    "value": "125.0"
                  },
                  "CLKOUT1_USED": {
                    "value": "true"
                  },
                  "CLKOUT2_REQUESTED_OUT_FREQ": {
                    "value": "250.0"
                  },
                  "CLKOUT2_REQUESTED_PHASE": {
                    "value": "157.5"
                  },
                  "CLKOUT2_USED": {
                    "value": "true"
                  },
                  "CLKOUT3_REQUESTED_OUT_FREQ": {
                    "value": "250.0"
                  },
                  "CLKOUT3_REQUESTED_PHASE": {
                    "value": "202.5"
                  },
                  "CLKOUT3_USED": {
                    "value": "false"
                  },
                  "CLKOUT4_JITTER": {
                    "value": "119.348"
                  },
                  "CLKOUT4_PHASE_ERROR": {
                    "value": "96.948"
                  },
                  "CLKOUT4_REQUESTED_OUT_FREQ": {
                    "value": "125"
                  },
                  "CLKOUT4_USED": {
                    "value": "false"
                  },
                  "CLKOUT5_JITTER": {
                    "value": "119.348"
                  },
                  "CLKOUT5_PHASE_ERROR": {
                    "value": "96.948"
                  },
                  "CLKOUT5_REQUESTED_OUT_FREQ": {
                    "value": "125"
                  },
                  "CLKOUT5_USED": {
                    "value": "false"
                  },
                  "CLKOUT6_JITTER": {
                    "value": "119.348"
                  },
                  "CLKOUT6_PHASE_ERROR": {
                    "value": "96.948"
                  },
                  "CLKOUT6_REQUESTED_OUT_FREQ": {
                    "value": "125"
                  },
                  "CLKOUT6_USED": {
                    "value": "false"
                  },
                  "MMCM_CLKOUT2_DIVIDE": {
                    "value": "1"
                  },
                  "MMCM_CLKOUT3_DIVIDE": {
                    "value": "1"
                  },
                  "MMCM_CLKOUT4_DIVIDE": {
                    "value": "1"
                  },
                  "MMCM_CLKOUT5_DIVIDE": {
                    "value": "1"
                  },
                  "NUM_OUT_CLKS": {
                    "value": "2"
                  },
                  "PRIMITIVE": {
                    "value": "PLL"
                  },
                  "PRIM_IN_FREQ": {
                    "value": "125.0"
                  },
                  "PRIM_SOURCE": {
                    "value": "Differential_clock_capable_pin"
                  },
                  "USE_RESET": {
                    "value": "false"
                  }
                }
              },
              "ps_0": {
                "vlnv": "xilinx.com:ip:processing_system7:5.5",
                "xci_name": "system_ps_0_0",
                "xci_path": "ip\\system_ps_0_0\\system_ps_0_0.xci",
                "inst_hier_path": "Prozessing_System/Core/ps_0",
                "parameters": {
                  "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                    "value": "666.666687"
                  },
                  "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                    "value": "10.158730"
                  },
                  "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                    "value": "125.000000"
                  },
                  "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                    "value": "50.000000"
                  },
                  "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                    "value": "100.000000"
                  },
                  "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                    "value": "166.666672"
                  },
                  "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                    "value": "100.000000"
                  },
                  "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                    "value": "60"
                  },
                  "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                    "value": "60"
                  },
                  "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_APU_CLK_RATIO_ENABLE": {
                    "value": "6:2:1"
                  },
                  "PCW_APU_PERIPHERAL_FREQMHZ": {
                    "value": "666.666666"
                  },
                  "PCW_CAN0_PERIPHERAL_CLKSRC": {
                    "value": "External"
                  },
                  "PCW_CAN0_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_CAN1_PERIPHERAL_CLKSRC": {
                    "value": "External"
                  },
                  "PCW_CAN1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_CAN_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_CAN_PERIPHERAL_VALID": {
                    "value": "0"
                  },
                  "PCW_CLK0_FREQ": {
                    "value": "50000000"
                  },
                  "PCW_CLK1_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CLK2_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CLK3_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                    "value": "667"
                  },
                  "PCW_CPU_PERIPHERAL_CLKSRC": {
                    "value": "ARM PLL"
                  },
                  "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                    "value": "33.333333"
                  },
                  "PCW_DCI_PERIPHERAL_CLKSRC": {
                    "value": "DDR PLL"
                  },
                  "PCW_DCI_PERIPHERAL_FREQMHZ": {
                    "value": "10.159"
                  },
                  "PCW_DDR_PERIPHERAL_CLKSRC": {
                    "value": "DDR PLL"
                  },
                  "PCW_DDR_RAM_HIGHADDR": {
                    "value": "0x1FFFFFFF"
                  },
                  "PCW_ENET0_ENET0_IO": {
                    "value": "MIO 16 .. 27"
                  },
                  "PCW_ENET0_GRP_MDIO_ENABLE": {
                    "value": "1"
                  },
                  "PCW_ENET0_GRP_MDIO_IO": {
                    "value": "MIO 52 .. 53"
                  },
                  "PCW_ENET0_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_ENET0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                    "value": "1000 Mbps"
                  },
                  "PCW_ENET0_RESET_ENABLE": {
                    "value": "0"
                  },
                  "PCW_ENET1_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_ENET1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_ENET_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_ENET_RESET_POLARITY": {
                    "value": "Active Low"
                  },
                  "PCW_ENET_RESET_SELECT": {
                    "value": "Share reset pin"
                  },
                  "PCW_EN_4K_TIMER": {
                    "value": "0"
                  },
                  "PCW_EN_CAN0": {
                    "value": "0"
                  },
                  "PCW_EN_CAN1": {
                    "value": "0"
                  },
                  "PCW_EN_CLK0_PORT": {
                    "value": "1"
                  },
                  "PCW_EN_CLK1_PORT": {
                    "value": "0"
                  },
                  "PCW_EN_CLK2_PORT": {
                    "value": "0"
                  },
                  "PCW_EN_CLK3_PORT": {
                    "value": "0"
                  },
                  "PCW_EN_DDR": {
                    "value": "1"
                  },
                  "PCW_EN_EMIO_CAN0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_CAN1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_CD_SDIO0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_CD_SDIO1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_ENET0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_ENET1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_GPIO": {
                    "value": "1"
                  },
                  "PCW_EN_EMIO_I2C0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_I2C1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_MODEM_UART0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_MODEM_UART1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_PJTAG": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_SDIO0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_SDIO1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_SPI0": {
                    "value": "1"
                  },
                  "PCW_EN_EMIO_SPI1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_SRAM_INT": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_TRACE": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_TTC0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_TTC1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_UART0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_UART1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_WDT": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_WP_SDIO0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_WP_SDIO1": {
                    "value": "0"
                  },
                  "PCW_EN_ENET0": {
                    "value": "1"
                  },
                  "PCW_EN_ENET1": {
                    "value": "0"
                  },
                  "PCW_EN_GPIO": {
                    "value": "1"
                  },
                  "PCW_EN_I2C0": {
                    "value": "1"
                  },
                  "PCW_EN_I2C1": {
                    "value": "0"
                  },
                  "PCW_EN_MODEM_UART0": {
                    "value": "0"
                  },
                  "PCW_EN_MODEM_UART1": {
                    "value": "0"
                  },
                  "PCW_EN_PJTAG": {
                    "value": "0"
                  },
                  "PCW_EN_QSPI": {
                    "value": "0"
                  },
                  "PCW_EN_SDIO0": {
                    "value": "1"
                  },
                  "PCW_EN_SDIO1": {
                    "value": "0"
                  },
                  "PCW_EN_SMC": {
                    "value": "0"
                  },
                  "PCW_EN_SPI0": {
                    "value": "1"
                  },
                  "PCW_EN_SPI1": {
                    "value": "1"
                  },
                  "PCW_EN_TRACE": {
                    "value": "0"
                  },
                  "PCW_EN_TTC0": {
                    "value": "0"
                  },
                  "PCW_EN_TTC1": {
                    "value": "0"
                  },
                  "PCW_EN_UART0": {
                    "value": "1"
                  },
                  "PCW_EN_UART1": {
                    "value": "1"
                  },
                  "PCW_EN_USB0": {
                    "value": "1"
                  },
                  "PCW_EN_USB1": {
                    "value": "0"
                  },
                  "PCW_EN_WDT": {
                    "value": "0"
                  },
                  "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_FCLK_CLK0_BUF": {
                    "value": "TRUE"
                  },
                  "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_FPGA_FCLK0_ENABLE": {
                    "value": "1"
                  },
                  "PCW_GPIO_EMIO_GPIO_ENABLE": {
                    "value": "1"
                  },
                  "PCW_GPIO_EMIO_GPIO_IO": {
                    "value": "64"
                  },
                  "PCW_GPIO_EMIO_GPIO_WIDTH": {
                    "value": "64"
                  },
                  "PCW_GPIO_MIO_GPIO_ENABLE": {
                    "value": "1"
                  },
                  "PCW_GPIO_MIO_GPIO_IO": {
                    "value": "MIO"
                  },
                  "PCW_GPIO_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_I2C0_GRP_INT_ENABLE": {
                    "value": "0"
                  },
                  "PCW_I2C0_I2C0_IO": {
                    "value": "MIO 50 .. 51"
                  },
                  "PCW_I2C0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_I2C0_RESET_ENABLE": {
                    "value": "0"
                  },
                  "PCW_I2C1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_I2C_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_I2C_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_I2C_RESET_POLARITY": {
                    "value": "Active Low"
                  },
                  "PCW_I2C_RESET_SELECT": {
                    "value": "Share reset pin"
                  },
                  "PCW_IMPORT_BOARD_PRESET": {
                    "value": "cfg/red_pitaya.xml"
                  },
                  "PCW_IRQ_F2P_MODE": {
                    "value": "DIRECT"
                  },
                  "PCW_MIO_0_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_0_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_0_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_10_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_10_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_10_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_11_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_11_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_11_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_12_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_12_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_12_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_13_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_13_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_13_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_14_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_14_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_14_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_15_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_15_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_15_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_16_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_16_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_16_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_17_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_17_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_17_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_18_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_18_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_18_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_19_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_19_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_19_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_1_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_1_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_1_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_20_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_20_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_20_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_21_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_21_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_21_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_22_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_22_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_22_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_23_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_23_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_23_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_24_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_24_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_24_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_25_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_25_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_25_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_26_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_26_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_26_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_27_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_27_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_27_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_28_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_28_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_28_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_29_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_29_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_29_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_2_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_2_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_30_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_30_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_30_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_31_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_31_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_31_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_32_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_32_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_32_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_33_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_33_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_33_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_34_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_34_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_34_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_35_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_35_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_35_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_36_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_36_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_36_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_37_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_37_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_37_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_38_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_38_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_38_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_39_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_39_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_39_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_3_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_3_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_40_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_40_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_40_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_41_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_41_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_41_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_42_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_42_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_42_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_43_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_43_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_43_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_44_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_44_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_44_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_45_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_45_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_45_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_46_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_46_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_46_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_47_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_47_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_47_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_48_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_48_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_48_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_49_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_49_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_49_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_4_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_4_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_50_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_50_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_50_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_51_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_51_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_51_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_52_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_52_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_52_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_53_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_53_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_53_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_5_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_5_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_6_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_6_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_7_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_7_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_8_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_8_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_9_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_9_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_9_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_TREE_PERIPHERALS": {
                    "value": "GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#Enet 0#Enet 0"
                  },
                  "PCW_MIO_TREE_SIGNALS": {
                    "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#mdc#mdio"
                  },
                  "PCW_NAND_CYCLES_T_AR": {
                    "value": "1"
                  },
                  "PCW_NAND_CYCLES_T_CLR": {
                    "value": "1"
                  },
                  "PCW_NAND_CYCLES_T_RC": {
                    "value": "11"
                  },
                  "PCW_NAND_CYCLES_T_REA": {
                    "value": "1"
                  },
                  "PCW_NAND_CYCLES_T_RR": {
                    "value": "1"
                  },
                  "PCW_NAND_CYCLES_T_WC": {
                    "value": "11"
                  },
                  "PCW_NAND_CYCLES_T_WP": {
                    "value": "1"
                  },
                  "PCW_NAND_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_NOR_CS0_T_CEOE": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_T_PC": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_T_RC": {
                    "value": "11"
                  },
                  "PCW_NOR_CS0_T_TR": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_T_WC": {
                    "value": "11"
                  },
                  "PCW_NOR_CS0_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_WE_TIME": {
                    "value": "0"
                  },
                  "PCW_NOR_CS1_T_CEOE": {
                    "value": "1"
                  },
                  "PCW_NOR_CS1_T_PC": {
                    "value": "1"
                  },
                  "PCW_NOR_CS1_T_RC": {
                    "value": "11"
                  },
                  "PCW_NOR_CS1_T_TR": {
                    "value": "1"
                  },
                  "PCW_NOR_CS1_T_WC": {
                    "value": "11"
                  },
                  "PCW_NOR_CS1_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_CS1_WE_TIME": {
                    "value": "0"
                  },
                  "PCW_NOR_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_NOR_SRAM_CS0_T_CEOE": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS0_T_PC": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS0_T_RC": {
                    "value": "11"
                  },
                  "PCW_NOR_SRAM_CS0_T_TR": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS0_T_WC": {
                    "value": "11"
                  },
                  "PCW_NOR_SRAM_CS0_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS0_WE_TIME": {
                    "value": "0"
                  },
                  "PCW_NOR_SRAM_CS1_T_CEOE": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS1_T_PC": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS1_T_RC": {
                    "value": "11"
                  },
                  "PCW_NOR_SRAM_CS1_T_TR": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS1_T_WC": {
                    "value": "11"
                  },
                  "PCW_NOR_SRAM_CS1_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS1_WE_TIME": {
                    "value": "0"
                  },
                  "PCW_OVERRIDE_BASIC_CLOCK": {
                    "value": "0"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                    "value": "0.080"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                    "value": "0.063"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                    "value": "0.057"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                    "value": "0.068"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                    "value": "-0.047"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                    "value": "-0.025"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                    "value": "-0.006"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                    "value": "-0.017"
                  },
                  "PCW_PCAP_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                    "value": "200"
                  },
                  "PCW_PJTAG_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_PLL_BYPASSMODE_ENABLE": {
                    "value": "0"
                  },
                  "PCW_PRESET_BANK0_VOLTAGE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_PRESET_BANK1_VOLTAGE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                    "value": "0xFCFFFFFF"
                  },
                  "PCW_QSPI_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_QSPI_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SD0_GRP_CD_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SD0_GRP_CD_IO": {
                    "value": "MIO 46"
                  },
                  "PCW_SD0_GRP_POW_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SD0_GRP_WP_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SD0_GRP_WP_IO": {
                    "value": "MIO 47"
                  },
                  "PCW_SD0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SD0_SD0_IO": {
                    "value": "MIO 40 .. 45"
                  },
                  "PCW_SD1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SDIO_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                    "value": "100"
                  },
                  "PCW_SDIO_PERIPHERAL_VALID": {
                    "value": "1"
                  },
                  "PCW_SMC_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_SMC_PERIPHERAL_VALID": {
                    "value": "0"
                  },
                  "PCW_SPI0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SPI0_SPI0_IO": {
                    "value": "EMIO"
                  },
                  "PCW_SPI1_GRP_SS1_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SPI1_GRP_SS2_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SPI1_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SPI1_SPI1_IO": {
                    "value": "MIO 10 .. 15"
                  },
                  "PCW_SPI_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_SPI_PERIPHERAL_FREQMHZ": {
                    "value": "166.666666"
                  },
                  "PCW_SPI_PERIPHERAL_VALID": {
                    "value": "1"
                  },
                  "PCW_S_AXI_HP0_DATA_WIDTH": {
                    "value": "64"
                  },
                  "PCW_S_AXI_HP1_DATA_WIDTH": {
                    "value": "64"
                  },
                  "PCW_S_AXI_HP2_DATA_WIDTH": {
                    "value": "64"
                  },
                  "PCW_S_AXI_HP3_DATA_WIDTH": {
                    "value": "64"
                  },
                  "PCW_TPIU_PERIPHERAL_CLKSRC": {
                    "value": "External"
                  },
                  "PCW_TRACE_INTERNAL_WIDTH": {
                    "value": "2"
                  },
                  "PCW_TRACE_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC0_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UART0_BAUD_RATE": {
                    "value": "115200"
                  },
                  "PCW_UART0_GRP_FULL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UART0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_UART0_UART0_IO": {
                    "value": "MIO 14 .. 15"
                  },
                  "PCW_UART1_BAUD_RATE": {
                    "value": "115200"
                  },
                  "PCW_UART1_GRP_FULL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UART1_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_UART1_UART1_IO": {
                    "value": "MIO 8 .. 9"
                  },
                  "PCW_UART_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_UART_PERIPHERAL_FREQMHZ": {
                    "value": "100"
                  },
                  "PCW_UART_PERIPHERAL_VALID": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                    "value": "533.333374"
                  },
                  "PCW_UIPARAM_DDR_ADV_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_AL": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_BL": {
                    "value": "8"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                    "value": "0.25"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                    "value": "0.25"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                    "value": "0.25"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                    "value": "0.25"
                  },
                  "PCW_UIPARAM_DDR_BUS_WIDTH": {
                    "value": "16 Bit"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                    "value": "54.563"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                    "value": "54.563"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                    "value": "54.563"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                    "value": "54.563"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                    "value": "101.239"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                    "value": "79.5025"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                    "value": "60.536"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                    "value": "71.7715"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                    "value": "0.0"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                    "value": "0.0"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                    "value": "0.0"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                    "value": "0.0"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                    "value": "104.5365"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                    "value": "70.676"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                    "value": "59.1615"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                    "value": "81.319"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_ECC": {
                    "value": "Disabled"
                  },
                  "PCW_UIPARAM_DDR_ENABLE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_FREQ_MHZ": {
                    "value": "533.333333"
                  },
                  "PCW_UIPARAM_DDR_HIGH_TEMP": {
                    "value": "Normal (0-85)"
                  },
                  "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                    "value": "DDR 3"
                  },
                  "PCW_UIPARAM_DDR_PARTNO": {
                    "value": "MT41J256M16 RE-125"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                    "value": "0"
                  },
                  "PCW_USB0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB0_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB0_RESET_IO": {
                    "value": "MIO 48"
                  },
                  "PCW_USB0_USB0_IO": {
                    "value": "MIO 28 .. 39"
                  },
                  "PCW_USB1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_USB_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB_RESET_POLARITY": {
                    "value": "Active Low"
                  },
                  "PCW_USB_RESET_SELECT": {
                    "value": "Share reset pin"
                  },
                  "PCW_USE_AXI_NONSECURE": {
                    "value": "0"
                  },
                  "PCW_USE_CROSS_TRIGGER": {
                    "value": "0"
                  },
                  "PCW_USE_DEFAULT_ACP_USER_VAL": {
                    "value": "1"
                  },
                  "PCW_USE_S_AXI_ACP": {
                    "value": "1"
                  },
                  "PCW_WDT_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_WDT_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_WDT_PERIPHERAL_ENABLE": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data": {
                      "range": "4G",
                      "width": "32",
                      "local_memory_map": {
                        "name": "Data",
                        "description": "Address Space Segments",
                        "address_blocks": {
                          "address_block": {
                            "name": "segment1",
                            "display_name": "segment1",
                            "base_address": "0x00000000",
                            "range": "256K",
                            "width": "18",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "segment2",
                            "display_name": "segment2",
                            "base_address": "0x00040000",
                            "range": "256K",
                            "width": "19",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "segment3",
                            "display_name": "segment3",
                            "base_address": "0x00080000",
                            "range": "512K",
                            "width": "20",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "segment4",
                            "display_name": "segment4",
                            "base_address": "0x00100000",
                            "range": "1023M",
                            "width": "30",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "M_AXI_GP0",
                            "display_name": "M_AXI_GP0",
                            "base_address": "0x40000000",
                            "range": "1G",
                            "width": "31",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "M_AXI_GP1",
                            "display_name": "M_AXI_GP1",
                            "base_address": "0x80000000",
                            "range": "1G",
                            "width": "32",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "IO_Peripheral_Registers",
                            "display_name": "IO Peripheral Registers",
                            "base_address": "0xE0000000",
                            "range": "3M",
                            "width": "32",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "SMC_Memories",
                            "display_name": "SMC Memories",
                            "base_address": "0xE1000000",
                            "range": "80M",
                            "width": "32",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "SLCR_Registers",
                            "display_name": "SLCR Registers",
                            "base_address": "0xF8000000",
                            "range": "3K",
                            "width": "32",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "PS_System_Registers",
                            "display_name": "PS System Registers",
                            "base_address": "0xF8001000",
                            "range": "8252K",
                            "width": "32",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "CPU_Private_Registers",
                            "display_name": "CPU Private Registers",
                            "base_address": "0xF8900000",
                            "range": "6156K",
                            "width": "32",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "segment5",
                            "display_name": "segment5",
                            "base_address": "0xFC000000",
                            "range": "32M",
                            "width": "32",
                            "usage": "register"
                          },
                          "address_block": {
                            "name": "segment6",
                            "display_name": "segment6",
                            "base_address": "0xFFFC0000",
                            "range": "256K",
                            "width": "32",
                            "usage": "register"
                          }
                        }
                      }
                    }
                  }
                },
                "interface_ports": {
                  "M_AXI_GP0": {
                    "mode": "Master",
                    "address_space_ref": "Data",
                    "base_address": {
                      "minimum": "0x40000000",
                      "maximum": "0x7FFFFFFF",
                      "width": "32"
                    }
                  },
                  "S_AXI_ACP": {
                    "mode": "Slave",
                    "memory_map_ref": "S_AXI_ACP"
                  }
                }
              },
              "ps_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\system_ps_0_axi_periph_0\\system_ps_0_axi_periph_0.xci",
                "inst_hier_path": "Prozessing_System/Core/ps_0_axi_periph",
                "xci_name": "system_ps_0_axi_periph_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "system_xbar_0",
                    "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
                    "inst_hier_path": "Prozessing_System/Core/ps_0_axi_periph/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI",
                          "M01_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "system_auto_pc_0",
                        "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                        "inst_hier_path": "Prozessing_System/Core/ps_0_axi_periph/s00_couplers/auto_pc",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI3"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "m00_couplers_to_ps_0_axi_periph": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "ps_0_axi_periph_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_ps_0_axi_periph": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "ps_0_axi_periph_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "ps_0_axi_periph_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "external_reset_fake": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "system_xlconstant_0_1",
                "xci_path": "ip\\system_xlconstant_0_1\\system_xlconstant_0_1.xci",
                "inst_hier_path": "Prozessing_System/Core/external_reset_fake"
              }
            },
            "interface_nets": {
              "ps_0_FIXED_IO": {
                "interface_ports": [
                  "FIXED_IO",
                  "ps_0/FIXED_IO"
                ]
              },
              "ps_0_M_AXI_GP0": {
                "interface_ports": [
                  "ps_0/M_AXI_GP0",
                  "ps_0_axi_periph/S00_AXI"
                ]
              },
              "ps_0_axi_periph_M01_AXI": {
                "interface_ports": [
                  "M01_AXI",
                  "ps_0_axi_periph/M01_AXI"
                ]
              },
              "ps_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "M00_AXI",
                  "ps_0_axi_periph/M00_AXI"
                ]
              },
              "ps_0_DDR": {
                "interface_ports": [
                  "DDR",
                  "ps_0/DDR"
                ]
              },
              "writer_0_M_AXI": {
                "interface_ports": [
                  "S_AXI_ACP",
                  "ps_0/S_AXI_ACP"
                ]
              }
            },
            "nets": {
              "pll_0_clk_out1": {
                "ports": [
                  "pll_0/clk_out1",
                  "clk_out1",
                  "ps_0_axi_periph/M01_ACLK",
                  "ps_0_axi_periph/M00_ACLK",
                  "ps_0_axi_periph/S00_ACLK",
                  "ps_0_axi_periph/ACLK",
                  "ps_0/S_AXI_ACP_ACLK",
                  "ps_0/M_AXI_GP0_ACLK",
                  "rst_0/slowest_sync_clk"
                ]
              },
              "pll_0_locked": {
                "ports": [
                  "pll_0/locked",
                  "locked",
                  "rst_0/dcm_locked"
                ]
              },
              "rst_0_peripheral_aresetn": {
                "ports": [
                  "rst_0/peripheral_aresetn",
                  "S00_ARESETN",
                  "ps_0_axi_periph/S00_ARESETN",
                  "ps_0_axi_periph/M00_ARESETN",
                  "ps_0_axi_periph/ARESETN",
                  "ps_0_axi_periph/M01_ARESETN"
                ]
              },
              "adc_clk_p_i_1": {
                "ports": [
                  "adc_clk_p_i",
                  "pll_0/clk_in1_p"
                ]
              },
              "adc_clk_n_i_1": {
                "ports": [
                  "adc_clk_n_i",
                  "pll_0/clk_in1_n"
                ]
              },
              "pll_0_clk_out2": {
                "ports": [
                  "pll_0/clk_out2",
                  "clk_out2"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "external_reset_fake/dout",
                  "rst_0/ext_reset_in"
                ]
              }
            }
          },
          "Memory_IO": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "cfg_data1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sts_data1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "cfg_data": {
                "direction": "O",
                "left": "319",
                "right": "0"
              },
              "sts_data": {
                "direction": "I",
                "left": "63",
                "right": "0"
              }
            },
            "components": {
              "axi_sts_register_0": {
                "vlnv": "xilinx.com:user:axi_sts_register:1.0",
                "xci_name": "system_axi_sts_register_0_0",
                "xci_path": "ip\\system_axi_sts_register_0_0\\system_axi_sts_register_0_0.xci",
                "inst_hier_path": "Prozessing_System/Memory_IO/axi_sts_register_0",
                "parameters": {
                  "AXI_ADDR_WIDTH": {
                    "value": "32"
                  },
                  "STS_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "axi_cfg_register_0": {
                "vlnv": "xilinx.com:user:axi_cfg_register:1.0",
                "xci_name": "system_axi_cfg_register_0_0",
                "xci_path": "ip\\system_axi_cfg_register_0_0\\system_axi_cfg_register_0_0.xci",
                "inst_hier_path": "Prozessing_System/Memory_IO/axi_cfg_register_0",
                "parameters": {
                  "AXI_ADDR_WIDTH": {
                    "value": "32"
                  },
                  "CFG_DATA_WIDTH": {
                    "value": "320"
                  }
                }
              },
              "axis_ram_writer_0": {
                "vlnv": "xilinx.com:user:axis_ram_writer:2.0",
                "xci_name": "system_axis_ram_writer_0_2",
                "xci_path": "ip\\system_axis_ram_writer_0_2\\system_axis_ram_writer_0_2.xci",
                "inst_hier_path": "Prozessing_System/Memory_IO/axis_ram_writer_0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "16"
                  },
                  "AXIS_TDATA_WIDTH": {
                    "value": "128"
                  },
                  "AXI_ID_WIDTH": {
                    "value": "3"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                },
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "S_AXI_1": {
                "interface_ports": [
                  "S_AXI",
                  "axi_cfg_register_0/S_AXI"
                ]
              },
              "axis_ram_writer_0_M_AXI": {
                "interface_ports": [
                  "M_AXI",
                  "axis_ram_writer_0/M_AXI"
                ]
              },
              "S_AXI1_1": {
                "interface_ports": [
                  "S_AXI1",
                  "axi_sts_register_0/S_AXI"
                ]
              },
              "S_AXIS_1": {
                "interface_ports": [
                  "S_AXIS",
                  "axis_ram_writer_0/S_AXIS"
                ]
              }
            },
            "nets": {
              "pll_0_clk_out1": {
                "ports": [
                  "aclk",
                  "axi_sts_register_0/aclk",
                  "axi_cfg_register_0/aclk",
                  "axis_ram_writer_0/aclk"
                ]
              },
              "rst_0_peripheral_aresetn": {
                "ports": [
                  "aresetn",
                  "axi_sts_register_0/aresetn",
                  "axi_cfg_register_0/aresetn"
                ]
              },
              "axi_cfg_register_0_cfg_data": {
                "ports": [
                  "axi_cfg_register_0/cfg_data",
                  "cfg_data"
                ]
              },
              "axis_ram_writer_0_sts_data": {
                "ports": [
                  "axis_ram_writer_0/sts_data",
                  "sts_data1"
                ]
              },
              "aresetn1_1": {
                "ports": [
                  "aresetn1",
                  "axis_ram_writer_0/aresetn"
                ]
              },
              "cfg_data1_1": {
                "ports": [
                  "cfg_data1",
                  "axis_ram_writer_0/cfg_data"
                ]
              },
              "sts_data_1": {
                "ports": [
                  "sts_data",
                  "axi_sts_register_0/sts_data"
                ]
              }
            }
          },
          "Reg_Brakeout": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M_AXIS2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "dout1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "dout5": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "319",
                "right": "0"
              },
              "In3": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            },
            "components": {
              "status_concat_1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "system_concat_1_0",
                "xci_path": "ip\\system_concat_1_0\\system_concat_1_0.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/status_concat_1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "16"
                  },
                  "IN1_WIDTH": {
                    "value": "16"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "31"
                  },
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              },
              "sample_rate_divider": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_Feedback_config_bus_0",
                "xci_path": "ip\\system_Feedback_config_bus_0\\system_Feedback_config_bus_0.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/sample_rate_divider",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "320"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "RAM_addres": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_Feedback_State_0",
                "xci_path": "ip\\system_Feedback_State_0\\system_Feedback_State_0.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/RAM_addres",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "320"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "measure": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_pre_memory_reset_0",
                "xci_path": "ip\\system_pre_memory_reset_0\\system_pre_memory_reset_0.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/measure",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "320"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axis_variable_0": {
                "vlnv": "xilinx.com:user:axis_variable:1.0",
                "xci_name": "system_axis_variable_0_0",
                "xci_path": "ip\\system_axis_variable_0_0\\system_axis_variable_0_0.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/axis_variable_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "zero_add_to_address": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "system_external_reset_fake_0",
                "xci_path": "ip\\system_external_reset_fake_0\\system_external_reset_fake_0.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/zero_add_to_address",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "axis_variable_1": {
                "vlnv": "xilinx.com:user:axis_variable:1.0",
                "xci_name": "system_axis_variable_0_2",
                "xci_path": "ip\\system_axis_variable_0_2\\system_axis_variable_0_2.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/axis_variable_1",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "DDS_phase": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_sample_rate_divider_2",
                "xci_path": "ip\\system_sample_rate_divider_2\\system_sample_rate_divider_2.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/DDS_phase",
                "parameters": {
                  "DIN_FROM": {
                    "value": "95"
                  },
                  "DIN_TO": {
                    "value": "64"
                  },
                  "DIN_WIDTH": {
                    "value": "320"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "zero_add_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "system_zero_add_to_address_0",
                "xci_path": "ip\\system_zero_add_to_address_0\\system_zero_add_to_address_0.xci",
                "inst_hier_path": "Prozessing_System/Reg_Brakeout/zero_add_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "31"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS2",
                  "axis_variable_1/M_AXIS"
                ]
              },
              "axis_variable_0_M_AXIS": {
                "interface_ports": [
                  "M_AXIS",
                  "axis_variable_0/M_AXIS"
                ]
              }
            },
            "nets": {
              "pll_0_clk_out1": {
                "ports": [
                  "aclk",
                  "axis_variable_0/aclk",
                  "axis_variable_1/aclk"
                ]
              },
              "rst_0_peripheral_aresetn": {
                "ports": [
                  "aresetn",
                  "axis_variable_0/aresetn",
                  "axis_variable_1/aresetn"
                ]
              },
              "sample_rate_divider_Dout": {
                "ports": [
                  "sample_rate_divider/Dout",
                  "axis_variable_0/cfg_data"
                ]
              },
              "RAM_addres_Dout": {
                "ports": [
                  "RAM_addres/Dout",
                  "dout1"
                ]
              },
              "ram_writer_reset_Dout": {
                "ports": [
                  "measure/Dout",
                  "dout5"
                ]
              },
              "Din1_1": {
                "ports": [
                  "Din1",
                  "RAM_addres/Din",
                  "sample_rate_divider/Din",
                  "measure/Din",
                  "DDS_phase/Din"
                ]
              },
              "In2_1": {
                "ports": [
                  "In2",
                  "status_concat_1/In0"
                ]
              },
              "external_reset_fake_1_dout": {
                "ports": [
                  "zero_add_to_address/dout",
                  "status_concat_1/In1"
                ]
              },
              "In3_1": {
                "ports": [
                  "In3",
                  "status_concat_1/In2"
                ]
              },
              "sample_rate_divider1_Dout": {
                "ports": [
                  "DDS_phase/Dout",
                  "axis_variable_1/cfg_data"
                ]
              },
              "zero_add_2_dout": {
                "ports": [
                  "zero_add_2/dout",
                  "status_concat_1/In3"
                ]
              },
              "status_concat_1_dout": {
                "ports": [
                  "status_concat_1/dout",
                  "dout"
                ]
              }
            }
          },
          "dds_compiler_0": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "system_dds_compiler_0_1",
            "xci_path": "ip\\system_dds_compiler_0_1\\system_dds_compiler_0_1.xci",
            "inst_hier_path": "Prozessing_System/dds_compiler_0",
            "parameters": {
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "125"
              },
              "Frequency_Resolution": {
                "value": "0.4"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "7"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Noise_Shaping": {
                "value": "None"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "16"
              },
              "PINC1": {
                "value": "101010"
              },
              "Parameter_Entry": {
                "value": "Hardware_Parameters"
              },
              "Phase_Increment": {
                "value": "Programmable"
              },
              "Phase_Width": {
                "value": "30"
              },
              "Resync": {
                "value": "false"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              }
            }
          },
          "Measurment_control_0": {
            "vlnv": "xilinx.com:module_ref:Measurment_control:1.0",
            "xci_name": "system_Measurment_control_0_0",
            "xci_path": "ip\\system_Measurment_control_0_0\\system_Measurment_control_0_0.xci",
            "inst_hier_path": "Prozessing_System/Measurment_control_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Measurment_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_dds_out": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_dds_out_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_dds_out_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS_dds_in": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_dds_in_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_dds_in_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS_dds_out:S_AXIS_dds_in",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "measure": {
                "direction": "I"
              },
              "is_measure": {
                "direction": "O"
              }
            }
          },
          "ch1_output_dac_mem_split_1": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "system_ch1_output_dac_mem_split_1_0",
            "xci_path": "ip\\system_ch1_output_dac_mem_split_1_0\\system_ch1_output_dac_mem_split_1_0.xci",
            "inst_hier_path": "Prozessing_System/ch1_output_dac_mem_split_1",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[31:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[31:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "2"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "rate_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "Reg_Brakeout/M_AXIS"
            ]
          },
          "conv_0_M_AXIS": {
            "interface_ports": [
              "S_AXIS",
              "Memory_IO/S_AXIS"
            ]
          },
          "ps_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "Core/FIXED_IO"
            ]
          },
          "dds_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "dds_compiler_0/M_AXIS_DATA",
              "Measurment_control_0/S_AXIS_dds_in"
            ]
          },
          "ps_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "Core/M00_AXI",
              "Memory_IO/S_AXI1"
            ]
          },
          "ps_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "Core/M01_AXI",
              "Memory_IO/S_AXI"
            ]
          },
          "ch1_output_dac_mem_split_1_M01_AXIS": {
            "interface_ports": [
              "M_AXIS2",
              "ch1_output_dac_mem_split_1/M01_AXIS"
            ]
          },
          "writer_0_M_AXI": {
            "interface_ports": [
              "Memory_IO/M_AXI",
              "Core/S_AXI_ACP"
            ]
          },
          "Reg_Brakeout_M_AXIS2": {
            "interface_ports": [
              "Reg_Brakeout/M_AXIS2",
              "ch1_output_dac_mem_split_1/S_AXIS"
            ]
          },
          "Measurment_control_0_M_AXIS_dds_out": {
            "interface_ports": [
              "M_AXIS_dds_out",
              "Measurment_control_0/M_AXIS_dds_out"
            ]
          },
          "ps_0_DDR": {
            "interface_ports": [
              "DDR",
              "Core/DDR"
            ]
          },
          "ch1_output_dac_mem_split_1_M00_AXIS": {
            "interface_ports": [
              "ch1_output_dac_mem_split_1/M00_AXIS",
              "dds_compiler_0/S_AXIS_CONFIG"
            ]
          }
        },
        "nets": {
          "slice_3_dout": {
            "ports": [
              "Reg_Brakeout/dout1",
              "Memory_IO/cfg_data1"
            ]
          },
          "writer_0_sts_data": {
            "ports": [
              "Memory_IO/sts_data1",
              "Reg_Brakeout/In2"
            ]
          },
          "Memory_IO_cfg_data": {
            "ports": [
              "Memory_IO/cfg_data",
              "Reg_Brakeout/Din1"
            ]
          },
          "pll_0_clk_out1": {
            "ports": [
              "Core/clk_out1",
              "aclk",
              "Memory_IO/aclk",
              "Reg_Brakeout/aclk",
              "dds_compiler_0/aclk",
              "Measurment_control_0/aclk",
              "ch1_output_dac_mem_split_1/aclk"
            ]
          },
          "pll_0_locked": {
            "ports": [
              "Core/locked",
              "locked"
            ]
          },
          "rst_0_peripheral_aresetn": {
            "ports": [
              "Core/S00_ARESETN",
              "aresetn",
              "Memory_IO/aresetn",
              "Reg_Brakeout/aresetn",
              "Measurment_control_0/aresetn",
              "ch1_output_dac_mem_split_1/aresetn"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "Core/adc_clk_p_i"
            ]
          },
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "Core/adc_clk_n_i"
            ]
          },
          "pll_0_clk_out2": {
            "ports": [
              "Core/clk_out2",
              "clk_out2"
            ]
          },
          "Reg_Brakeout_dout": {
            "ports": [
              "Reg_Brakeout/dout",
              "Memory_IO/sts_data"
            ]
          },
          "Reg_Brakeout_dout5": {
            "ports": [
              "Reg_Brakeout/dout5",
              "Measurment_control_0/measure"
            ]
          },
          "In3_1": {
            "ports": [
              "Measurment_control_0/is_measure",
              "Reg_Brakeout/In3",
              "Memory_IO/aresetn1"
            ]
          }
        }
      },
      "data_aquisition": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_CANNEL_8": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_CANNEL_3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_CANNEL_4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_CANNEL_5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_CANNEL_6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_combiner_0": {
            "vlnv": "xilinx.com:ip:axis_combiner:1.1",
            "xci_name": "system_axis_combiner_0_0",
            "xci_path": "ip\\system_axis_combiner_0_0\\system_axis_combiner_0_0.xci",
            "inst_hier_path": "data_aquisition/axis_combiner_0",
            "parameters": {
              "NUM_SI": {
                "value": "8"
              },
              "TDATA_NUM_BYTES": {
                "value": "2"
              }
            }
          },
          "Sample_Hold_0": {
            "vlnv": "xilinx.com:module_ref:Sample_Hold:1.0",
            "xci_name": "system_Sample_Hold_0_0",
            "xci_path": "ip\\system_Sample_Hold_0_0\\system_Sample_Hold_0_0.xci",
            "inst_hier_path": "data_aquisition/Sample_Hold_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Sample_Hold",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_CANNEL_1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CANNEL_1_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CANNEL_1_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_CANNEL_2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CANNEL_2_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CANNEL_2_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_CANNEL_3": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CANNEL_3_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CANNEL_3_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_CANNEL_4": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CANNEL_4_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CANNEL_4_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_CANNEL_5": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CANNEL_5_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CANNEL_5_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_CANNEL_6": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CANNEL_6_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CANNEL_6_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_CANNEL_7": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CANNEL_7_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CANNEL_7_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_CANNEL_8": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_CANNEL_8_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_CANNEL_8_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS_CANNEL_1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CANNEL_1_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CANNEL_1_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CANNEL_2": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CANNEL_2_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CANNEL_2_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CANNEL_3": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CANNEL_3_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CANNEL_3_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CANNEL_4": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CANNEL_4_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CANNEL_4_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CANNEL_5": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CANNEL_5_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CANNEL_5_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CANNEL_6": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CANNEL_6_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CANNEL_6_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CANNEL_7": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CANNEL_7_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CANNEL_7_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CANNEL_8": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CANNEL_8_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CANNEL_8_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CONFIG": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CONFIG_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CONFIG_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS_CANNEL_1:M_AXIS_CANNEL_2:M_AXIS_CANNEL_3:M_AXIS_CANNEL_4:M_AXIS_CANNEL_5:M_AXIS_CANNEL_6:M_AXIS_CANNEL_7:M_AXIS_CANNEL_8:S_AXIS_CANNEL_1:S_AXIS_CANNEL_2:S_AXIS_CANNEL_3:S_AXIS_CANNEL_4:S_AXIS_CANNEL_5:S_AXIS_CANNEL_6:S_AXIS_CANNEL_7:S_AXIS_CANNEL_8:S_AXIS_CONFIG",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "ch1_output_dac_mem_split": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "system_ch1_output_dac_mem_split_0",
            "xci_path": "ip\\system_ch1_output_dac_mem_split_0\\system_ch1_output_dac_mem_split_0.xci",
            "inst_hier_path": "data_aquisition/ch1_output_dac_mem_split",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "4"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "ch1_output_dac_mem_split_1": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "system_ch1_output_dac_mem_split_1",
            "xci_path": "ip\\system_ch1_output_dac_mem_split_1\\system_ch1_output_dac_mem_split_1.xci",
            "inst_hier_path": "data_aquisition/ch1_output_dac_mem_split_1",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "2"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "Conn4": {
            "interface_ports": [
              "S_AXIS_CANNEL_3",
              "Sample_Hold_0/S_AXIS_CANNEL_3"
            ]
          },
          "S_AXIS_CANNEL_8_1": {
            "interface_ports": [
              "S_AXIS_CANNEL_8",
              "ch1_output_dac_mem_split/S_AXIS"
            ]
          },
          "Sample_Hold_0_M_AXIS_CANNEL_4": {
            "interface_ports": [
              "axis_combiner_0/S03_AXIS",
              "Sample_Hold_0/M_AXIS_CANNEL_4"
            ]
          },
          "Sample_Hold_0_M_AXIS_CANNEL_8": {
            "interface_ports": [
              "Sample_Hold_0/M_AXIS_CANNEL_8",
              "axis_combiner_0/S07_AXIS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXIS1",
              "ch1_output_dac_mem_split_1/S_AXIS"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "S_AXIS_CANNEL_5",
              "Sample_Hold_0/S_AXIS_CANNEL_5"
            ]
          },
          "ch1_output_dac_mem_split_M02_AXIS": {
            "interface_ports": [
              "ch1_output_dac_mem_split/M02_AXIS",
              "Sample_Hold_0/S_AXIS_CANNEL_8"
            ]
          },
          "ch1_output_dac_mem_split_1_M00_AXIS": {
            "interface_ports": [
              "ch1_output_dac_mem_split_1/M00_AXIS",
              "Sample_Hold_0/S_AXIS_CANNEL_1"
            ]
          },
          "Sample_Hold_0_M_AXIS_CANNEL_6": {
            "interface_ports": [
              "Sample_Hold_0/M_AXIS_CANNEL_6",
              "axis_combiner_0/S05_AXIS"
            ]
          },
          "Sample_Hold_0_M_AXIS_CANNEL_2": {
            "interface_ports": [
              "axis_combiner_0/S01_AXIS",
              "Sample_Hold_0/M_AXIS_CANNEL_2"
            ]
          },
          "Sample_Hold_0_M_AXIS_CANNEL_7": {
            "interface_ports": [
              "Sample_Hold_0/M_AXIS_CANNEL_7",
              "axis_combiner_0/S06_AXIS"
            ]
          },
          "S_AXIS_1": {
            "interface_ports": [
              "S_AXIS",
              "Sample_Hold_0/S_AXIS_CONFIG"
            ]
          },
          "Sample_Hold_0_M_AXIS_CANNEL_5": {
            "interface_ports": [
              "Sample_Hold_0/M_AXIS_CANNEL_5",
              "axis_combiner_0/S04_AXIS"
            ]
          },
          "Sample_Hold_0_M_AXIS_CANNEL_1": {
            "interface_ports": [
              "axis_combiner_0/S00_AXIS",
              "Sample_Hold_0/M_AXIS_CANNEL_1"
            ]
          },
          "S_AXIS_CANNEL_6_1": {
            "interface_ports": [
              "S_AXIS_CANNEL_6",
              "Sample_Hold_0/S_AXIS_CANNEL_6"
            ]
          },
          "axis_combiner_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "axis_combiner_0/M_AXIS"
            ]
          },
          "ch1_output_dac_mem_split_M00_AXIS": {
            "interface_ports": [
              "Sample_Hold_0/S_AXIS_CANNEL_7",
              "ch1_output_dac_mem_split/M00_AXIS"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S_AXIS_CANNEL_4",
              "Sample_Hold_0/S_AXIS_CANNEL_4"
            ]
          },
          "ch1_output_dac_mem_split_1_M01_AXIS": {
            "interface_ports": [
              "Sample_Hold_0/S_AXIS_CANNEL_2",
              "ch1_output_dac_mem_split_1/M01_AXIS"
            ]
          },
          "Sample_Hold_0_M_AXIS_CANNEL_3": {
            "interface_ports": [
              "axis_combiner_0/S02_AXIS",
              "Sample_Hold_0/M_AXIS_CANNEL_3"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M01_AXIS",
              "ch1_output_dac_mem_split/M01_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M03_AXIS",
              "ch1_output_dac_mem_split/M03_AXIS"
            ]
          }
        },
        "nets": {
          "pll_0_clk_out1": {
            "ports": [
              "aclk",
              "axis_combiner_0/aclk",
              "Sample_Hold_0/aclk",
              "ch1_output_dac_mem_split/aclk",
              "ch1_output_dac_mem_split_1/aclk"
            ]
          },
          "rst_0_peripheral_aresetn": {
            "ports": [
              "aresetn1",
              "axis_combiner_0/aresetn",
              "Sample_Hold_0/aresetn",
              "ch1_output_dac_mem_split/aresetn",
              "ch1_output_dac_mem_split_1/aresetn"
            ]
          }
        }
      },
      "Calculation": {
        "interface_ports": {
          "S_AXIS_CFG": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "trig_in": {
            "direction": "I"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "exp_p_tri_io": {
            "direction": "O"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_0",
            "xci_path": "ip\\system_xlconstant_0_0\\system_xlconstant_0_0.xci",
            "inst_hier_path": "Calculation/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "500"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "axis_constant_0": {
            "vlnv": "xilinx.com:user:axis_constant:1.0",
            "xci_name": "system_axis_constant_0_1",
            "xci_path": "ip\\system_axis_constant_0_1\\system_axis_constant_0_1.xci",
            "inst_hier_path": "Calculation/axis_constant_0",
            "parameters": {
              "AXIS_TDATA_WIDTH": {
                "value": "16"
              }
            }
          },
          "ch1_mem_fb_split": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "system_axis_broadcaster_0_2",
            "xci_path": "ip\\system_axis_broadcaster_0_2\\system_axis_broadcaster_0_2.xci",
            "inst_hier_path": "Calculation/ch1_mem_fb_split",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "4"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "ch1_output_dac_mem_split": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "system_ch1_mem_fb_split_0",
            "xci_path": "ip\\system_ch1_mem_fb_split_0\\system_ch1_mem_fb_split_0.xci",
            "inst_hier_path": "Calculation/ch1_output_dac_mem_split",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "M_AXIS",
              "axis_constant_0/M_AXIS"
            ]
          },
          "ch1_output_dac_mem_split_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS1",
              "ch1_output_dac_mem_split/M00_AXIS"
            ]
          },
          "ch1_mem_fb_split_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "ch1_mem_fb_split/M00_AXIS"
            ]
          },
          "ch1_mem_fb_split_M03_AXIS": {
            "interface_ports": [
              "M03_AXIS",
              "ch1_mem_fb_split/M03_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M01_AXIS",
              "ch1_output_dac_mem_split/M01_AXIS"
            ]
          },
          "axis_red_pitaya_adc_0_M_AXIS": {
            "interface_ports": [
              "S_AXIS",
              "ch1_mem_fb_split/S_AXIS"
            ]
          }
        },
        "nets": {
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_constant_0/cfg_data"
            ]
          },
          "pll_0_clk_out1": {
            "ports": [
              "aclk",
              "ch1_mem_fb_split/aclk",
              "ch1_output_dac_mem_split/aclk",
              "axis_constant_0/aclk"
            ]
          },
          "rst_0_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "ch1_output_dac_mem_split/aresetn",
              "ch1_mem_fb_split/aresetn"
            ]
          }
        }
      },
      "axis_red_pitaya_dac_0": {
        "vlnv": "xilinx.com:user:axis_red_pitaya_dac:2.0",
        "xci_name": "system_axis_red_pitaya_dac_0_0",
        "xci_path": "ip\\system_axis_red_pitaya_dac_0_0\\system_axis_red_pitaya_dac_0_0.xci",
        "inst_hier_path": "axis_red_pitaya_dac_0"
      },
      "Analog_Input": {
        "interface_ports": {
          "Vp_Vn": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux8": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux9": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M02_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "adc_csn_o": {
            "direction": "O"
          },
          "adc_dat_a_i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "adc_dat_b_i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "xadc_wiz_0": {
            "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
            "xci_name": "system_xadc_wiz_0_0",
            "xci_path": "ip\\system_xadc_wiz_0_0\\system_xadc_wiz_0_0.xci",
            "inst_hier_path": "Analog_Input/xadc_wiz_0",
            "parameters": {
              "ADC_CONVERSION_RATE": {
                "value": "1000"
              },
              "ADC_OFFSET_AND_GAIN_CALIBRATION": {
                "value": "false"
              },
              "CHANNEL_ENABLE_TEMPERATURE": {
                "value": "false"
              },
              "CHANNEL_ENABLE_VAUXP0_VAUXN0": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP1_VAUXN1": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP8_VAUXN8": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP9_VAUXN9": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VP_VN": {
                "value": "false"
              },
              "DCLK_FREQUENCY": {
                "value": "125"
              },
              "ENABLE_AXI4STREAM": {
                "value": "true"
              },
              "ENABLE_CALIBRATION_AVERAGING": {
                "value": "false"
              },
              "ENABLE_RESET": {
                "value": "false"
              },
              "ENABLE_VCCDDRO_ALARM": {
                "value": "false"
              },
              "ENABLE_VCCPAUX_ALARM": {
                "value": "false"
              },
              "ENABLE_VCCPINT_ALARM": {
                "value": "false"
              },
              "EXTERNAL_MUX_CHANNEL": {
                "value": "VP_VN"
              },
              "INTERFACE_SELECTION": {
                "value": "None"
              },
              "OT_ALARM": {
                "value": "false"
              },
              "SENSOR_OFFSET_AND_GAIN_CALIBRATION": {
                "value": "false"
              },
              "SEQUENCER_MODE": {
                "value": "Continuous"
              },
              "SINGLE_CHANNEL_SELECTION": {
                "value": "TEMPERATURE"
              },
              "USER_TEMP_ALARM": {
                "value": "false"
              },
              "VCCAUX_ALARM": {
                "value": "false"
              },
              "VCCINT_ALARM": {
                "value": "false"
              },
              "XADC_STARUP_SELECTION": {
                "value": "channel_sequencer"
              }
            }
          },
          "axis_red_pitaya_adc_0": {
            "vlnv": "xilinx.com:user:axis_red_pitaya_adc:3.0",
            "xci_name": "system_axis_red_pitaya_adc_0_0",
            "xci_path": "ip\\system_axis_red_pitaya_adc_0_0\\system_axis_red_pitaya_adc_0_0.xci",
            "inst_hier_path": "Analog_Input/axis_red_pitaya_adc_0"
          },
          "xadc_read_0": {
            "vlnv": "xilinx.com:module_ref:xadc_read:1.0",
            "xci_name": "system_xadc_read_0_0",
            "xci_path": "ip\\system_xadc_read_0_0\\system_xadc_read_0_0.xci",
            "inst_hier_path": "Analog_Input/xadc_read_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "xadc_read",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "5",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TID": {
                    "physical_name": "s_axis_tid",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis:s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "ch1_mem_fb_split": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "system_ch1_mem_fb_split_1",
            "xci_path": "ip\\system_ch1_mem_fb_split_1\\system_ch1_mem_fb_split_1.xci",
            "inst_hier_path": "Analog_Input/ch1_mem_fb_split",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[31:16]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[47:32]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[63:48]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "4"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "xadc_wiz_0_M_AXIS": {
            "interface_ports": [
              "xadc_wiz_0/M_AXIS",
              "xadc_read_0/s_axis"
            ]
          },
          "axis_red_pitaya_adc_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "axis_red_pitaya_adc_0/M_AXIS"
            ]
          },
          "Vaux1_1": {
            "interface_ports": [
              "Vaux1",
              "xadc_wiz_0/Vaux1"
            ]
          },
          "ch1_mem_fb_split_M03_AXIS": {
            "interface_ports": [
              "M03_AXIS",
              "ch1_mem_fb_split/M03_AXIS"
            ]
          },
          "ch1_mem_fb_split_M02_AXIS": {
            "interface_ports": [
              "M02_AXIS",
              "ch1_mem_fb_split/M02_AXIS"
            ]
          },
          "ch1_mem_fb_split_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "ch1_mem_fb_split/M00_AXIS"
            ]
          },
          "Vaux9_1": {
            "interface_ports": [
              "Vaux9",
              "xadc_wiz_0/Vaux9"
            ]
          },
          "Vp_Vn_1": {
            "interface_ports": [
              "Vp_Vn",
              "xadc_wiz_0/Vp_Vn"
            ]
          },
          "Vaux0_1": {
            "interface_ports": [
              "Vaux0",
              "xadc_wiz_0/Vaux0"
            ]
          },
          "xadc_read_0_m_axis": {
            "interface_ports": [
              "ch1_mem_fb_split/S_AXIS",
              "xadc_read_0/m_axis"
            ]
          },
          "ch1_mem_fb_split_M01_AXIS": {
            "interface_ports": [
              "M01_AXIS",
              "ch1_mem_fb_split/M01_AXIS"
            ]
          },
          "Vaux8_1": {
            "interface_ports": [
              "Vaux8",
              "xadc_wiz_0/Vaux8"
            ]
          }
        },
        "nets": {
          "pll_0_clk_out1": {
            "ports": [
              "aclk",
              "axis_red_pitaya_adc_0/aclk",
              "xadc_wiz_0/s_axis_aclk",
              "xadc_read_0/aclk",
              "xadc_wiz_0/m_axis_aclk",
              "ch1_mem_fb_split/aclk"
            ]
          },
          "rst_0_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "xadc_read_0/aresetn",
              "xadc_wiz_0/m_axis_resetn",
              "ch1_mem_fb_split/aresetn"
            ]
          },
          "axis_red_pitaya_adc_0_adc_csn": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_csn",
              "adc_csn_o"
            ]
          },
          "adc_dat_a_i_1": {
            "ports": [
              "adc_dat_a_i",
              "axis_red_pitaya_adc_0/adc_dat_a"
            ]
          },
          "adc_dat_b_i_1": {
            "ports": [
              "adc_dat_b_i",
              "axis_red_pitaya_adc_0/adc_dat_b"
            ]
          }
        }
      },
      "axis_combiner_1": {
        "vlnv": "xilinx.com:ip:axis_combiner:1.1",
        "xci_name": "system_axis_combiner_0_1",
        "xci_path": "ip\\system_axis_combiner_0_1\\system_axis_combiner_0_1.xci",
        "inst_hier_path": "axis_combiner_1",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "system_dds_compiler_0_2",
        "xci_path": "ip\\system_dds_compiler_0_2\\system_dds_compiler_0_2.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "125"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Latency": {
            "value": "7"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "14"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "30"
          },
          "Phase_offset": {
            "value": "None"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "system_dds_compiler_1_0",
        "xci_path": "ip\\system_dds_compiler_1_0\\system_dds_compiler_1_0.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "100"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "6"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Optimization_Goal": {
            "value": "Speed"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "14"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "SIN_COS_LUT_only"
          },
          "Phase_Width": {
            "value": "16"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "ch1_output_dac_mem_split_1": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "system_ch1_output_dac_mem_split_1_1",
        "xci_path": "ip\\system_ch1_output_dac_mem_split_1_1\\system_ch1_output_dac_mem_split_1_1.xci",
        "inst_hier_path": "ch1_output_dac_mem_split_1",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M03_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "2"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "ch1_output_dac_mem_split_2": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "system_ch1_output_dac_mem_split_1_2",
        "xci_path": "ip\\system_ch1_output_dac_mem_split_1_2\\system_ch1_output_dac_mem_split_1_2.xci",
        "inst_hier_path": "ch1_output_dac_mem_split_2",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M03_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "2"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "system_xlslice_0_0",
        "xci_path": "ip\\system_xlslice_0_0\\system_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "28"
          },
          "DIN_TO": {
            "value": "13"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "interface_nets": {
      "Vp_Vn_1": {
        "interface_ports": [
          "Vp_Vn",
          "Analog_Input/Vp_Vn"
        ]
      },
      "Analog_Input_M01_AXIS": {
        "interface_ports": [
          "Analog_Input/M01_AXIS",
          "data_aquisition/S_AXIS_CANNEL_4"
        ]
      },
      "ps_0_DDR": {
        "interface_ports": [
          "DDR",
          "Prozessing_System/DDR"
        ]
      },
      "Analog_Input_M02_AXIS": {
        "interface_ports": [
          "Analog_Input/M02_AXIS",
          "data_aquisition/S_AXIS_CANNEL_5"
        ]
      },
      "Vaux8_1": {
        "interface_ports": [
          "Vaux8",
          "Analog_Input/Vaux8"
        ]
      },
      "Prozessing_System_M_AXIS": {
        "interface_ports": [
          "Prozessing_System/M_AXIS",
          "data_aquisition/S_AXIS"
        ]
      },
      "Vaux9_1": {
        "interface_ports": [
          "Vaux9",
          "Analog_Input/Vaux9"
        ]
      },
      "conv_0_M_AXIS": {
        "interface_ports": [
          "Prozessing_System/S_AXIS",
          "data_aquisition/M_AXIS"
        ]
      },
      "ps_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "Prozessing_System/FIXED_IO"
        ]
      },
      "Vaux0_1": {
        "interface_ports": [
          "Vaux0",
          "Analog_Input/Vaux0"
        ]
      },
      "Analog_Input_M03_AXIS": {
        "interface_ports": [
          "Analog_Input/M03_AXIS",
          "data_aquisition/S_AXIS_CANNEL_6"
        ]
      },
      "S_AXIS_CANNEL_8_1": {
        "interface_ports": [
          "data_aquisition/S_AXIS_CANNEL_8",
          "Prozessing_System/M_AXIS_dds_out"
        ]
      },
      "Analog_Input_M_AXIS": {
        "interface_ports": [
          "Analog_Input/M_AXIS",
          "data_aquisition/S_AXIS1"
        ]
      },
      "Vaux1_1": {
        "interface_ports": [
          "Vaux1",
          "Analog_Input/Vaux1"
        ]
      },
      "Analog_Input_M00_AXIS": {
        "interface_ports": [
          "Analog_Input/M00_AXIS",
          "data_aquisition/S_AXIS_CANNEL_3"
        ]
      },
      "Prozessing_System_M_AXIS2": {
        "interface_ports": [
          "Prozessing_System/M_AXIS2",
          "dds_compiler_0/S_AXIS_PHASE"
        ]
      },
      "ch1_output_dac_mem_split_1_M00_AXIS": {
        "interface_ports": [
          "ch1_output_dac_mem_split_1/M00_AXIS",
          "axis_combiner_1/S00_AXIS"
        ]
      },
      "axis_combiner_1_M_AXIS": {
        "interface_ports": [
          "axis_combiner_1/M_AXIS",
          "axis_red_pitaya_dac_0/S_AXIS"
        ]
      },
      "dds_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "ch1_output_dac_mem_split_1/S_AXIS",
          "dds_compiler_0/M_AXIS_DATA"
        ]
      },
      "ch1_output_dac_mem_split_2_M00_AXIS": {
        "interface_ports": [
          "ch1_output_dac_mem_split_2/M00_AXIS",
          "axis_combiner_1/S01_AXIS"
        ]
      },
      "dds_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "dds_compiler_1/M_AXIS_DATA",
          "ch1_output_dac_mem_split_2/S_AXIS"
        ]
      }
    },
    "nets": {
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "Prozessing_System/adc_clk_p_i"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "Prozessing_System/adc_clk_n_i"
        ]
      },
      "rst_0_peripheral_aresetn": {
        "ports": [
          "Prozessing_System/aresetn",
          "data_aquisition/aresetn1",
          "Calculation/aresetn",
          "Analog_Input/aresetn",
          "axis_combiner_1/aresetn",
          "dds_compiler_0/aresetn",
          "dds_compiler_1/aresetn",
          "ch1_output_dac_mem_split_1/aresetn",
          "ch1_output_dac_mem_split_2/aresetn"
        ]
      },
      "pll_0_clk_out1": {
        "ports": [
          "Prozessing_System/aclk",
          "data_aquisition/aclk",
          "Calculation/aclk",
          "axis_red_pitaya_dac_0/aclk",
          "Analog_Input/aclk",
          "axis_combiner_1/aclk",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "ch1_output_dac_mem_split_1/aclk",
          "ch1_output_dac_mem_split_2/aclk"
        ]
      },
      "feedback_combined_0_trig_out": {
        "ports": [
          "Calculation/exp_p_tri_io",
          "led_o",
          "exp_p_tri_io"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "Analog_Input/adc_dat_a_i"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "Analog_Input/adc_dat_b_i"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "Analog_Input/adc_csn_o",
          "adc_csn_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_clk",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_rst",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_dat",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_sel",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_wrt",
          "dac_wrt_o"
        ]
      },
      "Prozessing_System_locked": {
        "ports": [
          "Prozessing_System/locked",
          "axis_red_pitaya_dac_0/locked"
        ]
      },
      "Prozessing_System_clk_out2": {
        "ports": [
          "Prozessing_System/clk_out2",
          "axis_red_pitaya_dac_0/wrt_clk",
          "axis_red_pitaya_dac_0/ddr_clk"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "dds_compiler_1/s_axis_phase_tdata"
        ]
      },
      "dds_compiler_0_m_axis_phase_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_phase_tdata",
          "xlslice_0/Din"
        ]
      },
      "dds_compiler_0_m_axis_phase_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_phase_tvalid",
          "dds_compiler_1/s_axis_phase_tvalid"
        ]
      }
    },
    "addressing": {
      "/Prozessing_System/Core/ps_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_cfg_register_0_reg0": {
                "address_block": "/Prozessing_System/Memory_IO/axi_cfg_register_0/s_axi/reg0",
                "offset": "0x40001000",
                "range": "4K"
              },
              "SEG_axi_sts_register_0_reg0": {
                "address_block": "/Prozessing_System/Memory_IO/axi_sts_register_0/s_axi/reg0",
                "offset": "0x40000000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/Prozessing_System/Memory_IO/axis_ram_writer_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ps_0_ACP_DDR_LOWOCM": {
                "address_block": "/Prozessing_System/Core/ps_0/S_AXI_ACP/ACP_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}