"""CPU functionality."""

import sys
import time


class CPU:
    """Main CPU class."""

    def __init__(self):
        """Construct a new CPU."""
        self.ram = [0] * 256
        self.reg = [0] * 7 + [len(self.ram)-12]
        # final register reserved for SP -- grows downward, and final 11 blocks are reserved for other uses
        self.PC = 0
        # will be bit-& operated on with  the last the bits denoting LT, E, GT
        self.FL = 0b00000000
        # used to check for timer interrupts
        self.time = time.time()
        self.hint = ''
        self.instructions = {
            0b00000001: "HLT",
            0b10000010: self.LDI,
            0b01000111: self.PRN,
            0b01000101: self.PUSH,
            0b01000110: self.POP,
            0b01010000: self.CALL,
            0b00010001: self.RET,
            0b10000100: self.ST,
            0b00010011: self.IRET,
            0b01010100: self.JMP,
            0b01001000: self.PRA,
            0b01010101: self.JEQ,
            0b01010110: self.JNE,
            # 2 params => 10, not ALU => 0, doesn't set PC => 0, identifier = 1000 because ???
            0b10001000: self.ADDI,
            0b10100010: self.MUL,  # ALU ops start here
            0b10100000: self.ADD,
            0b10100111: self.CMP,
            0b10101000: self.AND,
            0b10101010: self.OR,
            0b10101011: self.XOR,
            0b01101001: self.NOT,
            0b10101100: self.SHL,
            0b10101101: self.SHR,
            0b10100100: self.MOD
        }

    def ram_read(self, address):
        """
        Reads a stored value at the given address in memory.
        """
        return self.ram[address]

    def ram_write(self, address, val):
        """
        Stores a value into a block of memory at the given address.
        """
        self.ram[address] = val

    def load(self, filename):
        """Load a program into memory."""

        address = 0

        with open(filename) as f:
            for line in f:
                n = line.split('#')  # ignore everything to right of a comment
                n[0] = n[0].strip()  # remove all whitespace

                if n[0] == '':  # ignore blank or comment-only lines
                    continue
                # cast the binary command string to an integer
                val = int(n[0], 2)
                # store it at the current address in memory
                self.ram[address] = val
                address += 1

    def ALU(self, op, reg_a, reg_b=None):
        """ALU operations."""
        val_a = self.reg[reg_a]
        if reg_b is not None:
            val_b = self.reg[reg_b]

        if op == "ADD":
            self.reg[reg_a] += val_b
        elif op == "MUL":
            self.reg[reg_a] *= val_b
        elif op == "CMP":
            if val_a < val_b:
                self.FL = self.FL | 0b00000100
            elif val_a == val_b:
                self.FL = self.FL | 0b00000010
            elif val_a > val_b:
                self.FL = self.FL | 0b00000001
        elif op == "AND":
            self.reg[reg_a] = val_a & val_b
        elif op == "OR":
            self.reg[reg_a] = val_a | val_b
        elif op == "XOR":
            self.reg[reg_a] = val_a ^ val_b
        elif op == "NOT":
            self.reg[reg_a] = 255 - val_a
        elif op == "SHL":
            self.reg[reg_a] = val_a << val_b
        elif op == "SHR":
            self.reg[reg_a] = val_a >> val_b
        elif op == "MOD":
            if val_b == 0:
                print("Warning: MOD operation attempted with % 0.")
                sys.exit(1)
            self.reg[reg_a] = val_a % val_b
        else:
            raise Exception("Unsupported ALU operation")

    def trace(self):
        """
        Handy function to print out the CPU state. You might want to call this
        from run() if you need help debugging.
        """

        print(f"TRACE: %02X | %02X %02X %02X |" % (
            self.PC,
            self.FL,
            # self.ie,
            self.ram_read(self.PC),
            self.ram_read(self.PC + 1),
            self.ram_read(self.PC + 2)
        ), end='')

        for i in range(8):
            print(" %02X" % self.reg[i], end='')

        print()

    def run(self):
        """
        Run the CPU.
        Checks each second for an interrupt flag.
        """
        IS = 6
        while True:
            # fetch corresponding command from an instruction list instead of using large if/else block
            new_time = time.time()
            if new_time - self.time >= 1:
                # at least one second has passed since self.time was last set
                # trigger timer by setting the Interrupt Status from 0 to 1
                self.reg[IS] = 1

                # set new time for next 1-sec increment
                self.time = new_time

            if self.reg[IS] >= 1:  # key interrupts enabled
                self._interrupts_enabled()

            ir = self.ram[self.PC]
            if ir in self.instructions and self.instructions[ir] == "HLT":
                break
            elif ir in self.instructions:
                self.instructions[ir]()
            else:
                print(f"Unknown command at PC index {self.PC}")
                self.trace()
                sys.exit(1)

    def _interrupts_enabled(self):
        """
        Uses masking and bitshifting to find out which interrupt was triggered. Pushes all
        relevant CPU state onto the stack until interrupt loop is complete.
        """
        # Storing Interrupt Mask and Interrupt Status register indexes
        IM = 5
        IS = 6

        # Mask out all interrupts we aren't interested in
        masked_interrupts = self.reg[IM] & self.reg[IS]
        for i in range(8):
            # each bit checked to see if one of the 8 interrupts happend
            interrupt_happened = ((masked_interrupts >> i) & 1) == 1
            if interrupt_happened:
                # clear bit in IS
                self.reg[IS] = 0

                # PC register pushed on the stack
                self.PUSH(self.PC)

                # FL register pushed on the stack
                self.PUSH(self.FL)

                # The address of the appropriate handler looked up from interrupt table
                # Should be for 0 (Timer interrupt)
                # i will be zero when IS set to 000000001, other values would be different bits => different interrupt vector
                handler_address = self.ram_read(0xF8 + i)

                # Registers R0-R6 pushed on the stack in that order
                for j in range(0, 7):
                    self.PUSH(self.reg[j])

                # Set the PC to the handler address
                self.PC = handler_address

                # Disable further interrupt checks until Interrupt Return has occurred
                break

    def IRET(self):
        """
        Returns from interrupt loop, retrieves all CPU state from before interrupt began.
        """
        # Registers R6-R0 popped from stack in that order
        for i in range(6, -1, -1):
            reg_val = self.POP(return_val=True)
            self.reg[i] = reg_val

        # FL register popped off the stack
        self.FL = self.POP(return_val=True)

        # return address popped off the stack and stored in PC
        return_address = self.POP(return_val=True)
        self.PC = return_address

    def LDI(self):
        """
        Loads a value into a specific address in registry.
        """
        reg_address = self.ram_read(self.PC + 1)
        reg_value = self.ram_read(self.PC + 2)

        self.reg[reg_address] = reg_value
        self.PC += 3

    def PRN(self):
        """
        Prints the value stored at the specific address in registry.
        """
        reg_address = self.ram_read(self.PC + 1)
        print(f"{self.reg[reg_address]}")
        self.PC += 2

    def PUSH(self, val=None):
        """
        Pushes a value onto the allocated portion of memory for the stack.
        Grows downward from the top of memory as values are added.
        If passed a value as a parameter, pushes that onto the stack instead 
        of reading from the next line of instruction.
        """
        sp = self.reg[7]  # Stack Pointer is held in reserved R07
        if val is not None:  # check if PUSH is being used internally for other functions
            self.ram_write(sp-1, val)

        else:
            # grab next instruction for register address containing value
            reg_address = self.ram_read(self.PC + 1)
            reg_val = self.reg[reg_address]

            # store value in the next available slot in RAM apportioned to the stack (lower in memory)
            self.ram_write(sp-1, reg_val)

            # increment PC and decrement SP accordingly
            self.PC += 2
        # either way sp gets decremented
        self.reg[7] = sp - 1

    def POP(self, return_val=False):
        """
        If a return value is requested (internal use in other functions),
        removes latest item from the stack in memory and returns it.
        Otherwise, pops item from stack and sets to registry address
        from next line of instruction.
        """
        sp = self.reg[7]

        if return_val is True:  # will have a value passed into POP() if ran from int_ret
            popped_val = self.ram_read(sp)
            self.reg[7] = sp + 1
            return popped_val

        else:
            # grab next instruction for address that will contain the popped value
            reg_address = self.ram_read(self.PC + 1)

            # Grab the value at the current Stack Pointer address in memory
            popped_val = self.ram_read(sp)

            # Add popped_val to the specified register address
            self.reg[reg_address] = popped_val

            # Move lower in the stack (higher in memory)
            self.reg[7] = sp + 1

            # Increment PC accordingly
            self.PC += 2

    def CALL(self):
        """
        Stores return address in stack and sets PC to address specified in instruction.
        """
        # PUSH return address to the stack
        return_address = self.PC + 2
        self.PUSH(return_address)

        #  Set the PC to the value in the register
        reg_val = self.ram_read(self.PC + 1)
        sub_address = self.reg[reg_val]
        self.PC = sub_address

    def RET(self):
        """
        Pops return address added in CALL() from the stack and sets the PC back to it.
        """
        # POP the return address off the stack
        return_address = self.POP(return_val=True)

        # store in the PC so the CPU knows which instruction to pick up at
        self.PC = return_address

    def ST(self):
        """
        Using two register addresses from instruction, stores a value
        at a specific memory address.
        """
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)

        target_address = self.reg[reg_a]
        target_val = self.reg[reg_b]

        self.ram_write(target_address, target_val)
        self.PC += 3

    def PRA(self):
        """
        Prints the alphanumeric character of an ASCII number at the given registry address.
        """
        reg_address = self.ram_read(self.PC + 1)
        ascii_num = self.reg[reg_address]
        self.hint = self.hint + chr(ascii_num)
        self.PC += 2

    def ADDI(self):
        """
        Adds an immediate value to a register value.
        """
        reg_address = self.ram_read(self.PC + 1)
        immediate = self.ram_read(self.PC + 2)
        self.reg[reg_address] += immediate
        self.PC += 3

    def JMP(self):
        """
        Sets the PC to the given jump address.
        """
        jump_address = self.ram_read(self.PC + 1)
        self.PC = self.reg[jump_address]

    def JEQ(self):
        """
        If equal flag is set to true, jump to address stored in given register
        """
        if (self.FL & 0b00000010) >> 1 == 1:
            jump_address = self.ram_read(self.PC + 1)
            self.PC = self.reg[jump_address]
        else:
            self.PC += 2

    def JNE(self):
        """
        If equal flag is clear, jump to the address stored in given register
        """
        if (self.FL & 0b00000010) >> 1 == 0:
            jump_address = self.ram_read(self.PC + 1)
            self.PC = self.reg[jump_address]
        else:
            self.PC += 2

    # ALU functions start here

    def MUL(self):
        """
        ALU is passed the next two inputs (register addresses)
        and multiplies the values stored there.
        Stores the result in the first register address.
        """
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('MUL', reg_a, reg_b)
        self.PC += 3

    def ADD(self):
        """
        ALU is passed two register addresses and stores 
        their sum at the first address.
        """
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('ADD', reg_a, reg_b)
        self.PC += 3

    def CMP(self):
        """
        ALU is passed two register address and stores whether registerA
        is less than, equal to, or greater than register B in the FL flag.
        """
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('CMP', reg_a, reg_b)
        self.PC += 3

    def AND(self):
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('AND', reg_a, reg_b)

        self.PC += 3

    def OR(self):
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('OR', reg_a, reg_b)

        self.PC += 3

    def XOR(self):
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('XOR', reg_a, reg_b)

        self.PC += 3

    def NOT(self):
        reg_a = self.ram_read(self.PC + 1)
        self.ALU('NOT', reg_a)

        self.PC += 2

    def SHL(self):
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('SHL', reg_a, reg_b)

        self.PC += 3

    def SHR(self):
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('SHR', reg_a, reg_b)

        self.PC += 3

    def MOD(self):
        reg_a = self.ram_read(self.PC + 1)
        reg_b = self.ram_read(self.PC + 2)
        self.ALU('MOD', reg_a, reg_b)

        self.PC += 3