{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633656373698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633656373699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  7 22:26:13 2021 " "Processing started: Thu Oct  7 22:26:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633656373699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633656373699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off plan_sigmoid -c pwla_sigmoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off plan_sigmoid -c pwla_sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633656373699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633656373841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633656373841 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "plan_sigmoid.sv(33) " "Verilog HDL warning at plan_sigmoid.sv(33): extended using \"x\" or \"z\"" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1633656380036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plan_sigmoid " "Found entity 1: plan_sigmoid" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633656380037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633656380037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "plan_sigmoid " "Elaborating entity \"plan_sigmoid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633656380069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 plan_sigmoid.sv(21) " "Verilog HDL assignment warning at plan_sigmoid.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633656380071 "|plan_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 plan_sigmoid.sv(25) " "Verilog HDL assignment warning at plan_sigmoid.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633656380071 "|plan_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 plan_sigmoid.sv(29) " "Verilog HDL assignment warning at plan_sigmoid.sv(29): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633656380071 "|plan_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 plan_sigmoid.sv(33) " "Verilog HDL assignment warning at plan_sigmoid.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633656380071 "|plan_sigmoid"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[13\] GND " "Pin \"f_x\[13\]\" is stuck at GND" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633656380432 "|plan_sigmoid|f_x[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[14\] GND " "Pin \"f_x\[14\]\" is stuck at GND" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633656380432 "|plan_sigmoid|f_x[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[15\] GND " "Pin \"f_x\[15\]\" is stuck at GND" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633656380432 "|plan_sigmoid|f_x[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633656380432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633656380515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/danielgaio/Documents/GitHub/plan_sigmoid/synthesis/output_files/pwla_sigmoid.map.smsg " "Generated suppressed messages file /home/danielgaio/Documents/GitHub/plan_sigmoid/synthesis/output_files/pwla_sigmoid.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633656380813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633656380875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633656380875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633656380900 "|plan_sigmoid|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "../hdl/plan_sigmoid.sv" "" { Text "/home/danielgaio/Documents/GitHub/plan_sigmoid/hdl/plan_sigmoid.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633656380900 "|plan_sigmoid|x[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633656380900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633656380901 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633656380901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633656380901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633656380901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633656380906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  7 22:26:20 2021 " "Processing ended: Thu Oct  7 22:26:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633656380906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633656380906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633656380906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633656380906 ""}
