WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 31713856 heartbeat IPC: 0.342304 cumulative IPC: 0.342304 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60708978 heartbeat IPC: 0.344886 cumulative IPC: 0.34359 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90626602 heartbeat IPC: 0.334252 cumulative IPC: 0.34042 (Simulation time: 0 hr 6 min 5 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119772112 heartbeat IPC: 0.343106 cumulative IPC: 0.341088 (Simulation time: 0 hr 8 min 0 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 149025571 heartbeat IPC: 0.34184 cumulative IPC: 0.341238 (Simulation time: 0 hr 9 min 56 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 146525525 cumulative IPC: 0.341238 (Simulation time: 0 hr 9 min 56 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 146525525 (Simulation time: 0 hr 9 min 56 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.341238 instructions: 50000003 cycles: 146525525
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.04748 Average ROB Occupancy at Mispredict: 262.345
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04748
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    4248907  HIT:    2105039  MISS:    2143868
LLC LOAD         ACCESS:    1877753  HIT:     602635  MISS:    1275118
LLC RFO          ACCESS:     138589  HIT:     138581  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108595  HIT:    1105801  MISS:       2794
LLC TRANSLATION  ACCESS:    1123970  HIT:     258022  MISS:     865948
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 488.476 cycles
cpu0_DTLB TOTAL       ACCESS:   11596187  HIT:    8205793  MISS:    3390394
cpu0_DTLB LOAD         ACCESS:   11596187  HIT:    8205793  MISS:    3390394
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 143.96 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13071851  HIT:    7657864  MISS:    5413987
cpu0_L1D LOAD         ACCESS:    9562329  HIT:    5442940  MISS:    4119389
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2202838  HIT:    2055208  MISS:     147630
cpu0_L1D TRANSLATION  ACCESS:    1306684  HIT:     159716  MISS:    1146968
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 212.913 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4783932  HIT:    1192770  MISS:    3591162
cpu0_L2C LOAD         ACCESS:    2390940  HIT:     513186  MISS:    1877754
cpu0_L2C RFO          ACCESS:     144703  HIT:       6113  MISS:     138590
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114784  HIT:     663936  MISS:     450848
cpu0_L2C TRANSLATION  ACCESS:    1133505  HIT:       9535  MISS:    1123970
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 309.738 cycles
cpu0_STLB TOTAL       ACCESS:    1312882  HIT:     191449  MISS:    1121433
cpu0_STLB LOAD         ACCESS:    1312882  HIT:     191449  MISS:    1121433
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 424.86 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     107487
  ROW_BUFFER_MISS:    2033585
 AVG DBUS CONGESTED CYCLE:    3.98068
 WQ ROW_BUFFER_HIT:       5715
  ROW_BUFFER_MISS:    1102755  FULL:          0
