

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s'
================================================================
* Date:           Sat Oct  4 21:50:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.838 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      247|      247|  1.235 us|  1.235 us|  247|  247|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59  |dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare  |      240|      240|  1.200 us|  1.200 us|  240|  240|       no|
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        3|        3|         1|          1|          1|     4|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      20|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      11|      79|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      21|     175|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+----+----+-----+
    |                                     Instance                                    |                                 Module                                | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+----+----+-----+
    |grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59  |dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare  |        0|   0|  11|  79|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                                            |                                                                       |        0|   0|  11|  79|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |in_index_fu_65_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln42_fu_71_p2  |      icmp|   0|  0|   9|           2|           2|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  20|           5|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  31|          6|    1|          6|
    |ap_done           |   9|          2|    1|          2|
    |in_index1_reg_48  |   9|          2|    2|          4|
    |layer5_out_read   |   9|          2|    1|          2|
    |layer7_out_blk_n  |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  76|         16|    7|         18|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                             Name                                             | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                     |  5|   0|    5|          0|
    |ap_done_reg                                                                                   |  1|   0|    1|          0|
    |grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59_ap_start_reg  |  1|   0|    1|          0|
    |in_index1_reg_48                                                                              |  2|   0|    2|          0|
    |start_once_reg                                                                                |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                         | 10|   0|   10|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>|  return value|
|layer5_out_dout            |   in|  160|     ap_fifo|                                                         layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    9|     ap_fifo|                                                         layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    9|     ap_fifo|                                                         layer5_out|       pointer|
|layer5_out_empty_n         |   in|    1|     ap_fifo|                                                         layer5_out|       pointer|
|layer5_out_read            |  out|    1|     ap_fifo|                                                         layer5_out|       pointer|
|layer7_out_din             |  out|   16|     ap_fifo|                                                         layer7_out|       pointer|
|layer7_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer7_out|       pointer|
|layer7_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer7_out|       pointer|
|layer7_out_full_n          |   in|    1|     ap_fifo|                                                         layer7_out|       pointer|
|layer7_out_write           |  out|    1|     ap_fifo|                                                         layer7_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

