var veridocModuleInformation= {"moduleName":"sparc_exu_ecl_mdqctl",
"moduleFile":"Unknown",
"moduleLine":"43",
"moduleBrief":"None",
"children":[
"mux2ds","dffr_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s"]
,
"ports":[
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"reset",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_muldivop_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tid_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_rd_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tid_w1",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"flush_w1",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_inst_vld_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_divcntl_ack_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"divcntl_wb_req_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rs1_data_31_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rs2_data_31_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mul_exu_ack",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_sel_div",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_muls_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_detect_zero_high",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_detect_zero_low",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_tlu_flush_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"early_flush_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_divcntl_input_vld",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_divcntl_reset_div",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_divcntl_muldone",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_div64",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_signed_div",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_muls",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_wb_divthr_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_wb_divrd_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_wb_multhr_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_wb_mulrd_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_wb_divsetcc_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_wb_mulsetcc_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_wb_yreg_shift_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_mul_input_vld",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"mdqctl_wb_yreg_wen_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_mul_sext_rs1_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_mul_sext_rs2_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_mul_get_new_data",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_mul_keep_data",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_mul_get_32bit_data",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_mul_wen",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_zero_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
