Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  7 10:50:34 2018
| Host         : PC-iubi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dvi_tx_control_sets_placed.rpt
| Design       : dvi_tx
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |              14 |            5 |
| No           | Yes                   | No                     |              25 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------+------------------------------------------+------------------+----------------+
|           Clock Signal          |   Enable Signal   |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------+------------------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG                |                   | dvi_tx_clkgen_inst/locked_o_i_2_n_0      |                1 |              1 |
|  clk_i_IBUF_BUFG                |                   |                                          |                1 |              2 |
|  clk_i_IBUF_BUFG                |                   | rst_i_IBUF                               |                1 |              2 |
|  clk_i_IBUF_BUFG                |                   | dvi_tx_clkgen_inst/refrst_inst/srst_d1_r |                1 |              3 |
|  dvi_tx_clkgen_inst/sclk_x      |                   | dvi_tx_clkgen_inst/rst_no_lock           |                2 |              8 |
|  dvi_tx_clkgen_inst/pixel_clk_x |                   | rgb_timing_inst/y                        |                3 |             11 |
|  dvi_tx_clkgen_inst/pixel_clk_x | rgb_timing_inst/y | rgb_timing_inst/y[11]_i_1_n_0            |                4 |             12 |
|  dvi_tx_clkgen_inst/pixel_clk_x |                   | rgb_to_dvi_inst/tmds_0_inst/SR[0]        |                3 |             14 |
|  dvi_tx_clkgen_inst/pixel_clk_x |                   |                                          |                9 |             23 |
+---------------------------------+-------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 3      |                     1 |
| 8      |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


