/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire [29:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [24:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire [10:0] celloutsig_0_46z;
  wire [17:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [27:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[150] & celloutsig_1_0z[8]);
  assign celloutsig_1_11z = ~celloutsig_1_3z;
  assign celloutsig_1_19z = ~celloutsig_1_4z;
  assign celloutsig_0_1z = ~in_data[74];
  assign celloutsig_0_25z = ~celloutsig_0_14z[5];
  assign celloutsig_0_0z = ~((in_data[6] | in_data[37]) & (in_data[38] | in_data[21]));
  assign celloutsig_0_44z = ~((celloutsig_0_27z | celloutsig_0_18z[5]) & (celloutsig_0_5z[0] | celloutsig_0_20z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_4z) & (celloutsig_1_3z | celloutsig_1_4z));
  assign celloutsig_0_40z = celloutsig_0_8z[14:2] + { celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_3z[9:6], celloutsig_0_5z } + { in_data[24:19], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[176:152] + in_data[178:154];
  assign celloutsig_0_16z = { celloutsig_0_12z[17:10], celloutsig_0_5z, celloutsig_0_7z } + { in_data[28:25], _00_[7:1], celloutsig_0_15z };
  reg [6:0] _14_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 7'h00;
    else _14_ <= celloutsig_0_3z[6:0];
  assign _00_[7:1] = _14_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 3'h0;
    else _01_ <= in_data[57:55];
  assign celloutsig_0_5z = celloutsig_0_2z[2:0] / { 1'h1, in_data[4:3] };
  assign celloutsig_0_14z = { celloutsig_0_8z[10:7], celloutsig_0_6z } / { 1'h1, celloutsig_0_3z[9:0] };
  assign celloutsig_0_23z = { celloutsig_0_17z[9:6], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_20z } / { 1'h1, celloutsig_0_16z[10:0] };
  assign celloutsig_1_18z = { celloutsig_1_6z[3:0], celloutsig_1_5z } / { 1'h1, celloutsig_1_2z[7:5], celloutsig_1_11z };
  assign celloutsig_1_4z = { celloutsig_1_0z[6:1], celloutsig_1_1z } || celloutsig_1_2z[12:6];
  assign celloutsig_0_83z = celloutsig_0_18z[4:2] < celloutsig_0_48z[7:5];
  assign celloutsig_1_3z = in_data[154:138] < in_data[187:171];
  assign celloutsig_0_13z = { _00_[5:1], _00_[7:1], celloutsig_0_9z } < celloutsig_0_8z[14:2];
  assign celloutsig_0_4z = in_data[88:83] % { 1'h1, celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_82z = { celloutsig_0_40z[1:0], celloutsig_0_1z, celloutsig_0_46z } % { 1'h1, _00_[6:1], _00_[7:1] };
  assign celloutsig_0_8z = { celloutsig_0_4z[5:3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z } % { 1'h1, in_data[24:16], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_8z[19:14] % { 1'h1, celloutsig_0_3z[8:4] };
  assign celloutsig_0_9z = { celloutsig_0_2z[2:0], celloutsig_0_7z, celloutsig_0_2z } != { in_data[46:41], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_46z = - { celloutsig_0_17z[7:4], celloutsig_0_17z[7:5], celloutsig_0_17z[0], celloutsig_0_27z, celloutsig_0_44z, celloutsig_0_32z };
  assign celloutsig_0_19z = { celloutsig_0_17z[19:12], celloutsig_0_1z } !== { celloutsig_0_4z[4:0], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_14z[7], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_5z } !== { celloutsig_0_2z[3:2], _01_, celloutsig_0_1z };
  assign celloutsig_0_21z = { _01_[1], celloutsig_0_9z, celloutsig_0_13z } !== celloutsig_0_4z[4:2];
  assign celloutsig_0_3z = { in_data[59:50], celloutsig_0_0z } | { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_48z = celloutsig_0_8z[27:10] | { _01_, celloutsig_0_40z, celloutsig_0_33z, celloutsig_0_15z };
  assign celloutsig_0_33z = & { celloutsig_0_18z, celloutsig_0_17z[11:10], _01_ };
  assign celloutsig_0_7z = ~^ { celloutsig_0_3z[5:2], celloutsig_0_1z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_23z[9], celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_23z[5:0], celloutsig_0_14z };
  assign celloutsig_0_15z = ^ { _00_[7], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:0], celloutsig_1_1z, celloutsig_1_4z } << { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[50:47], celloutsig_0_0z } << { in_data[81:78], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[132:124] - in_data[125:117];
  assign celloutsig_0_12z = { in_data[18:1], celloutsig_0_2z, _01_, celloutsig_0_7z, _01_ } ~^ { _00_[4:3], celloutsig_0_8z };
  assign { celloutsig_0_17z[7:5], celloutsig_0_17z[24:8], celloutsig_0_17z[4], celloutsig_0_17z[0] } = ~ { _01_, celloutsig_0_8z[25:9], celloutsig_0_7z, celloutsig_0_1z };
  assign { _00_[11:8], _00_[0] } = { in_data[28:25], celloutsig_0_15z };
  assign celloutsig_0_17z[3:1] = celloutsig_0_17z[7:5];
  assign { out_data[132:128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
