// Seed: 2814735269
module module_0 (
    input  tri1 id_0,
    input  wire id_1,
    output wire id_2
);
  assign id_2 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input wand id_3,
    input wor id_4,
    output tri id_5
);
  tri0 id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd60
) (
    output wand id_0,
    input supply0 _id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri1 id_5
    , id_7
);
  reg [1  ==  1 : 1] id_8;
  logic [id_1 : 1] id_9;
  ;
  assign id_0 = id_1;
  assign id_7 = -1;
  reg id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0
  );
  always @(posedge (id_3)) begin : LABEL_0
    id_13 <= -1;
    $signed(78);
    ;
    id_8 <= -1;
  end
endmodule
