DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I14"
duLibraryName "IO"
duName "tristateBufferULogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 109,0
)
(Instance
name "I12"
duLibraryName "IO"
duName "tristateBufferULogicVector"
elements [
(GiElement
name "dataNbBits"
type "positive"
value "DataBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 133,0
)
(Instance
name "I13"
duLibraryName "IO"
duName "tristateBufferULogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 157,0
)
(Instance
name "I11"
duLibraryName "IO"
duName "tristateBufferULogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 181,0
)
(Instance
name "U_0"
duLibraryName "Gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 444,0
)
(Instance
name "U_1"
duLibraryName "Gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 468,0
)
(Instance
name "U_2"
duLibraryName "Gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 509,0
)
(Instance
name "U_3"
duLibraryName "Gates"
duName "and4inv4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 622,0
)
(Instance
name "U_4"
duLibraryName "Gates"
duName "and4inv4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 656,0
)
(Instance
name "U_5"
duLibraryName "Gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 678,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\@s@p@i_@i@o_@tristate\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\@s@p@i_@i@o_@tristate\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "obc"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\@s@p@i_@i@o_@tristate"
)
(vvPair
variable "d_logical"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\SPI_IO_Tristate"
)
(vvPair
variable "date"
value "02.08.2020"
)
(vvPair
variable "day"
value "dim."
)
(vvPair
variable "day_long"
value "dimanche"
)
(vvPair
variable "dd"
value "02"
)
(vvPair
variable "entity_name"
value "SPI_IO_Tristate"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "student"
)
(vvPair
variable "graphical_source_date"
value "02.08.2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "graphical_source_time"
value "16:04:14"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Board/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Board"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "SPI_IO_Tristate"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\@s@p@i_@i@o_@tristate\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\SPI_IO_Tristate\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:04:14"
)
(vvPair
variable "unit"
value "SPI_IO_Tristate"
)
(vvPair
variable "user"
value "student"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,72000,131000,73000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "114200,72000,124200,73000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "131000,68000,135000,69000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "131200,68000,134200,69000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,70000,131000,71000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "114200,70000,124200,71000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,70000,114000,71000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,70000,112300,71000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "131000,69000,151000,73000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "131200,69200,140600,70200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "135000,68000,151000,69000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "135200,68000,136800,69000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,68000,131000,70000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "117000,68500,124000,69500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,71000,114000,72000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,71000,112300,72000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,72000,114000,73000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,72000,112900,73000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,71000,131000,72000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "114200,71000,125100,72000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "110000,68000,151000,73000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 109,0
optionalChildren [
*13 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "40000,64625,40750,65375"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 121,0
va (VaSet
isHidden 1
)
xt "427750,76700,429150,77700"
st "in1"
ju 2
blo "429150,77500"
)
s (Text
uid 122,0
va (VaSet
isHidden 1
)
xt "429150,77700,429150,77700"
ju 2
blo "429150,77700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*14 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "34250,64625,35000,65375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
)
xt "419450,76700,421250,77700"
st "out1"
blo "419450,77500"
)
s (Text
uid 127,0
va (VaSet
isHidden 1
)
xt "419450,77700,419450,77700"
blo "419450,77700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
*15 (CptPort
uid 128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 129,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37625,62450,38375,63200"
)
tg (CPTG
uid 130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 131,0
ro 270
va (VaSet
isHidden 1
)
xt "539250,88050,540250,89550"
st "OE"
ju 2
blo "540050,88050"
)
s (Text
uid 132,0
ro 270
va (VaSet
isHidden 1
)
xt "540250,88050,540250,88050"
ju 2
blo "540250,88050"
)
)
thePort (LogicalPort
decl (Decl
n "OE"
t "std_ulogic"
o 3
)
)
)
]
shape (Buf
uid 110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,62000,40000,68000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*16 (Text
uid 112,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "39910,65700,41110,66700"
st "IO"
blo "39910,66500"
tm "BdLibraryNameMgr"
)
*17 (Text
uid 113,0
va (VaSet
font "Arial,8,1"
)
xt "39910,66700,48810,67700"
st "tristateBufferULogic"
blo "39910,67500"
tm "CptNameMgr"
)
*18 (Text
uid 114,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "39910,67700,41310,68700"
st "I14"
blo "39910,68500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,70600,52000,71400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*19 (SaComponent
uid 133,0
optionalChildren [
*20 (CptPort
uid 142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 143,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "39000,36625,39750,37375"
)
tg (CPTG
uid 144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 145,0
va (VaSet
isHidden 1
)
xt "469750,36700,471150,37700"
st "in1"
ju 2
blo "471150,37500"
)
s (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "471150,37700,471150,37700"
ju 2
blo "471150,37700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic_vector"
b "(dataNbBits-1 DOWNTO 0)"
o 1
)
)
)
*21 (CptPort
uid 147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 148,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33250,36625,34000,37375"
)
tg (CPTG
uid 149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 150,0
va (VaSet
isHidden 1
)
xt "462825,37325,464625,38325"
st "out1"
blo "462825,38125"
)
s (Text
uid 151,0
va (VaSet
isHidden 1
)
xt "462825,38325,462825,38325"
blo "462825,38325"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_Logic_vector"
b "(dataNbBits-1 DOWNTO 0)"
o 2
)
)
)
*22 (CptPort
uid 152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 153,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36625,34450,37375,35200"
)
tg (CPTG
uid 154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155,0
ro 270
va (VaSet
isHidden 1
)
xt "592250,49350,593250,50850"
st "OE"
ju 2
blo "593050,49350"
)
s (Text
uid 156,0
ro 270
va (VaSet
isHidden 1
)
xt "593250,49350,593250,49350"
ju 2
blo "593250,49350"
)
)
thePort (LogicalPort
decl (Decl
n "OE"
t "std_ulogic"
o 3
)
)
)
]
shape (Buf
uid 134,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,34000,39000,40000"
)
showPorts 0
oxt "35000,16000,40000,22000"
ttg (MlTextGroup
uid 135,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 136,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "38910,37700,40110,38700"
st "IO"
blo "38910,38500"
tm "BdLibraryNameMgr"
)
*24 (Text
uid 137,0
va (VaSet
font "Arial,8,1"
)
xt "38910,38700,50210,39700"
st "tristateBufferULogicVector"
blo "38910,39500"
tm "CptNameMgr"
)
*25 (Text
uid 138,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "38910,39700,40310,40700"
st "I12"
blo "38910,40500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 139,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 140,0
text (MLText
uid 141,0
va (VaSet
font "Courier New,8,0"
)
xt "27000,40400,49000,42000"
st "dataNbBits = DataBitNb    ( positive )  
delay      = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataNbBits"
type "positive"
value "DataBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*26 (SaComponent
uid 157,0
optionalChildren [
*27 (CptPort
uid 166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79000,64625,79750,65375"
)
tg (CPTG
uid 168,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 169,0
va (VaSet
isHidden 1
)
xt "466750,76700,468150,77700"
st "in1"
ju 2
blo "468150,77500"
)
s (Text
uid 170,0
va (VaSet
isHidden 1
)
xt "468150,77700,468150,77700"
ju 2
blo "468150,77700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*28 (CptPort
uid 171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 172,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73250,64625,74000,65375"
)
tg (CPTG
uid 173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "458450,76700,460250,77700"
st "out1"
blo "458450,77500"
)
s (Text
uid 175,0
va (VaSet
isHidden 1
)
xt "458450,77700,458450,77700"
blo "458450,77700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
*29 (CptPort
uid 176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76625,62450,77375,63200"
)
tg (CPTG
uid 178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 179,0
ro 270
va (VaSet
isHidden 1
)
xt "578250,88050,579250,89550"
st "OE"
ju 2
blo "579050,88050"
)
s (Text
uid 180,0
ro 270
va (VaSet
isHidden 1
)
xt "579250,88050,579250,88050"
ju 2
blo "579250,88050"
)
)
thePort (LogicalPort
decl (Decl
n "OE"
t "std_ulogic"
o 3
)
)
)
]
shape (Buf
uid 158,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,62000,79000,68000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 159,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 160,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "78910,65700,80110,66700"
st "IO"
blo "78910,66500"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 161,0
va (VaSet
font "Arial,8,1"
)
xt "78910,66700,87810,67700"
st "tristateBufferULogic"
blo "78910,67500"
tm "CptNameMgr"
)
*32 (Text
uid 162,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "78910,67700,80310,68700"
st "I13"
blo "78910,68500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 163,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 164,0
text (MLText
uid 165,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "74000,70600,91000,71400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*33 (SaComponent
uid 181,0
optionalChildren [
*34 (CptPort
uid 190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 191,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79000,36625,79750,37375"
)
tg (CPTG
uid 192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 193,0
va (VaSet
isHidden 1
)
xt "466750,48700,468150,49700"
st "in1"
ju 2
blo "468150,49500"
)
s (Text
uid 194,0
va (VaSet
isHidden 1
)
xt "468150,49700,468150,49700"
ju 2
blo "468150,49700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*35 (CptPort
uid 195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 196,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73250,36625,74000,37375"
)
tg (CPTG
uid 197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198,0
va (VaSet
isHidden 1
)
xt "458450,48700,460250,49700"
st "out1"
blo "458450,49500"
)
s (Text
uid 199,0
va (VaSet
isHidden 1
)
xt "458450,49700,458450,49700"
blo "458450,49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
*36 (CptPort
uid 200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 201,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76625,34450,77375,35200"
)
tg (CPTG
uid 202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 203,0
ro 270
va (VaSet
isHidden 1
)
xt "578250,60050,579250,61550"
st "OE"
ju 2
blo "579050,60050"
)
s (Text
uid 204,0
ro 270
va (VaSet
isHidden 1
)
xt "579250,60050,579250,60050"
ju 2
blo "579250,60050"
)
)
thePort (LogicalPort
decl (Decl
n "OE"
t "std_ulogic"
o 3
)
)
)
]
shape (Buf
uid 182,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,34000,79000,40000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 183,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 184,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "78910,37700,80110,38700"
st "IO"
blo "78910,38500"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 185,0
va (VaSet
font "Arial,8,1"
)
xt "78910,38700,87810,39700"
st "tristateBufferULogic"
blo "78910,39500"
tm "CptNameMgr"
)
*39 (Text
uid 186,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "78910,39700,80310,40700"
st "I11"
blo "78910,40500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 187,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 188,0
text (MLText
uid 189,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "74000,42600,91000,43400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*40 (Net
uid 291,0
decl (Decl
n "SPI_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 7,0
)
declText (MLText
uid 292,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,75000,3600"
st "SPI_DataIn       : std_ulogic_vector(dataBitNb-1 DOWNTO 0)
"
)
)
*41 (Net
uid 293,0
decl (Decl
n "SPI_endTransfer"
t "std_logic"
o 2
suid 8,0
)
declText (MLText
uid 294,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,59500,4400"
st "SPI_endTransfer  : std_logic
"
)
)
*42 (Net
uid 295,0
decl (Decl
n "SPI_slaveEmpty"
t "std_ulogic"
o 4
suid 9,0
)
declText (MLText
uid 296,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,60000,6000"
st "SPI_slaveEmpty   : std_ulogic
"
)
)
*43 (Net
uid 297,0
decl (Decl
n "SPI_masterFull"
t "std_ulogic"
o 3
suid 10,0
)
declText (MLText
uid 298,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,60000,5200"
st "SPI_masterFull   : std_ulogic
"
)
)
*44 (Net
uid 313,0
lang 11
decl (Decl
n "DataIn"
t "std_logic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 11,0
)
declText (MLText
uid 314,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,74500,7600"
st "DataIn           : std_logic_vector(dataBitNb-1 DOWNTO 0)
"
)
)
*45 (PortIoOut
uid 317,0
shape (CompositeShape
uid 318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319,0
sl 0
ro 90
xt "25000,36625,26500,37375"
)
(Line
uid 320,0
sl 0
ro 90
xt "26500,37000,27000,37000"
pts [
"27000,37000"
"26500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
)
xt "21400,36500,24000,37500"
st "DataIn"
ju 2
blo "24000,37300"
tm "WireNameMgr"
)
)
)
*46 (PortIoOut
uid 323,0
shape (CompositeShape
uid 324,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 325,0
sl 0
ro 90
xt "26000,64625,27500,65375"
)
(Line
uid 326,0
sl 0
ro 90
xt "27500,65000,28000,65000"
pts [
"28000,65000"
"27500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 327,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
)
xt "20100,64500,25000,65500"
st "endTransfer"
ju 2
blo "25000,65300"
tm "WireNameMgr"
)
)
)
*47 (PortIoOut
uid 329,0
shape (CompositeShape
uid 330,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 331,0
sl 0
ro 90
xt "67000,64625,68500,65375"
)
(Line
uid 332,0
sl 0
ro 90
xt "68500,65000,69000,65000"
pts [
"69000,65000"
"68500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 333,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334,0
va (VaSet
)
xt "61200,64500,66000,65500"
st "slaveEmpty"
ju 2
blo "66000,65300"
tm "WireNameMgr"
)
)
)
*48 (PortIoOut
uid 335,0
shape (CompositeShape
uid 336,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 337,0
sl 0
ro 90
xt "66000,36625,67500,37375"
)
(Line
uid 338,0
sl 0
ro 90
xt "67500,37000,68000,37000"
pts [
"68000,37000"
"67500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 339,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 340,0
va (VaSet
)
xt "60500,36500,65000,37500"
st "masterFull"
ju 2
blo "65000,37300"
tm "WireNameMgr"
)
)
)
*49 (PortIoIn
uid 347,0
shape (CompositeShape
uid 348,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 349,0
sl 0
ro 90
xt "87500,36625,89000,37375"
)
(Line
uid 350,0
sl 0
ro 90
xt "87000,37000,87500,37000"
pts [
"87500,37000"
"87000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 351,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "90000,36500,96100,37500"
st "SPI_masterFull"
blo "90000,37300"
tm "WireNameMgr"
)
)
)
*50 (PortIoIn
uid 353,0
shape (CompositeShape
uid 354,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 355,0
sl 0
ro 90
xt "88500,64625,90000,65375"
)
(Line
uid 356,0
sl 0
ro 90
xt "88000,65000,88500,65000"
pts [
"88500,65000"
"88000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 357,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "91000,64500,97400,65500"
st "SPI_slaveEmpty"
blo "91000,65300"
tm "WireNameMgr"
)
)
)
*51 (PortIoIn
uid 359,0
shape (CompositeShape
uid 360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 361,0
sl 0
ro 90
xt "49500,64625,51000,65375"
)
(Line
uid 362,0
sl 0
ro 90
xt "49000,65000,49500,65000"
pts [
"49500,65000"
"49000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 363,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 364,0
va (VaSet
isHidden 1
)
xt "52000,64500,58500,65500"
st "SPI_endTransfer"
blo "52000,65300"
tm "WireNameMgr"
)
)
)
*52 (PortIoIn
uid 365,0
shape (CompositeShape
uid 366,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 367,0
sl 0
ro 90
xt "48500,36625,50000,37375"
)
(Line
uid 368,0
sl 0
ro 90
xt "48000,37000,48500,37000"
pts [
"48500,37000"
"48000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 369,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
isHidden 1
)
xt "51000,36500,55600,37500"
st "SPI_DataIn"
blo "51000,37300"
tm "WireNameMgr"
)
)
)
*53 (PortIoIn
uid 371,0
shape (CompositeShape
uid 372,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 373,0
sl 0
ro 270
xt "8000,54625,9500,55375"
)
(Line
uid 374,0
sl 0
ro 270
xt "9500,55000,10000,55000"
pts [
"9500,55000"
"10000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 375,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "200,54500,7000,55500"
st "writeEnable_Risc"
ju 2
blo "7000,55300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 385,0
lang 11
decl (Decl
n "writeEnable_Risc"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 5
suid 14,0
)
declText (MLText
uid 386,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,74500,6800"
st "writeEnable_Risc : std_logic_vector(PinNumber-1 DOWNTO 0)
"
)
)
*55 (SaComponent
uid 444,0
optionalChildren [
*56 (CptPort
uid 435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 436,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76625,24250,77375,25000"
)
tg (CPTG
uid 437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 438,0
ro 270
va (VaSet
isHidden 1
)
xt "76300,25000,77300,26400"
st "in1"
ju 2
blo "77100,25000"
)
s (Text
uid 454,0
ro 270
va (VaSet
)
xt "77300,25000,77300,25000"
ju 2
blo "77300,25000"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*57 (CptPort
uid 439,0
optionalChildren [
*58 (Circle
uid 443,0
va (VaSet
fg "0,65535,0"
)
xt "76625,30000,77375,30750"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 440,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76625,30750,77375,31500"
)
tg (CPTG
uid 441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 442,0
ro 270
va (VaSet
isHidden 1
)
xt "76300,27950,77300,29750"
st "out1"
blo "77100,29750"
)
s (Text
uid 455,0
ro 270
va (VaSet
)
xt "77300,29750,77300,29750"
blo "77300,29750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 445,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,25000,80000,30000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 446,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 447,0
va (VaSet
font "Arial,8,1"
)
xt "80410,25200,82910,26200"
st "Gates"
blo "80410,26000"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 448,0
va (VaSet
font "Arial,8,1"
)
xt "80410,26200,83710,27200"
st "inverter"
blo "80410,27000"
tm "CptNameMgr"
)
*61 (Text
uid 449,0
va (VaSet
font "Arial,8,1"
)
xt "80410,27200,82210,28200"
st "U_0"
blo "80410,28000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 450,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 451,0
text (MLText
uid 452,0
va (VaSet
font "Courier New,8,0"
)
xt "80000,28200,97000,29000"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 453,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,28250,75750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*62 (Net
uid 456,0
decl (Decl
n "out1"
t "std_uLogic"
o 13
suid 19,0
)
declText (MLText
uid 457,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13400,63500,14200"
st "SIGNAL out1             : std_uLogic
"
)
)
*63 (SaComponent
uid 468,0
optionalChildren [
*64 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76625,53250,77375,54000"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 481,0
ro 270
va (VaSet
isHidden 1
)
xt "76300,54000,77300,55400"
st "in1"
ju 2
blo "77100,54000"
)
s (Text
uid 482,0
ro 270
va (VaSet
)
xt "77300,54000,77300,54000"
ju 2
blo "77300,54000"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*65 (CptPort
uid 483,0
optionalChildren [
*66 (Circle
uid 488,0
va (VaSet
fg "0,65535,0"
)
xt "76625,59000,77375,59750"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 484,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76625,59750,77375,60500"
)
tg (CPTG
uid 485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 486,0
ro 270
va (VaSet
isHidden 1
)
xt "76300,56950,77300,58750"
st "out1"
blo "77100,58750"
)
s (Text
uid 487,0
ro 270
va (VaSet
)
xt "77300,58750,77300,58750"
blo "77300,58750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 469,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,54000,80000,59000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 470,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 471,0
va (VaSet
font "Arial,8,1"
)
xt "80410,54200,82910,55200"
st "Gates"
blo "80410,55000"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 472,0
va (VaSet
font "Arial,8,1"
)
xt "80410,55200,83710,56200"
st "inverter"
blo "80410,56000"
tm "CptNameMgr"
)
*69 (Text
uid 473,0
va (VaSet
font "Arial,8,1"
)
xt "80410,56200,82210,57200"
st "U_1"
blo "80410,57000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 474,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 475,0
text (MLText
uid 476,0
va (VaSet
font "Courier New,8,0"
)
xt "80000,57200,97000,58000"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 477,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,57250,75750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*70 (Net
uid 495,0
decl (Decl
n "out2"
t "std_uLogic"
o 14
suid 20,0
)
declText (MLText
uid 496,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14200,63500,15000"
st "SIGNAL out2             : std_uLogic
"
)
)
*71 (SaComponent
uid 509,0
optionalChildren [
*72 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37625,53250,38375,54000"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 522,0
ro 270
va (VaSet
isHidden 1
)
xt "37300,54000,38300,55400"
st "in1"
ju 2
blo "38100,54000"
)
s (Text
uid 523,0
ro 270
va (VaSet
)
xt "38300,54000,38300,54000"
ju 2
blo "38300,54000"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*73 (CptPort
uid 524,0
optionalChildren [
*74 (Circle
uid 529,0
va (VaSet
fg "0,65535,0"
)
xt "37625,59000,38375,59750"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 525,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37625,59750,38375,60500"
)
tg (CPTG
uid 526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 527,0
ro 270
va (VaSet
isHidden 1
)
xt "37300,56950,38300,58750"
st "out1"
blo "38100,58750"
)
s (Text
uid 528,0
ro 270
va (VaSet
)
xt "38300,58750,38300,58750"
blo "38300,58750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 510,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,54000,41000,59000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 511,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 512,0
va (VaSet
font "Arial,8,1"
)
xt "41410,54200,43910,55200"
st "Gates"
blo "41410,55000"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 513,0
va (VaSet
font "Arial,8,1"
)
xt "41410,55200,44710,56200"
st "inverter"
blo "41410,56000"
tm "CptNameMgr"
)
*77 (Text
uid 514,0
va (VaSet
font "Arial,8,1"
)
xt "41410,56200,43210,57200"
st "U_2"
blo "41410,57000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 515,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 516,0
text (MLText
uid 517,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,57200,58000,58000"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 518,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,57250,36750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*78 (SaComponent
uid 622,0
optionalChildren [
*79 (CptPort
uid 598,0
optionalChildren [
*80 (Circle
uid 602,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "12250,15625,13000,16375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 599,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11500,15625,12250,16375"
)
tg (CPTG
uid 600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 601,0
va (VaSet
isHidden 1
)
xt "13000,15400,19000,16400"
st "in1 : std_uLogic"
blo "13000,16200"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*81 (CptPort
uid 603,0
optionalChildren [
*82 (Circle
uid 607,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "12250,18625,13000,19375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 604,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11500,18625,12250,19375"
)
tg (CPTG
uid 605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 606,0
va (VaSet
isHidden 1
)
xt "13000,18400,19000,19400"
st "in3 : std_uLogic"
blo "13000,19200"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*83 (CptPort
uid 608,0
optionalChildren [
*84 (Circle
uid 612,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "12250,16625,13000,17375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 609,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11500,16625,12250,17375"
)
tg (CPTG
uid 610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 611,0
va (VaSet
isHidden 1
)
xt "13000,16250,19000,17250"
st "in2 : std_uLogic"
blo "13000,17050"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*85 (CptPort
uid 613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 614,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "19950,17625,20700,18375"
)
tg (CPTG
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
isHidden 1
)
xt "13550,17400,19950,18400"
st "out1 : std_uLogic"
ju 2
blo "19950,18200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*86 (CptPort
uid 617,0
optionalChildren [
*87 (Circle
uid 621,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "12250,19625,13000,20375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 618,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11500,19625,12250,20375"
)
tg (CPTG
uid 619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 620,0
va (VaSet
isHidden 1
)
xt "13000,19400,19000,20400"
st "in4 : std_uLogic"
blo "13000,20200"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
]
shape (And
uid 623,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,15000,20000,21000"
)
showPorts 0
oxt "33000,15000,40000,21000"
ttg (MlTextGroup
uid 624,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 625,0
va (VaSet
font "Arial,8,1"
)
xt "13600,20700,16100,21700"
st "Gates"
blo "13600,21500"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 626,0
va (VaSet
font "Arial,8,1"
)
xt "13600,21700,17400,22700"
st "and4inv4"
blo "13600,22500"
tm "CptNameMgr"
)
*90 (Text
uid 627,0
va (VaSet
font "Arial,8,1"
)
xt "13600,22700,15400,23700"
st "U_3"
blo "13600,23500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 628,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 629,0
text (MLText
uid 630,0
va (VaSet
font "Courier New,8,0"
)
xt "6000,23200,23000,24000"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 631,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,19250,14750,20750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 656,0
optionalChildren [
*92 (CptPort
uid 632,0
optionalChildren [
*93 (Circle
uid 636,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "12250,25625,13000,26375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 633,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11500,25625,12250,26375"
)
tg (CPTG
uid 634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 635,0
va (VaSet
isHidden 1
)
xt "13000,25400,19000,26400"
st "in1 : std_uLogic"
blo "13000,26200"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*94 (CptPort
uid 637,0
optionalChildren [
*95 (Circle
uid 641,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "12250,28625,13000,29375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11500,28625,12250,29375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
isHidden 1
)
xt "13000,28400,19000,29400"
st "in3 : std_uLogic"
blo "13000,29200"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*96 (CptPort
uid 642,0
optionalChildren [
*97 (Circle
uid 646,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "12250,26625,13000,27375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 643,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11500,26625,12250,27375"
)
tg (CPTG
uid 644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 645,0
va (VaSet
isHidden 1
)
xt "13000,26250,19000,27250"
st "in2 : std_uLogic"
blo "13000,27050"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*98 (CptPort
uid 647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 648,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "19950,27625,20700,28375"
)
tg (CPTG
uid 649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 650,0
va (VaSet
isHidden 1
)
xt "13550,27400,19950,28400"
st "out1 : std_uLogic"
ju 2
blo "19950,28200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*99 (CptPort
uid 651,0
optionalChildren [
*100 (Circle
uid 655,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "12250,29625,13000,30375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 652,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11500,29625,12250,30375"
)
tg (CPTG
uid 653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 654,0
va (VaSet
isHidden 1
)
xt "13000,29400,19000,30400"
st "in4 : std_uLogic"
blo "13000,30200"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
]
shape (And
uid 657,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,25000,20000,31000"
)
showPorts 0
oxt "33000,15000,40000,21000"
ttg (MlTextGroup
uid 658,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 659,0
va (VaSet
font "Arial,8,1"
)
xt "13600,30700,16100,31700"
st "Gates"
blo "13600,31500"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 660,0
va (VaSet
font "Arial,8,1"
)
xt "13600,31700,17400,32700"
st "and4inv4"
blo "13600,32500"
tm "CptNameMgr"
)
*103 (Text
uid 661,0
va (VaSet
font "Arial,8,1"
)
xt "13600,32700,15400,33700"
st "U_4"
blo "13600,33500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 662,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 663,0
text (MLText
uid 664,0
va (VaSet
font "Courier New,8,0"
)
xt "13000,33600,30000,34400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 665,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,29250,14750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*104 (SaComponent
uid 678,0
optionalChildren [
*105 (CptPort
uid 666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 667,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23250,20625,24000,21375"
)
tg (CPTG
uid 668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 669,0
va (VaSet
isHidden 1
)
xt "24000,20600,30000,21600"
st "in1 : std_uLogic"
blo "24000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*106 (CptPort
uid 670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 671,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23250,24625,24000,25375"
)
tg (CPTG
uid 672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 673,0
va (VaSet
isHidden 1
)
xt "24000,24600,30000,25600"
st "in2 : std_uLogic"
blo "24000,25400"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*107 (CptPort
uid 674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 675,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "30950,22625,31700,23375"
)
tg (CPTG
uid 676,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 677,0
va (VaSet
isHidden 1
)
xt "24600,22550,31000,23550"
st "out1 : std_uLogic"
ju 2
blo "31000,23350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 679,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,20000,31000,26000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 680,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 681,0
va (VaSet
font "Arial,8,1"
)
xt "24600,25700,27100,26700"
st "Gates"
blo "24600,26500"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 682,0
va (VaSet
font "Arial,8,1"
)
xt "24600,26700,26800,27700"
st "and2"
blo "24600,27500"
tm "CptNameMgr"
)
*110 (Text
uid 683,0
va (VaSet
font "Arial,8,1"
)
xt "24600,27700,26400,28700"
st "U_5"
blo "24600,28500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 684,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 685,0
text (MLText
uid 686,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,29600,41000,30400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 687,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,24250,25750,25750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*111 (Net
uid 694,0
decl (Decl
n "in2"
t "std_uLogic"
o 12
suid 22,0
)
declText (MLText
uid 695,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12600,63500,13400"
st "SIGNAL in2              : std_uLogic
"
)
)
*112 (Net
uid 700,0
decl (Decl
n "in1"
t "std_uLogic"
o 11
suid 23,0
)
declText (MLText
uid 701,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11800,63500,12600"
st "SIGNAL in1              : std_uLogic
"
)
)
*113 (Net
uid 706,0
decl (Decl
n "OE"
t "std_ulogic"
o 10
suid 24,0
)
declText (MLText
uid 707,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11000,63500,11800"
st "SIGNAL OE               : std_ulogic
"
)
)
*114 (Net
uid 858,0
decl (Decl
n "masterFull"
t "std_uLogic"
o 8
suid 28,0
)
declText (MLText
uid 859,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,60000,9200"
st "masterFull       : std_uLogic
"
)
)
*115 (Net
uid 860,0
decl (Decl
n "endTransfer"
t "std_uLogic"
o 7
suid 29,0
)
declText (MLText
uid 861,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,60000,8400"
st "endTransfer      : std_uLogic
"
)
)
*116 (Net
uid 862,0
decl (Decl
n "slaveEmpty"
t "std_uLogic"
o 9
suid 30,0
)
declText (MLText
uid 863,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,60000,10000"
st "slaveEmpty       : std_uLogic
"
)
)
*117 (Net
uid 1016,0
decl (Decl
n "out3"
t "std_uLogic"
o 15
suid 31,0
)
declText (MLText
uid 1017,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,15000,63500,15800"
st "SIGNAL out3             : std_uLogic
"
)
)
*118 (Wire
uid 205,0
shape (OrthoPolyLine
uid 206,0
va (VaSet
vasetType 3
)
xt "79000,37000,87000,37000"
pts [
"87000,37000"
"79000,37000"
]
)
start &49
end &34
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "Arial,12,0"
)
xt "79000,35500,88900,37000"
st "SPI_masterFull"
blo "79000,36700"
tm "WireNameMgr"
)
)
on &43
)
*119 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,37000,34000,37000"
pts [
"27000,37000"
"34000,37000"
]
)
start &45
end &21
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
font "Arial,12,0"
)
xt "27000,35500,31300,37000"
st "DataIn"
blo "27000,36700"
tm "WireNameMgr"
)
)
on &44
)
*120 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39000,37000,48000,37000"
pts [
"48000,37000"
"39000,37000"
]
)
start &52
end &20
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
font "Arial,12,0"
)
xt "41000,35500,48600,37000"
st "SPI_DataIn"
blo "41000,36700"
tm "WireNameMgr"
)
)
on &40
)
*121 (Wire
uid 259,0
shape (OrthoPolyLine
uid 260,0
va (VaSet
vasetType 3
)
xt "79000,65000,88000,65000"
pts [
"79000,65000"
"88000,65000"
]
)
start &27
end &50
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
font "Arial,12,0"
)
xt "79000,63500,89300,65000"
st "SPI_slaveEmpty"
blo "79000,64700"
tm "WireNameMgr"
)
)
on &42
)
*122 (Wire
uid 273,0
shape (OrthoPolyLine
uid 274,0
va (VaSet
vasetType 3
)
xt "40000,65000,49000,65000"
pts [
"40000,65000"
"49000,65000"
]
)
start &13
end &51
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
font "Arial,12,0"
)
xt "41000,63500,51700,65000"
st "SPI_endTransfer"
blo "41000,64700"
tm "WireNameMgr"
)
)
on &41
)
*123 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,55000,17000,55000"
pts [
"10000,55000"
"17000,55000"
]
)
start &53
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
isHidden 1
)
xt "12000,54000,18800,55000"
st "writeEnable_Risc"
blo "12000,54800"
tm "WireNameMgr"
)
)
on &54
)
*124 (Wire
uid 458,0
shape (OrthoPolyLine
uid 459,0
va (VaSet
vasetType 3
)
xt "77000,30750,77000,35200"
pts [
"77000,30750"
"77000,35200"
]
)
start &57
end &36
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
ro 270
va (VaSet
isHidden 1
)
xt "76000,30950,77000,32750"
st "out1"
blo "76800,32750"
tm "WireNameMgr"
)
s (Text
uid 815,0
ro 270
va (VaSet
isHidden 1
)
xt "77000,32750,77000,32750"
blo "77000,32750"
tm "SignalTypeMgr"
)
)
on &62
)
*125 (Wire
uid 489,0
shape (OrthoPolyLine
uid 490,0
va (VaSet
vasetType 3
)
xt "77000,20000,77000,25000"
pts [
"77000,20000"
"77000,25000"
]
)
end &56
sat 16
eat 32
sl "(17)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 494,0
ro 270
va (VaSet
)
xt "75000,13400,76000,22000"
st "writeEnable_Risc(17)"
blo "75800,22000"
tm "WireNameMgr"
)
)
on &54
)
*126 (Wire
uid 497,0
shape (OrthoPolyLine
uid 498,0
va (VaSet
vasetType 3
)
xt "77000,59750,77000,63200"
pts [
"77000,59750"
"77000,63200"
]
)
start &65
end &29
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 499,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 500,0
ro 270
va (VaSet
isHidden 1
)
xt "76000,59950,77000,61750"
st "out2"
blo "76800,61750"
tm "WireNameMgr"
)
s (Text
uid 818,0
ro 270
va (VaSet
isHidden 1
)
xt "77000,61750,77000,61750"
blo "77000,61750"
tm "SignalTypeMgr"
)
)
on &70
)
*127 (Wire
uid 501,0
shape (OrthoPolyLine
uid 502,0
va (VaSet
vasetType 3
)
xt "77000,49000,77000,54000"
pts [
"77000,49000"
"77000,54000"
]
)
end &64
sat 16
eat 32
sl "(19)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 508,0
ro 270
va (VaSet
)
xt "75000,42400,76000,51000"
st "writeEnable_Risc(19)"
blo "75800,51000"
tm "WireNameMgr"
)
)
on &54
)
*128 (Wire
uid 530,0
shape (OrthoPolyLine
uid 531,0
va (VaSet
vasetType 3
)
xt "38000,49000,38000,54000"
pts [
"38000,49000"
"38000,54000"
]
)
end &72
sat 16
eat 32
sl "(20)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 535,0
ro 270
va (VaSet
)
xt "37000,43400,38000,52000"
st "writeEnable_Risc(20)"
blo "37800,52000"
tm "WireNameMgr"
)
)
on &54
)
*129 (Wire
uid 696,0
shape (OrthoPolyLine
uid 697,0
va (VaSet
vasetType 3
)
xt "19950,25000,24000,28000"
pts [
"24000,25000"
"22000,25000"
"22000,28000"
"19950,28000"
]
)
start &106
end &98
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 699,0
va (VaSet
isHidden 1
)
xt "23000,24000,29000,25000"
st "in2 : std_uLogic"
blo "23000,24800"
tm "WireNameMgr"
)
)
on &111
)
*130 (Wire
uid 702,0
shape (OrthoPolyLine
uid 703,0
va (VaSet
vasetType 3
)
xt "19950,18000,24000,21000"
pts [
"24000,21000"
"22000,21000"
"22000,18000"
"19950,18000"
]
)
start &105
end &85
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 705,0
va (VaSet
isHidden 1
)
xt "23000,20000,29000,21000"
st "in1 : std_uLogic"
blo "23000,20800"
tm "WireNameMgr"
)
)
on &112
)
*131 (Wire
uid 708,0
shape (OrthoPolyLine
uid 709,0
va (VaSet
vasetType 3
)
xt "30950,23000,37000,35200"
pts [
"37000,35200"
"37000,23000"
"30950,23000"
]
)
start &22
end &107
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 710,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 711,0
ro 270
va (VaSet
isHidden 1
)
xt "36000,32700,37000,34200"
st "OE"
blo "36800,34200"
tm "WireNameMgr"
)
s (Text
uid 823,0
ro 270
va (VaSet
)
xt "37000,34200,37000,34200"
blo "37000,34200"
tm "SignalTypeMgr"
)
)
on &113
)
*132 (Wire
uid 712,0
shape (OrthoPolyLine
uid 713,0
va (VaSet
vasetType 3
)
xt "6000,16000,12250,16000"
pts [
"6000,16000"
"12250,16000"
]
)
end &79
sat 16
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 719,0
va (VaSet
)
xt "3000,15000,10800,16000"
st "writeEnable_Risc(8)"
blo "3000,15800"
tm "WireNameMgr"
)
)
on &54
)
*133 (Wire
uid 720,0
shape (OrthoPolyLine
uid 721,0
va (VaSet
vasetType 3
)
xt "6000,17000,12250,17000"
pts [
"6000,17000"
"12250,17000"
]
)
end &83
sat 16
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 727,0
va (VaSet
)
xt "3000,16000,10800,17000"
st "writeEnable_Risc(9)"
blo "3000,16800"
tm "WireNameMgr"
)
)
on &54
)
*134 (Wire
uid 728,0
shape (OrthoPolyLine
uid 729,0
va (VaSet
vasetType 3
)
xt "6000,19000,12250,19000"
pts [
"6000,19000"
"12250,19000"
]
)
end &81
sat 16
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 735,0
va (VaSet
)
xt "3000,18000,11600,19000"
st "writeEnable_Risc(10)"
blo "3000,18800"
tm "WireNameMgr"
)
)
on &54
)
*135 (Wire
uid 736,0
shape (OrthoPolyLine
uid 737,0
va (VaSet
vasetType 3
)
xt "6000,20000,12250,20000"
pts [
"6000,20000"
"12250,20000"
]
)
end &86
sat 16
eat 32
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "3000,19000,11600,20000"
st "writeEnable_Risc(11)"
blo "3000,19800"
tm "WireNameMgr"
)
)
on &54
)
*136 (Wire
uid 744,0
shape (OrthoPolyLine
uid 745,0
va (VaSet
vasetType 3
)
xt "6000,26000,12250,26000"
pts [
"6000,26000"
"12250,26000"
]
)
end &92
sat 16
eat 32
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "3000,25000,11600,26000"
st "writeEnable_Risc(12)"
blo "3000,25800"
tm "WireNameMgr"
)
)
on &54
)
*137 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
)
xt "6000,29000,12250,29000"
pts [
"6000,29000"
"12250,29000"
]
)
end &94
sat 16
eat 32
sl "(14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 759,0
va (VaSet
)
xt "3000,28000,11600,29000"
st "writeEnable_Risc(14)"
blo "3000,28800"
tm "WireNameMgr"
)
)
on &54
)
*138 (Wire
uid 760,0
shape (OrthoPolyLine
uid 761,0
va (VaSet
vasetType 3
)
xt "6000,27000,12250,27000"
pts [
"6000,27000"
"12250,27000"
]
)
end &96
sat 16
eat 32
sl "(13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 767,0
va (VaSet
)
xt "3000,26000,11600,27000"
st "writeEnable_Risc(13)"
blo "3000,26800"
tm "WireNameMgr"
)
)
on &54
)
*139 (Wire
uid 768,0
shape (OrthoPolyLine
uid 769,0
va (VaSet
vasetType 3
)
xt "6000,30000,12250,30000"
pts [
"6000,30000"
"12250,30000"
]
)
end &99
sat 16
eat 32
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 775,0
va (VaSet
)
xt "3000,29000,11600,30000"
st "writeEnable_Risc(15)"
blo "3000,29800"
tm "WireNameMgr"
)
)
on &54
)
*140 (Wire
uid 842,0
shape (OrthoPolyLine
uid 843,0
va (VaSet
vasetType 3
)
xt "68000,37000,74000,37000"
pts [
"74000,37000"
"68000,37000"
]
)
start &35
end &48
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 844,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 845,0
va (VaSet
isHidden 1
)
xt "73000,36000,77500,37000"
st "masterFull"
blo "73000,36800"
tm "WireNameMgr"
)
s (Text
uid 917,0
va (VaSet
isHidden 1
)
xt "73000,37000,73000,37000"
blo "73000,37000"
tm "SignalTypeMgr"
)
)
on &114
)
*141 (Wire
uid 848,0
shape (OrthoPolyLine
uid 849,0
va (VaSet
vasetType 3
)
xt "69000,65000,74000,65000"
pts [
"74000,65000"
"69000,65000"
]
)
start &28
end &47
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 850,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 851,0
va (VaSet
isHidden 1
)
xt "73000,64000,77800,65000"
st "slaveEmpty"
blo "73000,64800"
tm "WireNameMgr"
)
s (Text
uid 918,0
va (VaSet
isHidden 1
)
xt "73000,65000,73000,65000"
blo "73000,65000"
tm "SignalTypeMgr"
)
)
on &116
)
*142 (Wire
uid 854,0
shape (OrthoPolyLine
uid 855,0
va (VaSet
vasetType 3
)
xt "28000,65000,35000,65000"
pts [
"35000,65000"
"28000,65000"
]
)
start &14
end &46
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 856,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 857,0
va (VaSet
isHidden 1
)
xt "34000,64000,38900,65000"
st "endTransfer"
blo "34000,64800"
tm "WireNameMgr"
)
s (Text
uid 919,0
va (VaSet
isHidden 1
)
xt "34000,65000,34000,65000"
blo "34000,65000"
tm "SignalTypeMgr"
)
)
on &115
)
*143 (Wire
uid 1018,0
shape (OrthoPolyLine
uid 1019,0
va (VaSet
vasetType 3
)
xt "38000,59750,38000,63200"
pts [
"38000,59750"
"38000,63200"
]
)
start &73
end &15
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1020,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1021,0
ro 270
va (VaSet
isHidden 1
)
xt "37000,59950,38000,61750"
st "out3"
blo "37800,61750"
tm "WireNameMgr"
)
s (Text
ro 270
va (VaSet
isHidden 1
)
xt "38000,61750,38000,61750"
blo "38000,61750"
tm "SignalTypeMgr"
)
)
on &117
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *144 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*146 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10800,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*148 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*149 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*150 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*151 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*152 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*153 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1921,950"
viewArea "-2100,26648,92708,71336"
cachedDiagramExtent "0,0,593250,89550"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3"
windowsPaperName "A3"
windowsPaperType 8
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1023,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*155 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*156 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*158 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*159 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*161 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*162 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*164 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*165 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*167 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*168 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*170 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*172 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*174 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,800,47400,1800"
st "Declarations"
blo "42000,1600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1800,44700,2800"
st "Ports:"
blo "42000,2600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,800,45800,1800"
st "Pre User:"
blo "42000,1600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,800,42000,800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "42000,10000,49100,11000"
st "Diagram Signals:"
blo "42000,10800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,800,46700,1800"
st "Post User:"
blo "42000,1600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,800,42000,800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 31,0
usingSuid 1
emptyRow *175 (LEmptyRow
)
uid 54,0
optionalChildren [
*176 (RefLabelRowHdr
)
*177 (TitleRowHdr
)
*178 (FilterRowHdr
)
*179 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*180 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*181 (GroupColHdr
tm "GroupColHdrMgr"
)
*182 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*183 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*184 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*185 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*186 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*187 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*188 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPI_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 7,0
)
)
uid 303,0
)
*189 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPI_endTransfer"
t "std_logic"
o 2
suid 8,0
)
)
uid 305,0
)
*190 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPI_slaveEmpty"
t "std_ulogic"
o 4
suid 9,0
)
)
uid 307,0
)
*191 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPI_masterFull"
t "std_ulogic"
o 3
suid 10,0
)
)
uid 309,0
)
*192 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DataIn"
t "std_logic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 11,0
)
)
uid 421,0
)
*193 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "writeEnable_Risc"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 5
suid 14,0
)
)
uid 425,0
)
*194 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 13
suid 19,0
)
)
uid 780,0
)
*195 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_uLogic"
o 14
suid 20,0
)
)
uid 782,0
)
*196 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in2"
t "std_uLogic"
o 12
suid 22,0
)
)
uid 784,0
)
*197 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in1"
t "std_uLogic"
o 11
suid 23,0
)
)
uid 786,0
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OE"
t "std_ulogic"
o 10
suid 24,0
)
)
uid 788,0
)
*199 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_uLogic"
o 8
suid 28,0
)
)
uid 864,0
)
*200 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "endTransfer"
t "std_uLogic"
o 7
suid 29,0
)
)
uid 866,0
)
*201 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_uLogic"
o 9
suid 30,0
)
)
uid 868,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out3"
t "std_uLogic"
o 15
suid 31,0
)
)
uid 1022,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*203 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *204 (MRCItem
litem &175
pos 15
dimension 20
)
uid 69,0
optionalChildren [
*205 (MRCItem
litem &176
pos 0
dimension 20
uid 70,0
)
*206 (MRCItem
litem &177
pos 1
dimension 23
uid 71,0
)
*207 (MRCItem
litem &178
pos 2
hidden 1
dimension 20
uid 72,0
)
*208 (MRCItem
litem &188
pos 0
dimension 20
uid 304,0
)
*209 (MRCItem
litem &189
pos 1
dimension 20
uid 306,0
)
*210 (MRCItem
litem &190
pos 2
dimension 20
uid 308,0
)
*211 (MRCItem
litem &191
pos 3
dimension 20
uid 310,0
)
*212 (MRCItem
litem &192
pos 4
dimension 20
uid 422,0
)
*213 (MRCItem
litem &193
pos 5
dimension 20
uid 426,0
)
*214 (MRCItem
litem &194
pos 9
dimension 20
uid 781,0
)
*215 (MRCItem
litem &195
pos 10
dimension 20
uid 783,0
)
*216 (MRCItem
litem &196
pos 11
dimension 20
uid 785,0
)
*217 (MRCItem
litem &197
pos 12
dimension 20
uid 787,0
)
*218 (MRCItem
litem &198
pos 13
dimension 20
uid 789,0
)
*219 (MRCItem
litem &199
pos 6
dimension 20
uid 865,0
)
*220 (MRCItem
litem &200
pos 7
dimension 20
uid 867,0
)
*221 (MRCItem
litem &201
pos 8
dimension 20
uid 869,0
)
*222 (MRCItem
litem &202
pos 14
dimension 20
uid 1023,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*223 (MRCItem
litem &179
pos 0
dimension 20
uid 74,0
)
*224 (MRCItem
litem &181
pos 1
dimension 50
uid 75,0
)
*225 (MRCItem
litem &182
pos 2
dimension 100
uid 76,0
)
*226 (MRCItem
litem &183
pos 3
dimension 50
uid 77,0
)
*227 (MRCItem
litem &184
pos 4
dimension 100
uid 78,0
)
*228 (MRCItem
litem &185
pos 5
dimension 100
uid 79,0
)
*229 (MRCItem
litem &186
pos 6
dimension 50
uid 80,0
)
*230 (MRCItem
litem &187
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *231 (LEmptyRow
)
uid 83,0
optionalChildren [
*232 (RefLabelRowHdr
)
*233 (TitleRowHdr
)
*234 (FilterRowHdr
)
*235 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*236 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*237 (GroupColHdr
tm "GroupColHdrMgr"
)
*238 (NameColHdr
tm "GenericNameColHdrMgr"
)
*239 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*240 (InitColHdr
tm "GenericValueColHdrMgr"
)
*241 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*242 (EolColHdr
tm "GenericEolColHdrMgr"
)
*243 (LogGeneric
generic (GiElement
name "dataBitNb"
type "integer"
value "8"
)
uid 311,0
)
*244 (LogGeneric
generic (GiElement
name "PinNumber"
type "integer"
value "32"
)
uid 967,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*245 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *246 (MRCItem
litem &231
pos 2
dimension 20
)
uid 97,0
optionalChildren [
*247 (MRCItem
litem &232
pos 0
dimension 20
uid 98,0
)
*248 (MRCItem
litem &233
pos 1
dimension 23
uid 99,0
)
*249 (MRCItem
litem &234
pos 2
hidden 1
dimension 20
uid 100,0
)
*250 (MRCItem
litem &243
pos 0
dimension 20
uid 312,0
)
*251 (MRCItem
litem &244
pos 1
dimension 20
uid 968,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*252 (MRCItem
litem &235
pos 0
dimension 20
uid 102,0
)
*253 (MRCItem
litem &237
pos 1
dimension 50
uid 103,0
)
*254 (MRCItem
litem &238
pos 2
dimension 100
uid 104,0
)
*255 (MRCItem
litem &239
pos 3
dimension 100
uid 105,0
)
*256 (MRCItem
litem &240
pos 4
dimension 50
uid 106,0
)
*257 (MRCItem
litem &241
pos 5
dimension 50
uid 107,0
)
*258 (MRCItem
litem &242
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
