
*** Running vivado
    with args -log tld.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tld.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tld.tcl -notrace
Command: synth_design -top tld -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11616
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1197.270 ; gain = 408.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tld' [C:/Users/tejas/ECEN/lab7/lab7Vivado/lab7Vivado.srcs/sources_1/new/lab7-q5.v:46]
INFO: [Synth 8-6157] synthesizing module 'negate' [C:/Users/tejas/ECEN/lab7/lab7Vivado/lab7Vivado.srcs/sources_1/new/lab7-q5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'negate' (0#1) [C:/Users/tejas/ECEN/lab7/lab7Vivado/lab7Vivado.srcs/sources_1/new/lab7-q5.v:22]
INFO: [Synth 8-6157] synthesizing module 'hexEncode' [C:/Users/tejas/ECEN/lab7/lab7Vivado/lab7Vivado.srcs/sources_1/new/lab7-q5.v:26]
INFO: [Synth 8-6155] done synthesizing module 'hexEncode' (0#1) [C:/Users/tejas/ECEN/lab7/lab7Vivado/lab7Vivado.srcs/sources_1/new/lab7-q5.v:26]
INFO: [Synth 8-6155] done synthesizing module 'tld' (0#1) [C:/Users/tejas/ECEN/lab7/lab7Vivado/lab7Vivado.srcs/sources_1/new/lab7-q5.v:46]
WARNING: [Synth 8-3917] design tld has port D1_a[3] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D1_a[2] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D1_a[1] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D1_a[0] driven by constant 0
WARNING: [Synth 8-7129] Port sw[15] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module tld is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.641 ; gain = 497.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.641 ; gain = 497.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.641 ; gain = 497.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1286.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc]
WARNING: [Vivado 12-584] No ports matched 'mclk'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[0]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[1]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[2]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[0]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[1]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[2]'. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tejas/lab6/lab6.srcs/constrs_1/new/booleanBoard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tld_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tld_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1385.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1385.207 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design tld has port D0_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D1_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_a[3] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_a[2] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D0_a[1] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D1_a[3] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D1_a[2] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D1_a[1] driven by constant 1
WARNING: [Synth 8-3917] design tld has port D1_a[0] driven by constant 0
WARNING: [Synth 8-7129] Port sw[15] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module tld is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module tld is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     5|
|4     |IBUF |     4|
|5     |OBUF |    24|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.207 ; gain = 596.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1385.207 ; gain = 497.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1385.207 ; gain = 596.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3d77d9b8
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 71 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1385.207 ; gain = 990.625
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/tejas/ECEN/lab7/lab7Vivado/lab7Vivado.runs/synth_1/tld.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tld_utilization_synth.rpt -pb tld_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 17:27:00 2023...
