Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0d45f669f6d9418c835347aa193fb2b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MUX2to1_behav xil_defaultlib.tb_MUX2to1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/12217/Documents/GitHub/1920SemB_EE4204_RayC/assignment1/HW1Q9/HW1Q9.srcs/sources_1/imports/assignment1/MUX2to1.v" Line 1. Module MUX2to1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.tb_MUX2to1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MUX2to1_behav
