

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Thu Jul  6 15:24:30 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 7.113 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2003|     2003| 14.247 us | 14.247 us |  2003|  2003|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_J  |     2001|     2001|         4|          2|          1|  1000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %A) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %hist) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %C) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:97]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %LOOP_J_end ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.29ns)   --->   "%icmp_ln97 = icmp eq i10 %i_0, -24" [loop_imperfect.c:97]   --->   Operation 13 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.41ns)   --->   "%i = add i10 %i_0, 1" [loop_imperfect.c:97]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %3, label %LOOP_J_begin" [loop_imperfect.c:97]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i10 %i_0 to i64" [loop_imperfect.c:98]   --->   Operation 17 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000 x i32]* %A, i64 0, i64 %zext_ln98" [loop_imperfect.c:98]   --->   Operation 18 'getelementptr' 'A_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.66ns)   --->   "%m = load i32* %A_addr, align 4" [loop_imperfect.c:98]   --->   Operation 19 'load' 'm' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [1000 x i32]* %C, i64 0, i64 %zext_ln98" [loop_imperfect.c:99]   --->   Operation 20 'getelementptr' 'C_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.66ns)   --->   "%wt = load i32* %C_addr, align 4" [loop_imperfect.c:99]   --->   Operation 21 'load' 'wt' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 22 [1/2] (2.66ns)   --->   "%m = load i32* %A_addr, align 4" [loop_imperfect.c:98]   --->   Operation 22 'load' 'm' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 23 [1/2] (2.66ns)   --->   "%wt = load i32* %C_addr, align 4" [loop_imperfect.c:99]   --->   Operation 23 'load' 'wt' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i32 %m to i64" [loop_imperfect.c:101]   --->   Operation 24 'sext' 'sext_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr [1000 x i32]* %hist, i64 0, i64 %sext_ln101" [loop_imperfect.c:101]   --->   Operation 25 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 26 [2/2] (2.66ns)   --->   "%x = load i32* %hist_addr, align 4" [loop_imperfect.c:101]   --->   Operation 26 'load' 'x' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [loop_imperfect.c:97]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind" [loop_imperfect.c:97]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [loop_imperfect.c:98]   --->   Operation 29 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (2.66ns)   --->   "%x = load i32* %hist_addr, align 4" [loop_imperfect.c:101]   --->   Operation 30 'load' 'x' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 31 [1/1] (1.54ns)   --->   "%icmp_ln102 = icmp sgt i32 %x, 0" [loop_imperfect.c:102]   --->   Operation 31 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %2, label %LOOP_J_end" [loop_imperfect.c:102]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln103 = add nsw i32 %x, %wt" [loop_imperfect.c:103]   --->   Operation 33 'add' 'add_ln103' <Predicate = (icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (2.66ns)   --->   "store i32 %add_ln103, i32* %hist_addr, align 4" [loop_imperfect.c:103]   --->   Operation 34 'store' <Predicate = (icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %LOOP_J_end" [loop_imperfect.c:103]   --->   Operation 35 'br' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp) nounwind" [loop_imperfect.c:105]   --->   Operation 36 'specregionend' 'empty_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:97]   --->   Operation 37 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:106]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:97) [10]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:97) [10]  (0 ns)
	'getelementptr' operation ('A_addr', loop_imperfect.c:98) [20]  (0 ns)
	'load' operation ('m', loop_imperfect.c:98) on array 'A' [21]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('m', loop_imperfect.c:98) on array 'A' [21]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('x', loop_imperfect.c:101) on array 'hist' [26]  (2.66 ns)

 <State 5>: 7.11ns
The critical path consists of the following:
	'load' operation ('x', loop_imperfect.c:101) on array 'hist' [26]  (2.66 ns)
	'add' operation ('add_ln103', loop_imperfect.c:103) [30]  (1.78 ns)
	'store' operation ('store_ln103', loop_imperfect.c:103) of variable 'add_ln103', loop_imperfect.c:103 on array 'hist' [31]  (2.66 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
