verilog work "Comparador.v"
verilog work "ciscuito2p2teste.vf"
verilog work "Circuitosaida.v"
verilog work "CIrcuitoentradasjuris.v"
verilog work "circuito2Parte1.v"
verilog work "CirciutoTotal.vf"
verilog work "comparador2bitteste.vf"
