Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 15 13:06:47 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_utilization -hierarchical -file reports_cva6_sim_impl/cva6_sim.utilization.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                   Instance                                  |                                                Module                                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| cva6_zybo_z7_20                                                             |                                                                                                (top) |      23383 |      23210 |      52 |  121 | 21279 |     71 |      1 |          4 |
|   (cva6_zybo_z7_20)                                                         |                                                                                                (top) |          1 |          1 |       0 |    0 |    23 |      0 |      0 |          0 |
|   i_ariane                                                                  |                                                                                               ariane |      12233 |      12233 |       0 |    0 |  8508 |     21 |      1 |          4 |
|     csr_regfile_i                                                           |                                                                                          csr_regfile |        384 |        384 |       0 |    0 |   948 |      0 |      0 |          0 |
|     ex_stage_i                                                              |                                                                                             ex_stage |       3157 |       3157 |       0 |    0 |  1290 |      0 |      0 |          4 |
|       csr_buffer_i                                                          |                                                                                           csr_buffer |        870 |        870 |       0 |    0 |    19 |      0 |      0 |          0 |
|       i_mult                                                                |                                                                                                 mult |        210 |        210 |       0 |    0 |   157 |      0 |      0 |          4 |
|         i_div                                                               |                                                                                               serdiv |        127 |        127 |       0 |    0 |   112 |      0 |      0 |          0 |
|         i_multiplier                                                        |                                                                                           multiplier |         83 |         83 |       0 |    0 |    45 |      0 |      0 |          4 |
|       lsu_i                                                                 |                                                                                      load_store_unit |       2077 |       2077 |       0 |    0 |  1114 |      0 |      0 |          0 |
|         (lsu_i)                                                             |                                                                                      load_store_unit |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|         i_load_unit                                                         |                                                                                            load_unit |       1281 |       1281 |       0 |    0 |    20 |      0 |      0 |          0 |
|         i_pipe_reg_load                                                     |                                                                                            shift_reg |        275 |        275 |       0 |    0 |    36 |      0 |      0 |          0 |
|         i_store_unit                                                        |                                                                                           store_unit |        317 |        317 |       0 |    0 |   866 |      0 |      0 |          0 |
|           (i_store_unit)                                                    |                                                                                           store_unit |         19 |         19 |       0 |    0 |    43 |      0 |      0 |          0 |
|           i_amo_buffer                                                      |                                                                                           amo_buffer |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_amo_fifo                                                      |                                                                              fifo_v3__parameterized4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           store_buffer_i                                                    |                                                                                         store_buffer |        294 |        294 |       0 |    0 |   821 |      0 |      0 |          0 |
|         lsu_bypass_i                                                        |                                                                                           lsu_bypass |        204 |        204 |       0 |    0 |   160 |      0 |      0 |          0 |
|     i_cache_subsystem                                                       |                                                                                   wt_cache_subsystem |       1250 |       1250 |       0 |    0 |  1066 |     21 |      1 |          0 |
|       i_adapter                                                             |                                                                                       wt_axi_adapter |        456 |        456 |       0 |    0 |   626 |      0 |      0 |          0 |
|         (i_adapter)                                                         |                                                                                       wt_axi_adapter |        265 |        265 |       0 |    0 |   390 |      0 |      0 |          0 |
|         i_axi_shim                                                          |                                                                                             axi_shim |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_b_fifo                                                            |                                                                              fifo_v3__parameterized8 |         21 |         21 |       0 |    0 |    15 |      0 |      0 |          0 |
|         i_dcache_data_fifo                                                  |                                                                              fifo_v3__parameterized6 |        105 |        105 |       0 |    0 |   140 |      0 |      0 |          0 |
|         i_icache_data_fifo                                                  |                                                                              fifo_v3__parameterized5 |         32 |         32 |       0 |    0 |    64 |      0 |      0 |          0 |
|         i_rd_dcache_id                                                      |                                                                              fifo_v3__parameterized7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|         i_rd_icache_id                                                      |                                                                          fifo_v3__parameterized7_368 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|         i_rr_arb_tree                                                       |                                                                          rr_arb_tree__parameterized5 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_wr_dcache_id                                                      |                                                                          fifo_v3__parameterized7_369 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|       i_cva6_icache                                                         |                                                                                          cva6_icache |        318 |        318 |       0 |    0 |    76 |     12 |      0 |          0 |
|         (i_cva6_icache)                                                     |                                                                                          cva6_icache |         47 |         47 |       0 |    0 |    72 |      0 |      0 |          0 |
|         gen_sram[0].data_sram                                               |                                                                                 sram__parameterized0 |         34 |         34 |       0 |    0 |     0 |      2 |      0 |          0 |
|           genblk1[0].i_ram                                                  |                                                                                  SyncSpRamBeNx64_366 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           genblk1[1].i_ram                                                  |                                                                                  SyncSpRamBeNx64_367 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gen_sram[0].tag_sram                                                |                                                                                                 sram |         54 |         54 |       0 |    0 |     0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                                                  |                                                                                  SyncSpRamBeNx64_365 |         54 |         54 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gen_sram[1].data_sram                                               |                                                                             sram__parameterized0_351 |         34 |         34 |       0 |    0 |     0 |      2 |      0 |          0 |
|           genblk1[0].i_ram                                                  |                                                                                  SyncSpRamBeNx64_363 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           genblk1[1].i_ram                                                  |                                                                                  SyncSpRamBeNx64_364 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gen_sram[1].tag_sram                                                |                                                                                             sram_352 |          9 |          9 |       0 |    0 |     0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                                                  |                                                                                  SyncSpRamBeNx64_362 |          9 |          9 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gen_sram[2].data_sram                                               |                                                                             sram__parameterized0_353 |         34 |         34 |       0 |    0 |     0 |      2 |      0 |          0 |
|           genblk1[0].i_ram                                                  |                                                                                  SyncSpRamBeNx64_360 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           genblk1[1].i_ram                                                  |                                                                                  SyncSpRamBeNx64_361 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gen_sram[2].tag_sram                                                |                                                                                             sram_354 |         47 |         47 |       0 |    0 |     0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                                                  |                                                                                  SyncSpRamBeNx64_359 |         47 |         47 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gen_sram[3].data_sram                                               |                                                                             sram__parameterized0_355 |         37 |         37 |       0 |    0 |     0 |      2 |      0 |          0 |
|           genblk1[0].i_ram                                                  |                                                                                  SyncSpRamBeNx64_357 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           genblk1[1].i_ram                                                  |                                                                                  SyncSpRamBeNx64_358 |         37 |         37 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gen_sram[3].tag_sram                                                |                                                                                             sram_356 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                                                  |                                                                                      SyncSpRamBeNx64 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|         i_lfsr                                                              |                                                                                                 lfsr |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       i_riscmakers_dcache                                                   |                                                                                    riscmakers_dcache |        476 |        476 |       0 |    0 |   364 |      9 |      1 |          0 |
|         (i_riscmakers_dcache)                                               |                                                                                    riscmakers_dcache |        208 |        208 |       0 |    0 |   364 |      0 |      0 |          0 |
|         i_dcache_data_store                                                 |                                                                                    dcache_data_store |        188 |        188 |       0 |    0 |     0 |      8 |      0 |          0 |
|         i_dcache_tag_store                                                  |                                                                                     dcache_tag_store |         82 |         82 |       0 |    0 |     0 |      1 |      1 |          0 |
|     i_frontend                                                              |                                                                                             frontend |       1686 |       1686 |       0 |    0 |  2161 |      0 |      0 |          0 |
|       (i_frontend)                                                          |                                                                                             frontend |          9 |          9 |       0 |    0 |   140 |      0 |      0 |          0 |
|       i_bht                                                                 |                                                                                                  bht |        173 |        173 |       0 |    0 |   384 |      0 |      0 |          0 |
|       i_btb                                                                 |                                                                                                  btb |        304 |        304 |       0 |    0 |  1056 |      0 |      0 |          0 |
|       i_instr_queue                                                         |                                                                                          instr_queue |        572 |        572 |       0 |    0 |   465 |      0 |      0 |          0 |
|         (i_instr_queue)                                                     |                                                                                          instr_queue |          5 |          5 |       0 |    0 |    36 |      0 |      0 |          0 |
|         gen_instr_fifo[0].i_fifo_instr_data                                 |                                                                              fifo_v3__parameterized2 |        443 |        443 |       0 |    0 |   147 |      0 |      0 |          0 |
|         gen_instr_fifo[1].i_fifo_instr_data                                 |                                                                          fifo_v3__parameterized2_350 |         71 |         71 |       0 |    0 |   147 |      0 |      0 |          0 |
|         i_fifo_address                                                      |                                                                              fifo_v3__parameterized3 |         53 |         53 |       0 |    0 |   135 |      0 |      0 |          0 |
|       i_instr_realign                                                       |                                                                                        instr_realign |        629 |        629 |       0 |    0 |    50 |      0 |      0 |          0 |
|       i_ras                                                                 |                                                                                                  ras |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|     i_perf_counters                                                         |                                                                                        perf_counters |        134 |        134 |       0 |    0 |   448 |      0 |      0 |          0 |
|     id_stage_i                                                              |                                                                                             id_stage |         42 |         42 |       0 |    0 |   168 |      0 |      0 |          0 |
|     issue_stage_i                                                           |                                                                                          issue_stage |       5582 |       5582 |       0 |    0 |  2427 |      0 |      0 |          0 |
|       i_issue_read_operands                                                 |                                                                                  issue_read_operands |       2335 |       2335 |       0 |    0 |  1185 |      0 |      0 |          0 |
|         (i_issue_read_operands)                                             |                                                                                  issue_read_operands |       1764 |       1764 |       0 |    0 |   193 |      0 |      0 |          0 |
|         i_ariane_regfile                                                    |                                                                                       ariane_regfile |        571 |        571 |       0 |    0 |   992 |      0 |      0 |          0 |
|       i_scoreboard                                                          |                                                                                           scoreboard |       3247 |       3247 |       0 |    0 |  1242 |      0 |      0 |          0 |
|   i_ariane_peripherals                                                      |                                                                                   ariane_peripherals |       2402 |       2402 |       0 |    0 |  3116 |      0 |      0 |          0 |
|     (i_ariane_peripherals)                                                  |                                                                                   ariane_peripherals |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|     gen_timer.i_axi2apb_64_32_timer                                         |                                                                                        axi2apb_64_32 |        438 |        438 |       0 |    0 |   432 |      0 |      0 |          0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                     |                                                                                        axi2apb_64_32 |         10 |         10 |       0 |    0 |    94 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                    axi_ar_buffer_325 |        221 |        221 |       0 |    0 |    26 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_346 |        221 |        221 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_347 |        221 |        221 |       0 |    0 |    26 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_348 |        221 |        221 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                          fifo_v3__parameterized9_349 |        221 |        221 |       0 |    0 |    26 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                    axi_aw_buffer_326 |         36 |         36 |       0 |    0 |    20 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_342 |         36 |         36 |       0 |    0 |    20 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_343 |         36 |         36 |       0 |    0 |    20 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_344 |         36 |         36 |       0 |    0 |    20 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                          fifo_v3__parameterized9_345 |         36 |         36 |       0 |    0 |    20 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                     axi_b_buffer_327 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized2_338 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized2_339 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized5_340 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized12_341 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                     axi_r_buffer_328 |        111 |        111 |       0 |    0 |   138 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized1_334 |        111 |        111 |       0 |    0 |   138 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized1_335 |        111 |        111 |       0 |    0 |   138 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized4_336 |        111 |        111 |       0 |    0 |   138 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized11_337 |        111 |        111 |       0 |    0 |   138 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                     axi_w_buffer_329 |         50 |         50 |       0 |    0 |   148 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized0_330 |         50 |         50 |       0 |    0 |   148 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized0_331 |         50 |         50 |       0 |    0 |   148 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized3_332 |         50 |         50 |       0 |    0 |   148 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized10_333 |         50 |         50 |       0 |    0 |   148 |      0 |      0 |          0 |
|     gen_timer.i_timer                                                       |                                                                                            apb_timer |        184 |        184 |       0 |    0 |   256 |      0 |      0 |          0 |
|       TIMER_GEN[0].timer_i                                                  |                                                                                                timer |         92 |         92 |       0 |    0 |   128 |      0 |      0 |          0 |
|       TIMER_GEN[1].timer_i                                                  |                                                                                            timer_324 |         92 |         92 |       0 |    0 |   128 |      0 |      0 |          0 |
|     gen_uart.i_apb_uart                                                     |                                                                                             apb_uart |        747 |        747 |       0 |    0 |  1478 |      0 |      0 |          0 |
|       (gen_uart.i_apb_uart)                                                 |                                                                                             apb_uart |         17 |         17 |       0 |    0 |   102 |      0 |      0 |          0 |
|       UART_BG16                                                             |                                                                                         uart_baudgen |         15 |         15 |       0 |    0 |    17 |      0 |      0 |          0 |
|       UART_BG2                                                              |                                                                                       slib_clock_div |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_BIDET                                                            |                                                                                     slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_CTS                                                           |                                                                                 slib_edge_detect_313 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DCD                                                           |                                                                                 slib_edge_detect_314 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DSR                                                           |                                                                                 slib_edge_detect_315 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_RI                                                            |                                                                                 slib_edge_detect_316 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_FEDET                                                            |                                                                                 slib_edge_detect_317 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IF_CTS                                                           |                                                                                    slib_input_filter |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DCD                                                           |                                                                                slib_input_filter_318 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DSR                                                           |                                                                                slib_input_filter_319 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_RI                                                            |                                                                                slib_input_filter_320 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IIC                                                              |                                                                                       uart_interrupt |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_IIC_THRE_ED                                                      |                                                                                 slib_edge_detect_321 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IS_SIN                                                           |                                                                                      slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       UART_PEDET                                                            |                                                                                 slib_edge_detect_322 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RCLK                                                             |                                                                                 slib_edge_detect_323 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RX                                                               |                                                                                        uart_receiver |         47 |         47 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (UART_RX)                                                           |                                                                                        uart_receiver |         13 |         13 |       0 |    0 |    21 |      0 |      0 |          0 |
|         RX_BRC                                                              |                                                                                         slib_counter |         13 |         13 |       0 |    0 |     5 |      0 |      0 |          0 |
|         RX_IFSB                                                             |                                                                    slib_input_filter__parameterized2 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|         RX_MVF                                                              |                                                                                       slib_mv_filter |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|       UART_RXFF                                                             |                                                                            slib_fifo__parameterized1 |        363 |        363 |       0 |    0 |   736 |      0 |      0 |          0 |
|       UART_TX                                                               |                                                                                     uart_transmitter |         15 |         15 |       0 |    0 |    16 |      0 |      0 |          0 |
|       UART_TXFF                                                             |                                                                                            slib_fifo |        267 |        267 |       0 |    0 |   540 |      0 |      0 |          0 |
|     i_axi2apb_64_32_plic                                                    |                                                                                    axi2apb_64_32_281 |        748 |        748 |       0 |    0 |   584 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_plic)                                                |                                                                                    axi2apb_64_32_281 |         11 |         11 |       0 |    0 |   146 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                    axi_ar_buffer_288 |        444 |        444 |       0 |    0 |    80 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_309 |        444 |        444 |       0 |    0 |    80 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_310 |        444 |        444 |       0 |    0 |    80 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_311 |        444 |        444 |       0 |    0 |    80 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                          fifo_v3__parameterized9_312 |        444 |        444 |       0 |    0 |    80 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                    axi_aw_buffer_289 |        120 |        120 |       0 |    0 |    74 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_305 |        120 |        120 |       0 |    0 |    74 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_306 |        120 |        120 |       0 |    0 |    74 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_307 |        120 |        120 |       0 |    0 |    74 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                          fifo_v3__parameterized9_308 |        120 |        120 |       0 |    0 |    74 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                     axi_b_buffer_290 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized2_301 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized2_302 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized5_303 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized12_304 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                     axi_r_buffer_291 |        107 |        107 |       0 |    0 |   134 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized1_297 |        107 |        107 |       0 |    0 |   134 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized1_298 |        107 |        107 |       0 |    0 |   134 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized4_299 |        107 |        107 |       0 |    0 |   134 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized11_300 |        107 |        107 |       0 |    0 |   134 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                     axi_w_buffer_292 |         53 |         53 |       0 |    0 |   144 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized0_293 |         53 |         53 |       0 |    0 |   144 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized0_294 |         53 |         53 |       0 |    0 |   144 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized3_295 |         53 |         53 |       0 |    0 |   144 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized10_296 |         53 |         53 |       0 |    0 |   144 |      0 |      0 |          0 |
|     i_axi2apb_64_32_uart                                                    |                                                                                    axi2apb_64_32_282 |        191 |        191 |       0 |    0 |   192 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_uart)                                                |                                                                                    axi2apb_64_32_282 |         12 |         12 |       0 |    0 |    46 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                        axi_ar_buffer |         51 |         51 |       0 |    0 |    26 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_284 |         51 |         51 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_285 |         51 |         51 |       0 |    0 |    26 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_286 |         51 |         51 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                          fifo_v3__parameterized9_287 |         51 |         51 |       0 |    0 |    26 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                        axi_aw_buffer |         37 |         37 |       0 |    0 |    20 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                     axi_single_slice |         37 |         37 |       0 |    0 |    20 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                                 fifo |         37 |         37 |       0 |    0 |    20 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized2 |         37 |         37 |       0 |    0 |    20 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                              fifo_v3__parameterized9 |         37 |         37 |       0 |    0 |    20 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                         axi_b_buffer |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized2 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized2 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized5 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized12 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                         axi_r_buffer |         43 |         43 |       0 |    0 |    42 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized1 |         43 |         43 |       0 |    0 |    42 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized1 |         43 |         43 |       0 |    0 |    42 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized4 |         43 |         43 |       0 |    0 |    42 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized11 |         43 |         43 |       0 |    0 |    42 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                         axi_w_buffer |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized0 |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized0 |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized3 |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized10 |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|     i_plic                                                                  |                                                                                             plic_top |         83 |         83 |       0 |    0 |   174 |      0 |      0 |          0 |
|       (i_plic)                                                              |                                                                                             plic_top |         13 |         13 |       0 |    0 |   156 |      0 |      0 |          0 |
|       gen_target[0].i_target                                                |                                                                                       rv_plic_target |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_target[1].i_target                                                |                                                                                   rv_plic_target_283 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       i_rv_plic_gateway                                                     |                                                                                      rv_plic_gateway |         61 |         61 |       0 |    0 |    10 |      0 |      0 |          0 |
|   i_axi2rom                                                                 |                                                                              axi2mem__parameterized0 |         81 |         81 |       0 |    0 |    36 |      0 |      0 |          0 |
|   i_axi_dwidth_converter_dm_master                                          |                                                                  xlnx_axi_dwidth_converter_dm_master |        303 |        278 |       0 |   25 |   360 |      0 |      0 |          0 |
|     inst                                                                    |                                 xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_21_top |        303 |        278 |       0 |   25 |   360 |      0 |      0 |          0 |
|       gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |                         xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_21_axi_upsizer |        303 |        278 |       0 |   25 |   360 |      0 |      0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |                    xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_21_axi_register_slice |         38 |         38 |       0 |    0 |   132 |      0 |      0 |          0 |
|           r.r_pipe                                                          |   xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |         38 |         38 |       0 |    0 |   132 |      0 |      0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_21_r_upsizer |         52 |         52 |       0 |    0 |    18 |      0 |      0 |          0 |
|         USE_READ.read_addr_inst                                             |           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_21_a_upsizer__parameterized0 |         59 |         44 |       0 |   15 |    32 |      0 |      0 |          0 |
|           (USE_READ.read_addr_inst)                                         |           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_21_a_upsizer__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                           |         xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_0_command_fifo__parameterized0_1 |         50 |         35 |       0 |   15 |    23 |      0 |      0 |          0 |
|           gen_id_queue.id_queue                                             |                         xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_0_command_fifo_2 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|         USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_21_w_upsizer |         91 |         91 |       0 |    0 |    79 |      0 |      0 |          0 |
|         USE_WRITE.write_addr_inst                                           |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_21_a_upsizer |         44 |         34 |       0 |   10 |    27 |      0 |      0 |          0 |
|           (USE_WRITE.write_addr_inst)                                       |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_21_a_upsizer |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                           |           xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_0_command_fifo__parameterized0 |         33 |         23 |       0 |   10 |    18 |      0 |      0 |          0 |
|           gen_id_queue.id_queue                                             |                           xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_0_command_fifo |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|         si_register_slice_inst                                              |    xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_21_axi_register_slice__parameterized0 |         19 |         19 |       0 |    0 |    72 |      0 |      0 |          0 |
|           ar.ar_pipe                                                        |   xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_21_axic_register_slice__parameterized3 |         12 |         12 |       0 |    0 |    36 |      0 |      0 |          0 |
|           aw.aw_pipe                                                        | xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_21_axic_register_slice__parameterized3_0 |          7 |          7 |       0 |    0 |    36 |      0 |      0 |          0 |
|   i_axi_dwidth_converter_dm_slave                                           |                                                                   xlnx_axi_dwidth_converter_dm_slave |        455 |        407 |      48 |    0 |   462 |      0 |      0 |          0 |
|     inst                                                                    |                                  xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_top |        455 |        407 |      48 |    0 |   462 |      0 |      0 |          0 |
|       gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |                        xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_axi_downsizer |        455 |        407 |      48 |    0 |   462 |      0 |      0 |          0 |
|         USE_READ.read_addr_inst                                             |          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_a_downsizer__parameterized0 |        195 |        175 |      20 |    0 |   160 |      0 |      0 |          0 |
|           (USE_READ.read_addr_inst)                                         |          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_a_downsizer__parameterized0 |         57 |         57 |       0 |    0 |    72 |      0 |      0 |          0 |
|           cmd_queue                                                         |                   xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_axic_fifo__parameterized0 |        138 |        118 |      20 |    0 |    88 |      0 |      0 |          0 |
|             inst                                                            |                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_fifo_gen__parameterized0 |        138 |        118 |      20 |    0 |    88 |      0 |      0 |          0 |
|               (inst)                                                        |                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_fifo_gen__parameterized0 |         87 |         87 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5__parameterized0 |         52 |         32 |      20 |    0 |    88 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |                      xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5_synth__parameterized0 |         52 |         32 |      20 |    0 |    88 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                                xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top__parameterized0 |         52 |         32 |      20 |    0 |    88 |      0 |      0 |          0 |
|                     grf.rf                                                  |                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo__parameterized0 |         52 |         32 |      20 |    0 |    88 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_logic_7 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_fwft_13 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                             xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                    xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                        xlnx_axi_dwidth_converter_dm_slave_wr_logic_8 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                             xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                    xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                          xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0_9 |         20 |          0 |      20 |    0 |    52 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                          xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                           xlnx_axi_dwidth_converter_dm_slave_dmem__parameterized0_10 |         20 |          0 |      20 |    0 |    26 |      0 |      0 |          0 |
|                       rstblk                                                |                                                 xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                                 xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                                 xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         USE_READ.read_data_inst                                             |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_r_downsizer |         16 |         16 |       0 |    0 |    76 |      0 |      0 |          0 |
|         USE_WRITE.USE_SPLIT.write_resp_inst                                 |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_b_downsizer |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|         USE_WRITE.write_addr_inst                                           |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_a_downsizer |        215 |        187 |      28 |    0 |   203 |      0 |      0 |          0 |
|           (USE_WRITE.write_addr_inst)                                       |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_a_downsizer |         55 |         55 |       0 |    0 |    71 |      0 |      0 |          0 |
|           USE_B_CHANNEL.cmd_b_queue                                         |                                   xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_axic_fifo |         63 |         55 |       8 |    0 |    46 |      0 |      0 |          0 |
|             inst                                                            |                                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_fifo_gen |         63 |         55 |       8 |    0 |    46 |      0 |      0 |          0 |
|               (inst)                                                        |                                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_fifo_gen |         23 |         23 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |                                      xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5_synth |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                                                xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                     grf.rf                                                  |                                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_logic_0 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                         xlnx_axi_dwidth_converter_dm_slave_rd_fwft_4 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                              xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                     xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                        xlnx_axi_dwidth_converter_dm_slave_wr_logic_1 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                              xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                     xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                                            xlnx_axi_dwidth_converter_dm_slave_memory |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                                            xlnx_axi_dwidth_converter_dm_slave_memory |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                                              xlnx_axi_dwidth_converter_dm_slave_dmem |          8 |          0 |       8 |    0 |     5 |      0 |      0 |          0 |
|                       rstblk                                                |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                              xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           cmd_queue                                                         |        xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_axic_fifo__parameterized0__xdcDup__1 |        100 |         80 |      20 |    0 |    86 |      0 |      0 |          0 |
|             inst                                                            |         xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_fifo_gen__parameterized0__xdcDup__1 |        100 |         80 |      20 |    0 |    86 |      0 |      0 |          0 |
|               (inst)                                                        |         xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_20_fifo_gen__parameterized0__xdcDup__1 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                 xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5__parameterized0__xdcDup__1 |         52 |         32 |      20 |    0 |    86 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |           xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1 |         52 |         32 |      20 |    0 |    86 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                     xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top__parameterized0__xdcDup__1 |         52 |         32 |      20 |    0 |    86 |      0 |      0 |          0 |
|                     grf.rf                                                  |                 xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         52 |         32 |      20 |    0 |    86 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                          xlnx_axi_dwidth_converter_dm_slave_rd_logic |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                           xlnx_axi_dwidth_converter_dm_slave_rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                                xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                       xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                          xlnx_axi_dwidth_converter_dm_slave_wr_logic |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                                xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                       xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                            xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0 |         20 |          0 |      20 |    0 |    50 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                            xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                              xlnx_axi_dwidth_converter_dm_slave_dmem__parameterized0 |         20 |          0 |      20 |    0 |    25 |      0 |      0 |          0 |
|                       rstblk                                                |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                              xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         USE_WRITE.write_data_inst                                           |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_21_w_downsizer |         13 |         13 |       0 |    0 |    12 |      0 |      0 |          0 |
|   i_axi_riscv_atomics                                                       |                                                                               axi_riscv_atomics_wrap |        271 |        271 |       0 |    0 |   170 |      0 |      0 |          0 |
|     i_atomics                                                               |                                                                                    axi_riscv_atomics |        271 |        271 |       0 |    0 |   170 |      0 |      0 |          0 |
|       i_amos                                                                |                                                                                       axi_riscv_amos |        245 |        245 |       0 |    0 |   162 |      0 |      0 |          0 |
|       i_lrsc                                                                |                                                                                       axi_riscv_lrsc |         26 |         26 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (i_lrsc)                                                            |                                                                                       axi_riscv_lrsc |         20 |         20 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_art                                                               |                                                                                          axi_res_tbl |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|   i_axi_xbar                                                                |                                                                            axi_node_wrap_with_slices |       5408 |       5408 |       0 |    0 |  6767 |      0 |      0 |          0 |
|     (i_axi_xbar)                                                            |                                                                            axi_node_wrap_with_slices |         48 |         48 |       0 |    0 |     0 |      0 |      0 |          0 |
|     axi_slice_master_port[0].i_axi_slice_wrap_master                        |                                                                                         axi_multicut |        350 |        350 |       0 |    0 |   844 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_269 |        128 |        128 |       0 |    0 |   422 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_276 |         21 |         21 |       0 |    0 |    52 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_277 |         25 |         25 |       0 |    0 |    76 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_278 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_279 |         36 |         36 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_280 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_270 |        222 |        222 |       0 |    0 |   422 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_271 |         17 |         17 |       0 |    0 |    52 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_272 |        119 |        119 |       0 |    0 |    76 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_273 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_274 |         40 |         40 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_275 |         39 |         39 |       0 |    0 |   148 |      0 |      0 |          0 |
|     axi_slice_master_port[1].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_0 |         15 |         15 |       0 |    0 |    20 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_257 |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_264 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_265 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_266 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_267 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_268 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_258 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_259 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_260 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_261 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_262 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_263 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|     axi_slice_master_port[2].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_1 |         21 |         21 |       0 |    0 |    28 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_247 |          8 |          8 |       0 |    0 |    15 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_253 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_254 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_255 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_256 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_248 |         13 |         13 |       0 |    0 |    13 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_249 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_250 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_251 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_252 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|     axi_slice_master_port[3].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_2 |         19 |         19 |       0 |    0 |    28 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_237 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_243 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_244 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_245 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_246 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_238 |         13 |         13 |       0 |    0 |    13 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_239 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_240 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_241 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_242 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|     axi_slice_master_port[4].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_3 |        212 |        212 |       0 |    0 |   656 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_225 |        125 |        125 |       0 |    0 |   328 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_232 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_233 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_234 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_235 |         60 |         60 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_236 |         41 |         41 |       0 |    0 |   146 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_226 |         87 |         87 |       0 |    0 |   328 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_227 |          6 |          6 |       0 |    0 |    24 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_228 |          4 |          4 |       0 |    0 |    18 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_229 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_230 |         37 |         37 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_231 |         36 |         36 |       0 |    0 |   146 |      0 |      0 |          0 |
|     axi_slice_master_port[5].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_4 |         89 |         89 |       0 |    0 |   272 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_213 |         50 |         50 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_220 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_221 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_222 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_223 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_224 |         17 |         17 |       0 |    0 |    50 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_214 |         39 |         39 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_215 |          6 |          6 |       0 |    0 |    24 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_216 |          4 |          4 |       0 |    0 |    18 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_217 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_218 |         13 |         13 |       0 |    0 |    40 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_219 |         12 |         12 |       0 |    0 |    50 |      0 |      0 |          0 |
|     axi_slice_master_port[6].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_5 |        235 |        235 |       0 |    0 |   856 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_201 |        122 |        122 |       0 |    0 |   428 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_208 |         25 |         25 |       0 |    0 |    78 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_209 |         22 |         22 |       0 |    0 |    72 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_210 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_211 |         35 |         35 |       0 |    0 |   132 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_212 |         40 |         40 |       0 |    0 |   142 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_202 |        113 |        113 |       0 |    0 |   428 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_203 |         20 |         20 |       0 |    0 |    78 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_204 |         18 |         18 |       0 |    0 |    72 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_205 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_206 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_207 |         35 |         35 |       0 |    0 |   142 |      0 |      0 |          0 |
|     axi_slice_master_port[7].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_6 |        203 |        203 |       0 |    0 |   676 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_189 |         98 |         98 |       0 |    0 |   338 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_196 |         14 |         14 |       0 |    0 |    36 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_197 |         13 |         13 |       0 |    0 |    36 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_198 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_199 |         33 |         33 |       0 |    0 |   134 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_200 |         37 |         37 |       0 |    0 |   130 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_190 |        105 |        105 |       0 |    0 |   338 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_191 |         11 |         11 |       0 |    0 |    36 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_192 |         19 |         19 |       0 |    0 |    36 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_193 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_194 |         39 |         39 |       0 |    0 |   134 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_195 |         34 |         34 |       0 |    0 |   130 |      0 |      0 |          0 |
|     axi_slice_master_port[8].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_7 |        174 |        174 |       0 |    0 |   408 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                          axi_cut_177 |         92 |         92 |       0 |    0 |   204 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_184 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_185 |         12 |         12 |       0 |    0 |    28 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_186 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_187 |         60 |         60 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_188 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized0_178 |         82 |         82 |       0 |    0 |   204 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_179 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_180 |         12 |         12 |       0 |    0 |    28 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_181 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_182 |         39 |         39 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_183 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|     axi_slice_master_port[9].i_axi_slice_wrap_master                        |                                                                                       axi_multicut_8 |        227 |        227 |       0 |    0 |   740 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                                              axi_cut |        114 |        114 |       0 |    0 |   370 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                   spill_register_172 |         17 |         17 |       0 |    0 |    42 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_173 |         15 |         15 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized1_174 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized2_175 |         36 |         36 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_176 |         41 |         41 |       0 |    0 |   146 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                              axi_cut__parameterized0 |        113 |        113 |       0 |    0 |   370 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                                       spill_register |         15 |         15 |       0 |    0 |    42 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                                   spill_register_170 |         13 |         13 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                       spill_register__parameterized1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                       spill_register__parameterized2 |         39 |         39 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_171 |         39 |         39 |       0 |    0 |   146 |      0 |      0 |          0 |
|     axi_slice_slave_port[0].i_axi_slice_wrap_slave                          |                                                                         axi_multicut__parameterized0 |       1284 |       1284 |       0 |    0 |   766 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                          axi_cut__parameterized1_158 |        150 |        150 |       0 |    0 |   375 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                   spill_register__parameterized3_165 |         23 |         23 |       0 |    0 |    78 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                   spill_register__parameterized3_166 |         20 |         20 |       0 |    0 |    74 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized4_167 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized5_168 |         61 |         61 |       0 |    0 |    67 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_169 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                          axi_cut__parameterized2_159 |       1134 |       1134 |       0 |    0 |   391 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                   spill_register__parameterized3_160 |        370 |        370 |       0 |    0 |    84 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                   spill_register__parameterized3_161 |        375 |        375 |       0 |    0 |    80 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized4_162 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized5_163 |          0 |          0 |       0 |    0 |    67 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_164 |        381 |        381 |       0 |    0 |   152 |      0 |      0 |          0 |
|     axi_slice_slave_port[1].i_axi_slice_wrap_slave                          |                                                                       axi_multicut__parameterized0_9 |        719 |        719 |       0 |    0 |   836 |      0 |      0 |          0 |
|       g_cuts.i_first                                                        |                                                                              axi_cut__parameterized1 |        125 |        125 |       0 |    0 |   418 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                   spill_register__parameterized3_153 |         23 |         23 |       0 |    0 |    68 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                   spill_register__parameterized3_154 |         23 |         23 |       0 |    0 |    68 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                   spill_register__parameterized4_155 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                   spill_register__parameterized5_156 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                   spill_register__parameterized0_157 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|       g_cuts.i_last                                                         |                                                                              axi_cut__parameterized2 |        594 |        594 |       0 |    0 |   418 |      0 |      0 |          0 |
|         i_reg_ar                                                            |                                                                       spill_register__parameterized3 |        257 |        257 |       0 |    0 |    68 |      0 |      0 |          0 |
|         i_reg_aw                                                            |                                                                   spill_register__parameterized3_152 |        259 |        259 |       0 |    0 |    68 |      0 |      0 |          0 |
|         i_reg_b                                                             |                                                                       spill_register__parameterized4 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_reg_r                                                             |                                                                       spill_register__parameterized5 |         37 |         37 |       0 |    0 |   132 |      0 |      0 |          0 |
|         i_reg_w                                                             |                                                                       spill_register__parameterized0 |         39 |         39 |       0 |    0 |   148 |      0 |      0 |          0 |
|     i_axi_node_intf_wrap                                                    |                                                                                   axi_node_intf_wrap |       1842 |       1842 |       0 |    0 |   637 |      0 |      0 |          0 |
|       axi_node_i                                                            |                                                                                             axi_node |       1842 |       1842 |       0 |    0 |   637 |      0 |      0 |          0 |
|         (axi_node_i)                                                        |                                                                                             axi_node |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[0].REQ_BLOCK                                         |                                                                                    axi_request_block |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                 axi_AR_allocator_139 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                 axi_node_arbiter_148 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                   stream_arbiter_149 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                         stream_arbiter_flushable_150 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                      rr_arb_tree_151 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                 axi_AW_allocator_140 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                 axi_node_arbiter__parameterized0_144 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                   stream_arbiter__parameterized0_145 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                         stream_arbiter_flushable__parameterized0_146 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                      rr_arb_tree__parameterized0_147 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                 axi_DW_allocator_141 |         42 |         42 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (DW_ALLOC)                                                      |                                                                                 axi_DW_allocator_141 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                          fifo_v2_142 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                          fifo_v3_143 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[1].REQ_BLOCK                                         |                                                                                 axi_request_block_10 |         53 |         53 |       0 |    0 |    35 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                 axi_AR_allocator_126 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                 axi_node_arbiter_135 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                   stream_arbiter_136 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                         stream_arbiter_flushable_137 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                      rr_arb_tree_138 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                 axi_AW_allocator_127 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                 axi_node_arbiter__parameterized0_131 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                   stream_arbiter__parameterized0_132 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                         stream_arbiter_flushable__parameterized0_133 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                      rr_arb_tree__parameterized0_134 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                 axi_DW_allocator_128 |         42 |         42 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (DW_ALLOC)                                                      |                                                                                 axi_DW_allocator_128 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                          fifo_v2_129 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                          fifo_v3_130 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[2].REQ_BLOCK                                         |                                                                                 axi_request_block_11 |         37 |         37 |       0 |    0 |    28 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                 axi_AR_allocator_113 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                 axi_node_arbiter_122 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                   stream_arbiter_123 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                         stream_arbiter_flushable_124 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                      rr_arb_tree_125 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                 axi_AW_allocator_114 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                 axi_node_arbiter__parameterized0_118 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                   stream_arbiter__parameterized0_119 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                         stream_arbiter_flushable__parameterized0_120 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                      rr_arb_tree__parameterized0_121 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                 axi_DW_allocator_115 |         35 |         35 |       0 |    0 |    26 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                          fifo_v2_116 |         35 |         35 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                          fifo_v3_117 |         35 |         35 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[3].REQ_BLOCK                                         |                                                                                 axi_request_block_12 |         37 |         37 |       0 |    0 |    28 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                 axi_AR_allocator_100 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                 axi_node_arbiter_109 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                   stream_arbiter_110 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                         stream_arbiter_flushable_111 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                      rr_arb_tree_112 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                 axi_AW_allocator_101 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                 axi_node_arbiter__parameterized0_105 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                   stream_arbiter__parameterized0_106 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                         stream_arbiter_flushable__parameterized0_107 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                      rr_arb_tree__parameterized0_108 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                 axi_DW_allocator_102 |         35 |         35 |       0 |    0 |    26 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                          fifo_v2_103 |         35 |         35 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                          fifo_v3_104 |         35 |         35 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[4].REQ_BLOCK                                         |                                                                                 axi_request_block_13 |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                  axi_AR_allocator_87 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                  axi_node_arbiter_96 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                    stream_arbiter_97 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                          stream_arbiter_flushable_98 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                       rr_arb_tree_99 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                  axi_AW_allocator_88 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                  axi_node_arbiter__parameterized0_92 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                    stream_arbiter__parameterized0_93 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                          stream_arbiter_flushable__parameterized0_94 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                       rr_arb_tree__parameterized0_95 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                  axi_DW_allocator_89 |         42 |         42 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (DW_ALLOC)                                                      |                                                                                  axi_DW_allocator_89 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                           fifo_v2_90 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                           fifo_v3_91 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[5].REQ_BLOCK                                         |                                                                                 axi_request_block_14 |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                  axi_AR_allocator_74 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                  axi_node_arbiter_83 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                    stream_arbiter_84 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                          stream_arbiter_flushable_85 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                       rr_arb_tree_86 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                  axi_AW_allocator_75 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                  axi_node_arbiter__parameterized0_79 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                    stream_arbiter__parameterized0_80 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                          stream_arbiter_flushable__parameterized0_81 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                       rr_arb_tree__parameterized0_82 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                  axi_DW_allocator_76 |         42 |         42 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (DW_ALLOC)                                                      |                                                                                  axi_DW_allocator_76 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                           fifo_v2_77 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                           fifo_v3_78 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[6].REQ_BLOCK                                         |                                                                                 axi_request_block_15 |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                  axi_AR_allocator_61 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                  axi_node_arbiter_70 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                    stream_arbiter_71 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                          stream_arbiter_flushable_72 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                       rr_arb_tree_73 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                  axi_AW_allocator_62 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                  axi_node_arbiter__parameterized0_66 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                    stream_arbiter__parameterized0_67 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                          stream_arbiter_flushable__parameterized0_68 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                       rr_arb_tree__parameterized0_69 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                  axi_DW_allocator_63 |         42 |         42 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (DW_ALLOC)                                                      |                                                                                  axi_DW_allocator_63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                           fifo_v2_64 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                           fifo_v3_65 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[7].REQ_BLOCK                                         |                                                                                 axi_request_block_16 |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                  axi_AR_allocator_48 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                  axi_node_arbiter_57 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                    stream_arbiter_58 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                          stream_arbiter_flushable_59 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                       rr_arb_tree_60 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                  axi_AW_allocator_49 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                  axi_node_arbiter__parameterized0_53 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                    stream_arbiter__parameterized0_54 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                          stream_arbiter_flushable__parameterized0_55 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                       rr_arb_tree__parameterized0_56 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                  axi_DW_allocator_50 |         42 |         42 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (DW_ALLOC)                                                      |                                                                                  axi_DW_allocator_50 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                           fifo_v2_51 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                           fifo_v3_52 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[8].REQ_BLOCK                                         |                                                                                 axi_request_block_17 |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                  axi_AR_allocator_35 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                  axi_node_arbiter_44 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                    stream_arbiter_45 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                          stream_arbiter_flushable_46 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                       rr_arb_tree_47 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                  axi_AW_allocator_36 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                  axi_node_arbiter__parameterized0_40 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                    stream_arbiter__parameterized0_41 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                          stream_arbiter_flushable__parameterized0_42 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                       rr_arb_tree__parameterized0_43 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                  axi_DW_allocator_37 |         42 |         42 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (DW_ALLOC)                                                      |                                                                                  axi_DW_allocator_37 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                           fifo_v2_38 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                           fifo_v3_39 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _REQ_BLOCK_GEN[9].REQ_BLOCK                                         |                                                                                 axi_request_block_18 |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|           AR_ALLOCATOR                                                      |                                                                                     axi_AR_allocator |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                                     axi_node_arbiter |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                                       stream_arbiter |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                                             stream_arbiter_flushable |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                                          rr_arb_tree |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           AW_ALLOCATOR                                                      |                                                                                     axi_AW_allocator |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_arbiter                                                       |                                                                     axi_node_arbiter__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                       stream_arbiter__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                             stream_arbiter_flushable__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                          rr_arb_tree__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           DW_ALLOC                                                          |                                                                                     axi_DW_allocator |         42 |         42 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (DW_ALLOC)                                                      |                                                                                     axi_DW_allocator |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                                              fifo_v2 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                                              fifo_v3 |         42 |         42 |       0 |    0 |    26 |      0 |      0 |          0 |
|         _RESP_BLOCK_GEN[0].RESP_BLOCK                                       |                                                                                   axi_response_block |        691 |        691 |       0 |    0 |   157 |      0 |      0 |          0 |
|           (_RESP_BLOCK_GEN[0].RESP_BLOCK)                                   |                                                                                   axi_response_block |        256 |        256 |       0 |    0 |     0 |      0 |      0 |          0 |
|           AR_ADDR_DEC                                                       |                                                                            axi_address_decoder_AR_20 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           AW_ADDR_DEC                                                       |                                                                            axi_address_decoder_AW_21 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           BR_ALLOC                                                          |                                                                                  axi_BR_allocator_22 |        323 |        323 |       0 |    0 |    38 |      0 |      0 |          0 |
|             (BR_ALLOC)                                                      |                                                                                  axi_BR_allocator_22 |         41 |         41 |       0 |    0 |    23 |      0 |      0 |          0 |
|             ARBITER.i_arbiter                                               |                                                                  axi_node_arbiter__parameterized2_31 |        282 |        282 |       0 |    0 |    15 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                    stream_arbiter__parameterized2_32 |        282 |        282 |       0 |    0 |    15 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                          stream_arbiter_flushable__parameterized2_33 |        282 |        282 |       0 |    0 |    15 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                       rr_arb_tree__parameterized2_34 |        282 |        282 |       0 |    0 |    15 |      0 |      0 |          0 |
|           BW_ALLOC                                                          |                                                                                  axi_BW_allocator_23 |         56 |         56 |       0 |    0 |    26 |      0 |      0 |          0 |
|             (BW_ALLOC)                                                      |                                                                                  axi_BW_allocator_23 |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|             ARBITER.i_arbiter                                               |                                                                  axi_node_arbiter__parameterized1_27 |         39 |         39 |       0 |    0 |    15 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                    stream_arbiter__parameterized1_28 |         39 |         39 |       0 |    0 |    15 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                          stream_arbiter_flushable__parameterized1_29 |         39 |         39 |       0 |    0 |    15 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                       rr_arb_tree__parameterized1_30 |         39 |         39 |       0 |    0 |    15 |      0 |      0 |          0 |
|           DW_ADDR_DEC                                                       |                                                                            axi_address_decoder_DW_24 |         51 |         51 |       0 |    0 |    90 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                           fifo_v2__parameterized0_25 |         51 |         51 |       0 |    0 |    90 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                           fifo_v3__parameterized0_26 |         51 |         51 |       0 |    0 |    90 |      0 |      0 |          0 |
|         _RESP_BLOCK_GEN[1].RESP_BLOCK                                       |                                                                                axi_response_block_19 |        645 |        645 |       0 |    0 |   144 |      0 |      0 |          0 |
|           (_RESP_BLOCK_GEN[1].RESP_BLOCK)                                   |                                                                                axi_response_block_19 |        246 |        246 |       0 |    0 |     0 |      0 |      0 |          0 |
|           AR_ADDR_DEC                                                       |                                                                               axi_address_decoder_AR |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           AW_ADDR_DEC                                                       |                                                                               axi_address_decoder_AW |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           BR_ALLOC                                                          |                                                                                     axi_BR_allocator |        302 |        302 |       0 |    0 |    26 |      0 |      0 |          0 |
|             (BR_ALLOC)                                                      |                                                                                     axi_BR_allocator |         30 |         30 |       0 |    0 |    12 |      0 |      0 |          0 |
|             ARBITER.i_arbiter                                               |                                                                     axi_node_arbiter__parameterized2 |        272 |        272 |       0 |    0 |    14 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                       stream_arbiter__parameterized2 |        272 |        272 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                             stream_arbiter_flushable__parameterized2 |        272 |        272 |       0 |    0 |    14 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                          rr_arb_tree__parameterized2 |        272 |        272 |       0 |    0 |    14 |      0 |      0 |          0 |
|           BW_ALLOC                                                          |                                                                                     axi_BW_allocator |         41 |         41 |       0 |    0 |    25 |      0 |      0 |          0 |
|             (BW_ALLOC)                                                      |                                                                                     axi_BW_allocator |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|             ARBITER.i_arbiter                                               |                                                                     axi_node_arbiter__parameterized1 |         24 |         24 |       0 |    0 |    14 |      0 |      0 |          0 |
|               i_arb_inp                                                     |                                                                       stream_arbiter__parameterized1 |         24 |         24 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 i_arb                                                       |                                                             stream_arbiter_flushable__parameterized1 |         24 |         24 |       0 |    0 |    14 |      0 |      0 |          0 |
|                   gen_rr_arb.i_arbiter                                      |                                                                          rr_arb_tree__parameterized1 |         24 |         24 |       0 |    0 |    14 |      0 |      0 |          0 |
|           DW_ADDR_DEC                                                       |                                                                               axi_address_decoder_DW |         51 |         51 |       0 |    0 |    90 |      0 |      0 |          0 |
|             MASTER_ID_FIFO                                                  |                                                                              fifo_v2__parameterized0 |         51 |         51 |       0 |    0 |    90 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                              fifo_v3__parameterized0 |         51 |         51 |       0 |    0 |    90 |      0 |      0 |          0 |
|   i_bootrom                                                                 |                                                                                              bootrom |         65 |         65 |       0 |    0 |     9 |      2 |      0 |          0 |
|   i_clint                                                                   |                                                                                                clint |        178 |        178 |       0 |    0 |   151 |      0 |      0 |          0 |
|     (i_clint)                                                               |                                                                                                clint |         32 |         32 |       0 |    0 |   129 |      0 |      0 |          0 |
|     axi_lite_interface_i                                                    |                                                                                   axi_lite_interface |        145 |        145 |       0 |    0 |    19 |      0 |      0 |          0 |
|     i_sync_edge                                                             |                                                                                     clint_sync_wedge |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       (i_sync_edge)                                                         |                                                                                     clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       i_sync                                                                |                                                                                           clint_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_dm_axi2mem                                                              |                                                                                              axi2mem |        255 |        255 |       0 |    0 |    44 |      0 |      0 |          0 |
|   i_dm_axi_master                                                           |                                                                                       axi_adapter_32 |         52 |         52 |       0 |    0 |    37 |      0 |      0 |          0 |
|   i_dm_top                                                                  |                                                                                               dm_top |        569 |        569 |       0 |    0 |   676 |      0 |      0 |          0 |
|     i_dm_csrs                                                               |                                                                                              dm_csrs |        421 |        421 |       0 |    0 |   598 |      0 |      0 |          0 |
|       (i_dm_csrs)                                                           |                                                                                              dm_csrs |        267 |        267 |       0 |    0 |   530 |      0 |      0 |          0 |
|       i_fifo                                                                |                                                                              fifo_v2__parameterized1 |        154 |        154 |       0 |    0 |    68 |      0 |      0 |          0 |
|         i_fifo_v3                                                           |                                                                              fifo_v3__parameterized1 |        154 |        154 |       0 |    0 |    68 |      0 |      0 |          0 |
|     i_dm_mem                                                                |                                                                                               dm_mem |         97 |         97 |       0 |    0 |    75 |      0 |      0 |          0 |
|       (i_dm_mem)                                                            |                                                                                               dm_mem |         12 |         12 |       0 |    0 |    70 |      0 |      0 |          0 |
|       i_debug_rom                                                           |                                                                                            debug_rom |         85 |         85 |       0 |    0 |     5 |      0 |      0 |          0 |
|     i_dm_sba                                                                |                                                                                               dm_sba |         51 |         51 |       0 |    0 |     3 |      0 |      0 |          0 |
|   i_dmi_jtag                                                                |                                                                                             dmi_jtag |        425 |        425 |       0 |    0 |   339 |      0 |      0 |          0 |
|     (i_dmi_jtag)                                                            |                                                                                             dmi_jtag |          0 |          0 |       0 |    0 |    83 |      0 |      0 |          0 |
|     i_dmi_cdc                                                               |                                                                                              dmi_cdc |        301 |        301 |       0 |    0 |   164 |      0 |      0 |          0 |
|       i_cdc_req                                                             |                                                                                           cdc_2phase |        261 |        261 |       0 |    0 |    89 |      0 |      0 |          0 |
|         i_dst                                                               |                                                                                       cdc_2phase_dst |        258 |        258 |       0 |    0 |    45 |      0 |      0 |          0 |
|         i_src                                                               |                                                                                       cdc_2phase_src |          3 |          3 |       0 |    0 |    44 |      0 |      0 |          0 |
|       i_cdc_resp                                                            |                                                                           cdc_2phase__parameterized0 |         40 |         40 |       0 |    0 |    75 |      0 |      0 |          0 |
|         i_dst                                                               |                                                                       cdc_2phase_dst__parameterized0 |         36 |         36 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_src                                                               |                                                                       cdc_2phase_src__parameterized0 |          4 |          4 |       0 |    0 |    37 |      0 |      0 |          0 |
|     i_dmi_jtag_tap                                                          |                                                                                         dmi_jtag_tap |        124 |        124 |       0 |    0 |    92 |      0 |      0 |          0 |
|   i_rstgen_main                                                             |                                                                                               rstgen |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_rstgen_bypass                                                         |                                                                                        rstgen_bypass |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_blk_mem_gen                                                        |                                                                                     xlnx_blk_mem_gen |        684 |        584 |       4 |   96 |   577 |     48 |      0 |          0 |
|     U0                                                                      |                                                                  xlnx_blk_mem_gen_blk_mem_gen_v8_4_4 |        684 |        584 |       4 |   96 |   577 |     48 |      0 |          0 |
|       inst_blk_mem_gen                                                      |                                                            xlnx_blk_mem_gen_blk_mem_gen_v8_4_4_synth |        684 |        584 |       4 |   96 |   577 |     48 |      0 |          0 |
|         gnbram.gaxibmg.axi_blk_mem_gen                                      |                                                                     xlnx_blk_mem_gen_blk_mem_gen_top |        414 |        318 |       0 |   96 |   483 |     48 |      0 |          0 |
|           valid.cstr                                                        |                                                            xlnx_blk_mem_gen_blk_mem_gen_generic_cstr |        414 |        318 |       0 |   96 |   483 |     48 |      0 |          0 |
|             has_mux_b.B                                                     |                                                     xlnx_blk_mem_gen_blk_mem_gen_mux__parameterized0 |        128 |        128 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ramloop[0].ram.r                                                |                                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[0].ram.r)                                            |                                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[10].ram.r                                               |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized9 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[10].ram.r)                                           |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized9 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized9 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[11].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized10 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[11].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized10 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized10 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[12].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized11 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[12].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized11 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized11 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[13].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized12 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[13].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized12 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized12 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[14].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized13 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[14].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized13 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized13 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[15].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized14 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[15].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized14 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized14 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[16].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized15 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[16].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized15 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized15 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[17].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized16 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[17].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized16 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized16 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[18].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized17 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[18].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized17 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized17 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[19].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized18 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[19].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized18 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized18 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[1].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized0 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[1].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized0 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized0 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[20].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized19 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[20].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized19 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized19 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[21].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized20 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[21].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized20 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized20 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[22].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized21 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[22].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized21 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized21 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[23].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized22 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[23].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized22 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized22 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[24].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized23 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[24].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized23 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized23 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[25].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized24 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[25].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized24 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized24 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[26].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized25 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[26].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized25 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized25 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[27].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized26 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[27].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized26 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized26 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[28].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized27 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[28].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized27 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized27 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[29].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized28 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[29].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized28 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized28 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[2].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized1 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[2].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized1 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized1 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[30].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized29 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[30].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized29 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized29 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[31].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized30 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[31].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized30 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized30 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[32].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized31 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[32].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized31 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized31 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[33].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized32 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[33].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized32 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized32 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[34].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized33 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[34].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized33 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized33 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[35].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized34 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[35].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized34 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized34 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[36].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized35 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[36].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized35 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized35 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[37].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized36 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[37].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized36 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized36 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[38].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized37 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[38].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized37 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized37 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[39].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized38 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[39].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized38 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized38 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[3].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized2 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[3].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized2 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized2 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[40].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized39 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[40].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized39 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized39 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[41].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized40 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[41].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized40 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized40 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[42].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized41 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[42].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized41 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized41 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[43].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized42 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[43].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized42 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized42 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[44].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized43 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[44].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized43 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized43 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[45].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized44 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[45].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized44 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized44 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[46].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized45 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[46].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized45 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized45 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[47].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized46 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[47].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized46 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                      xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized46 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[4].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized3 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[4].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized3 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized3 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[5].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized4 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[5].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized4 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized4 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[6].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized5 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[6].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized5 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized5 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[7].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized6 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[7].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized6 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized6 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[8].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized7 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[8].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized7 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized7 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[9].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized8 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[9].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized8 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_init.ram                                                 |                                       xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper_init__parameterized8 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gnbram.gaxibmg.axi_rd_sm                                            |                                                            xlnx_blk_mem_gen_blk_mem_axi_read_wrapper |        141 |        141 |       0 |    0 |    43 |      0 |      0 |          0 |
|           (gnbram.gaxibmg.axi_rd_sm)                                        |                                                            xlnx_blk_mem_gen_blk_mem_axi_read_wrapper |          9 |          9 |       0 |    0 |    37 |      0 |      0 |          0 |
|           axi_read_fsm                                                      |                                                                xlnx_blk_mem_gen_blk_mem_axi_read_fsm |        132 |        132 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gnbram.gaxibmg.axi_wr_fsm                                           |                                                           xlnx_blk_mem_gen_blk_mem_axi_write_wrapper |        129 |        125 |       4 |    0 |    51 |      0 |      0 |          0 |
|           (gnbram.gaxibmg.axi_wr_fsm)                                       |                                                           xlnx_blk_mem_gen_blk_mem_axi_write_wrapper |         33 |         29 |       4 |    0 |    47 |      0 |      0 |          0 |
|           axi_wr_fsm                                                        |                                                               xlnx_blk_mem_gen_blk_mem_axi_write_fsm |         96 |         96 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_clk_gen                                                            |                                                                                         xlnx_clk_gen |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                    |                                                                    xlnx_clk_gen_xlnx_clk_gen_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


