Command: synth_design -mode out_of_context -flatten_hierarchy full -top dfadd -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30817 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.211 ; gain = 166.137 ; free physical = 7332 ; free virtual = 31702
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dfadd' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:34]
INFO: [Synth 8-638] synthesizing module 'memory_controller' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:111]
	Parameter latency bound to: 2 - type: integer 
	Parameter ram_latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_dual_port' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5446]
	Parameter width_a bound to: 32 - type: integer 
	Parameter width_b bound to: 32 - type: integer 
	Parameter widthad_a bound to: 1 - type: integer 
	Parameter widthad_b bound to: 1 - type: integer 
	Parameter numwords_a bound to: 1 - type: integer 
	Parameter numwords_b bound to: 1 - type: integer 
	Parameter init_file bound to: float_exception_flags.mif - type: string 
	Parameter width_be_a bound to: 1 - type: integer 
	Parameter width_be_b bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_COL bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'float_exception_flags.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5495]
INFO: [Synth 8-256] done synthesizing module 'ram_dual_port' (1#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5446]
INFO: [Synth 8-638] synthesizing module 'rom_dual_port' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5547]
	Parameter width_a bound to: 64 - type: integer 
	Parameter width_b bound to: 64 - type: integer 
	Parameter widthad_a bound to: 6 - type: integer 
	Parameter widthad_b bound to: 6 - type: integer 
	Parameter numwords_a bound to: 46 - type: integer 
	Parameter numwords_b bound to: 46 - type: integer 
	Parameter init_file bound to: a_input.mif - type: string 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'a_input.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5579]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
INFO: [Synth 8-256] done synthesizing module 'rom_dual_port' (2#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5547]
INFO: [Synth 8-638] synthesizing module 'rom_dual_port__parameterized0' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5547]
	Parameter width_a bound to: 64 - type: integer 
	Parameter width_b bound to: 64 - type: integer 
	Parameter widthad_a bound to: 6 - type: integer 
	Parameter widthad_b bound to: 6 - type: integer 
	Parameter numwords_a bound to: 46 - type: integer 
	Parameter numwords_b bound to: 46 - type: integer 
	Parameter init_file bound to: b_input.mif - type: string 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'b_input.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5579]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
INFO: [Synth 8-256] done synthesizing module 'rom_dual_port__parameterized0' (2#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5547]
INFO: [Synth 8-638] synthesizing module 'rom_dual_port__parameterized1' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5547]
	Parameter width_a bound to: 64 - type: integer 
	Parameter width_b bound to: 64 - type: integer 
	Parameter widthad_a bound to: 6 - type: integer 
	Parameter widthad_b bound to: 6 - type: integer 
	Parameter numwords_a bound to: 46 - type: integer 
	Parameter numwords_b bound to: 46 - type: integer 
	Parameter init_file bound to: z_output.mif - type: string 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'z_output.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5579]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5575]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'rom_dual_port__parameterized1' (2#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5547]
INFO: [Synth 8-638] synthesizing module 'rom_dual_port__parameterized2' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5547]
	Parameter width_a bound to: 32 - type: integer 
	Parameter width_b bound to: 32 - type: integer 
	Parameter widthad_a bound to: 8 - type: integer 
	Parameter widthad_b bound to: 8 - type: integer 
	Parameter numwords_a bound to: 256 - type: integer 
	Parameter numwords_b bound to: 256 - type: integer 
	Parameter init_file bound to: countLeadingZeros32countLeadingZerosHigh.mif - type: string 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'countLeadingZeros32countLeadingZerosHigh.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5579]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'rom_dual_port__parameterized2' (2#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:5547]
INFO: [Synth 8-256] done synthesizing module 'memory_controller' (3#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:111]
INFO: [Synth 8-638] synthesizing module 'main' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:1673]
	Parameter LEGUP_0 bound to: 7'b0000000 
	Parameter LEGUP_F_main_BB__1_1 bound to: 7'b0000001 
	Parameter LEGUP_F_main_BB__1_2 bound to: 7'b0000010 
	Parameter LEGUP_F_main_BB__1_3 bound to: 7'b0000011 
	Parameter LEGUP_F_main_BB__15_4 bound to: 7'b0000100 
	Parameter LEGUP_F_main_BB__21_5 bound to: 7'b0000101 
	Parameter LEGUP_F_main_BB__23_6 bound to: 7'b0000110 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i10ii_7 bound to: 7'b0000111 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i10ii_8 bound to: 7'b0001000 
	Parameter LEGUP_F_main_BB__27_9 bound to: 7'b0001001 
	Parameter LEGUP_F_main_BB__33_10 bound to: 7'b0001010 
	Parameter LEGUP_F_main_BB__35_11 bound to: 7'b0001011 
	Parameter LEGUP_F_main_BB__45_12 bound to: 7'b0001100 
	Parameter LEGUP_F_main_BB__48_13 bound to: 7'b0001101 
	Parameter LEGUP_F_main_BB__50_14 bound to: 7'b0001110 
	Parameter LEGUP_F_main_BB__52_15 bound to: 7'b0001111 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i1ii_16 bound to: 7'b0010000 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i1ii_17 bound to: 7'b0010001 
	Parameter LEGUP_F_main_BB__56_18 bound to: 7'b0010010 
	Parameter LEGUP_F_main_BB__59_19 bound to: 7'b0010011 
	Parameter LEGUP_F_main_BB__66_20 bound to: 7'b0010100 
	Parameter LEGUP_F_main_BB__68_21 bound to: 7'b0010101 
	Parameter LEGUP_F_main_BB__77_22 bound to: 7'b0010110 
	Parameter LEGUP_F_main_BB__80_23 bound to: 7'b0010111 
	Parameter LEGUP_F_main_BB__81_24 bound to: 7'b0011000 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1ii4i_25 bound to: 7'b0011001 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1ii4i_26 bound to: 7'b0011010 
	Parameter LEGUP_F_main_BB__86_27 bound to: 7'b0011011 
	Parameter LEGUP_F_main_BB__91_28 bound to: 7'b0011100 
	Parameter LEGUP_F_main_BB_shift64RightJammingexit9ii_29 bound to: 7'b0011101 
	Parameter LEGUP_F_main_BB_shift64RightJammingexit9ii_30 bound to: 7'b0011110 
	Parameter LEGUP_F_main_BB_shift64RightJammingexit9ii_31 bound to: 7'b0011111 
	Parameter LEGUP_F_main_BB__101_32 bound to: 7'b0100000 
	Parameter LEGUP_F_main_BB__101_34 bound to: 7'b0100010 
	Parameter LEGUP_F_main_BB__103_35 bound to: 7'b0100011 
	Parameter LEGUP_F_main_BB__109_36 bound to: 7'b0100100 
	Parameter LEGUP_F_main_BB__111_37 bound to: 7'b0100101 
	Parameter LEGUP_F_main_BB__112_38 bound to: 7'b0100110 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i11ii_39 bound to: 7'b0100111 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i11ii_40 bound to: 7'b0101000 
	Parameter LEGUP_F_main_BB__117_41 bound to: 7'b0101001 
	Parameter LEGUP_F_main_BB__117_42 bound to: 7'b0101010 
	Parameter LEGUP_F_main_BB__117_43 bound to: 7'b0101011 
	Parameter LEGUP_F_main_BB__117_44 bound to: 7'b0101100 
	Parameter LEGUP_F_main_BB__120_45 bound to: 7'b0101101 
	Parameter LEGUP_F_main_BB__121_46 bound to: 7'b0101110 
	Parameter LEGUP_F_main_BB__123_47 bound to: 7'b0101111 
	Parameter LEGUP_F_main_BB__125_48 bound to: 7'b0110000 
	Parameter LEGUP_F_main_BB__127_49 bound to: 7'b0110001 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i4ii_50 bound to: 7'b0110010 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i4ii_51 bound to: 7'b0110011 
	Parameter LEGUP_F_main_BB__131_52 bound to: 7'b0110100 
	Parameter LEGUP_F_main_BB__136_53 bound to: 7'b0110101 
	Parameter LEGUP_F_main_BB__143_54 bound to: 7'b0110110 
	Parameter LEGUP_F_main_BB__145_55 bound to: 7'b0110111 
	Parameter LEGUP_F_main_BB__154_56 bound to: 7'b0111000 
	Parameter LEGUP_F_main_BB_shift64RightJammingexit3ii_57 bound to: 7'b0111001 
	Parameter LEGUP_F_main_BB__158_58 bound to: 7'b0111010 
	Parameter LEGUP_F_main_BB__163_59 bound to: 7'b0111011 
	Parameter LEGUP_F_main_BB__165_60 bound to: 7'b0111100 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1iii_61 bound to: 7'b0111101 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1iii_62 bound to: 7'b0111110 
	Parameter LEGUP_F_main_BB__169_63 bound to: 7'b0111111 
	Parameter LEGUP_F_main_BB__175_64 bound to: 7'b1000000 
	Parameter LEGUP_F_main_BB__177_65 bound to: 7'b1000001 
	Parameter LEGUP_F_main_BB__187_66 bound to: 7'b1000010 
	Parameter LEGUP_F_main_BB_shift64RightJammingexitii_67 bound to: 7'b1000011 
	Parameter LEGUP_F_main_BB__191_68 bound to: 7'b1000100 
	Parameter LEGUP_F_main_BB__195_69 bound to: 7'b1000101 
	Parameter LEGUP_F_main_BB__195_70 bound to: 7'b1000110 
	Parameter LEGUP_F_main_BB__202_71 bound to: 7'b1000111 
	Parameter LEGUP_F_main_BB_normalizeRoundAndPackFloat64exitii_72 bound to: 7'b1001000 
	Parameter LEGUP_F_main_BB_normalizeRoundAndPackFloat64exitii_73 bound to: 7'b1001001 
	Parameter LEGUP_F_main_BB_normalizeRoundAndPackFloat64exitii_74 bound to: 7'b1001010 
	Parameter LEGUP_F_main_BB_normalizeRoundAndPackFloat64exitii_76 bound to: 7'b1001100 
	Parameter LEGUP_F_main_BB_float64_addexit_77 bound to: 7'b1001101 
	Parameter LEGUP_F_main_BB_float64_addexit_78 bound to: 7'b1001110 
	Parameter LEGUP_F_main_BB_float64_addexit_79 bound to: 7'b1001111 
	Parameter LEGUP_F_main_BB__221_80 bound to: 7'b1010000 
	Parameter LEGUP_F_main_BB__224_81 bound to: 7'b1010001 
	Parameter LEGUP_F_main_BB__226_82 bound to: 7'b1010010 
	Parameter LEGUP_F_main_BB__228_83 bound to: 7'b1010011 
	Parameter tag_offset bound to: 9'b000000000 
	Parameter tag_addr_offset bound to: 32'b00000000000000000000000000000000 
	Parameter LEGUP_function_call_33 bound to: 7'b0100001 
	Parameter LEGUP_function_call_75 bound to: 7'b1001011 
INFO: [Synth 8-638] synthesizing module 'roundAndPackFloat64' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:532]
	Parameter LEGUP_0 bound to: 5'b00000 
	Parameter LEGUP_F_roundAndPackFloat64_BB__0_1 bound to: 5'b00001 
	Parameter LEGUP_F_roundAndPackFloat64_BB__4_2 bound to: 5'b00010 
	Parameter LEGUP_F_roundAndPackFloat64_BB__6_3 bound to: 5'b00011 
	Parameter LEGUP_F_roundAndPackFloat64_BB__8_4 bound to: 5'b00100 
	Parameter LEGUP_F_roundAndPackFloat64_BB__11_5 bound to: 5'b00101 
	Parameter LEGUP_F_roundAndPackFloat64_BB__11_6 bound to: 5'b00110 
	Parameter LEGUP_F_roundAndPackFloat64_BB__11_7 bound to: 5'b00111 
	Parameter LEGUP_F_roundAndPackFloat64_BB__11_8 bound to: 5'b01000 
	Parameter LEGUP_F_roundAndPackFloat64_BB__17_9 bound to: 5'b01001 
	Parameter LEGUP_F_roundAndPackFloat64_BB__19_10 bound to: 5'b01010 
	Parameter LEGUP_F_roundAndPackFloat64_BB__21_11 bound to: 5'b01011 
	Parameter LEGUP_F_roundAndPackFloat64_BB__31_12 bound to: 5'b01100 
	Parameter LEGUP_F_roundAndPackFloat64_BB_shift64RightJammingexit_13 bound to: 5'b01101 
	Parameter LEGUP_F_roundAndPackFloat64_BB__36_14 bound to: 5'b01110 
	Parameter LEGUP_F_roundAndPackFloat64_BB__36_15 bound to: 5'b01111 
	Parameter LEGUP_F_roundAndPackFloat64_BB__36_16 bound to: 5'b10000 
	Parameter LEGUP_F_roundAndPackFloat64_BB__36_17 bound to: 5'b10001 
	Parameter LEGUP_F_roundAndPackFloat64_BB_thread_18 bound to: 5'b10010 
	Parameter LEGUP_F_roundAndPackFloat64_BB__40_19 bound to: 5'b10011 
	Parameter LEGUP_F_roundAndPackFloat64_BB__40_20 bound to: 5'b10100 
	Parameter LEGUP_F_roundAndPackFloat64_BB__40_21 bound to: 5'b10101 
	Parameter LEGUP_F_roundAndPackFloat64_BB__40_22 bound to: 5'b10110 
	Parameter LEGUP_F_roundAndPackFloat64_BB_thread6_23 bound to: 5'b10111 
	Parameter LEGUP_F_roundAndPackFloat64_BB_thread6_24 bound to: 5'b11000 
	Parameter LEGUP_F_roundAndPackFloat64_BB__57_25 bound to: 5'b11001 
	Parameter tag_offset bound to: 9'b000000000 
	Parameter tag_addr_offset bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:698]
INFO: [Synth 8-256] done synthesizing module 'roundAndPackFloat64' (4#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:532]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:2181]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_195_asinkiiii_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:4427]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_195_198_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:4422]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_1_10_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:2615]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_1_12_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:2640]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_1_7_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:2600]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:1673]
INFO: [Synth 8-256] done synthesizing module 'dfadd' (6#1) [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:34]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port clk2x
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port clk1x_follower
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[63]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[62]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[61]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[60]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[59]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[58]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[57]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[56]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[55]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[54]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[53]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[52]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[51]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[50]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[49]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[48]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[47]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[46]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[45]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[44]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[43]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[42]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[41]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[40]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[39]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[38]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[37]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[36]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[35]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[34]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[33]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[32]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[63]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[62]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[61]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[60]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[59]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[58]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[57]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[56]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[55]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[54]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[53]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[52]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[51]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[50]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[49]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[48]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[47]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[46]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[45]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[44]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[43]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[42]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[41]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[40]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[39]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[38]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[37]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[36]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[35]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[34]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[33]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[32]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[31]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[30]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[29]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[28]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[27]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[26]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[25]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[24]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[23]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[22]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[21]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[20]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[19]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[18]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[17]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[16]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[15]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[14]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[13]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[12]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[11]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[10]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[9]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[8]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[7]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[6]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[5]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[4]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[3]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[2]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[1]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[0]
WARNING: [Synth 8-3331] design memory_controller has unconnected port memory_controller_address_a[22]
WARNING: [Synth 8-3331] design memory_controller has unconnected port memory_controller_address_a[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.648 ; gain = 222.574 ; free physical = 7270 ; free virtual = 31641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.648 ; gain = 222.574 ; free physical = 7270 ; free virtual = 31641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.652 ; gain = 230.578 ; free physical = 7270 ; free virtual = 31641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'roundAndPackFloat64'
INFO: [Synth 8-5546] ROM "memory_controller_enable_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_0_1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_shift64RightJammingexit_34_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_thread6_50_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:4362]
INFO: [Synth 8-5546] ROM "main_1_scevgep_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_1_3_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_15_17_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i10ii_26_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_27_30_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i1ii_55_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_59_62_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1ii4i_85_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_99_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_100_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_101_102_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_103_105_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i11ii_116_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i4ii_130_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_136_139_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1iii_168_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_169_172_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_196_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_aiiiii_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_209_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_214_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_218_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_220_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_1_scevgep_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_1_3_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_15_17_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i10ii_26_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_27_30_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i1ii_55_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_59_62_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1ii4i_85_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_99_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_100_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_101_102_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_103_105_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i11ii_116_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i4ii_130_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_136_139_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1iii_168_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_169_172_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_196_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_aiiiii_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_209_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_214_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_218_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_220_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_195_iiiii_reg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_normalizeRoundAndPackFloat64exitii_209_reg1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 LEGUP_0 |                            00000 |                            00000
LEGUP_F_roundAndPackFloat64_BB__0_1 |                            00001 |                            00001
LEGUP_F_roundAndPackFloat64_BB__4_2 |                            00010 |                            00010
LEGUP_F_roundAndPackFloat64_BB__6_3 |                            10111 |                            00011
LEGUP_F_roundAndPackFloat64_BB__8_4 |                            11000 |                            00100
LEGUP_F_roundAndPackFloat64_BB__11_5 |                            00100 |                            00101
LEGUP_F_roundAndPackFloat64_BB__11_6 |                            00101 |                            00110
LEGUP_F_roundAndPackFloat64_BB__11_7 |                            00110 |                            00111
LEGUP_F_roundAndPackFloat64_BB__11_8 |                            00111 |                            01000
LEGUP_F_roundAndPackFloat64_BB__17_9 |                            01001 |                            01001
LEGUP_F_roundAndPackFloat64_BB__19_10 |                            01010 |                            01010
LEGUP_F_roundAndPackFloat64_BB__21_11 |                            01011 |                            01011
LEGUP_F_roundAndPackFloat64_BB__31_12 |                            01100 |                            01100
LEGUP_F_roundAndPackFloat64_BB_shift64RightJammingexit_13 |                            01101 |                            01101
LEGUP_F_roundAndPackFloat64_BB__36_14 |                            01110 |                            01110
LEGUP_F_roundAndPackFloat64_BB__36_15 |                            01111 |                            01111
LEGUP_F_roundAndPackFloat64_BB__36_16 |                            10000 |                            10000
LEGUP_F_roundAndPackFloat64_BB__36_17 |                            10001 |                            10001
LEGUP_F_roundAndPackFloat64_BB_thread_18 |                            00011 |                            10010
LEGUP_F_roundAndPackFloat64_BB__40_19 |                            10010 |                            10011
LEGUP_F_roundAndPackFloat64_BB__40_20 |                            10011 |                            10100
LEGUP_F_roundAndPackFloat64_BB__40_21 |                            10100 |                            10101
LEGUP_F_roundAndPackFloat64_BB__40_22 |                            10101 |                            10110
LEGUP_F_roundAndPackFloat64_BB_thread6_23 |                            10110 |                            10111
LEGUP_F_roundAndPackFloat64_BB_thread6_24 |                            11001 |                            11000
LEGUP_F_roundAndPackFloat64_BB__57_25 |                            01000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'roundAndPackFloat64'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.824 ; gain = 342.750 ; free physical = 7163 ; free virtual = 31534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |memory_controller__GB0 |           1|     19491|
|2     |memory_controller__GB1 |           1|     16464|
|3     |main                   |           1|     33029|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 43    
	               32 Bit    Registers := 42    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 36    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 29    
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 1     
	  35 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  85 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 64    
	   6 Input      1 Bit        Muxes := 3     
	  26 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_dual_port 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module rom_dual_port 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module rom_dual_port__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module rom_dual_port__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module rom_dual_port__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module memory_controller 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 12    
Module roundAndPackFloat64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 1     
	  35 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 1     
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 27    
	               32 Bit    Registers := 32    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 24    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 16    
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  85 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1230.824 ; gain = 345.750 ; free physical = 7160 ; free virtual = 31531
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'main_59_64_reg_reg' and it is trimmed from '32' to '6' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:2981]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_136_141_reg_reg' and it is trimmed from '32' to '6' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:3792]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_1_5_reg_reg' and it is trimmed from '64' to '1' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:2576]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_195_aiiiii_reg_reg' and it is trimmed from '32' to '24' bits. [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:4483]
INFO: [Synth 8-5546] ROM "main_1_3_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_103_105_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_136_139_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_169_172_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_196_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_218_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_220_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_15_17_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i10ii_26_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i1ii_55_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1ii4i_85_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_101_102_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i11ii_116_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i4ii_130_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1iii_168_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_214_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_27_30_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_59_62_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_1_scevgep_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_aiiiii_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_start0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_209_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_100_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_99_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'main_1_5_reg_reg[0:0]' into 'main_1_6_reg_reg[0:0]' [/home/sean/vivado_workspace/ooc_dfadd/Sources/hdl/dfadd/dfadd.v:2576]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1260.863 ; gain = 375.789 ; free physical = 7135 ; free virtual = 31506
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1260.863 ; gain = 375.789 ; free physical = 7135 ; free virtual = 31506

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |memory_controller__GB0 |           1|     19939|
|2     |memory_controller__GB1 |           1|     16528|
|3     |main                   |           1|     32523|
+------+-----------------------+------------+----------+
CRITICAL WARNING: [Synth 8-5796] RAM (i_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal float_exception_flags/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_dual_port | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[0]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[0]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[0]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[1]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[1]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[1]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[2]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[2]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[2]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[3]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[3]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[3]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[4]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[4]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[4]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[5]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[5]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[5]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[6]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[6]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[6]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[7]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[7]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[7]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[8]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[8]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[8]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[9]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[9]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[9]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[10]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[10]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[10]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[11]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[11]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[11]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[12]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[12]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[12]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[13]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[13]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[13]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[14]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[14]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[14]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[15]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[15]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[15]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[16]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[16]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[16]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[17]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[17]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[17]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[18]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[18]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[18]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[19]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[19]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[19]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[20]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[20]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[20]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[21]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[21]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[21]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[22]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[22]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[22]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[23]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[23]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[23]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[24]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[24]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[24]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[25]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[25]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[25]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[26]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[26]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[26]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[27]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[27]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[27]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[28]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[28]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[28]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[29]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[29]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[29]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[30]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[30]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[30]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[31]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[31]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[31]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[32]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[32]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[32]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[33]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b_input/\q_a_wire_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a_input/\q_a_wire_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z_output/\q_a_wire_reg[63] )
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[0]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[0]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[1]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[2]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[3]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[4]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[5]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[6]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[7]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[8]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[9]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[10]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[11]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[12]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[13]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[14]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[15]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[16]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[17]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[18]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[19]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[20]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[21]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[22]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[23]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[24]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[25]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[26]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[27]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[28]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[29]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[30]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[31]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[32]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[33]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[34]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[35]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[36]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[37]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[38]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[39]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[40]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[41]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[42]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[43]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[44]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[45]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[46]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[47]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[48]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[49]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[50]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[51]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[52]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[53]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[54]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[55]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[56]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[57]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[58]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[59]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[60]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[61]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[62]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[63]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[1]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[2]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[3]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[4]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[5]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[6]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[7]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[8]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[9]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[10]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[11]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[12]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[13]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[14]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[15]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[16]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[17]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[18]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[19]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[20]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[21]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[22]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[23]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[24]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[25]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[26]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[27]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[28]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[29]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[30]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[31]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[32]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[33]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[34]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[35]) is unused and will be removed from module rom_dual_port.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (countLeadingZeros32countLeadingZerosHigh/\q_a_wire_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/roundAndPackFloat64/\roundAndPackFloat64_11_16_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/roundAndPackFloat64/\roundAndPackFloat64_thread6_55_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (main_inst/roundAndPackFloat64/\roundAndPackFloat64_11_16_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_158_bExp1ii_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_191_aExp1ii_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_195_iiiii_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_15_17_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_103_105_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_1_scevgep_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_27_30_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_59_62_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_195_zExp0ii_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_normalizeRoundAndPackFloat64exitii_shiftCount1iiiii_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_136_139_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_169_172_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_158_160_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_191_192_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_shift64RightJammingexit9ii_94_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (main_inst/\main_normalizeRoundAndPackFloat64exitii_209_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_shift64RightJammingexit3ii_z0i2ii_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_shift64RightJammingexitii_z0iii_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_158_159_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_inst/\main_191_193_reg_reg[63] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7004 ; free virtual = 31375
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7004 ; free virtual = 31375

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |memory_controller__GB0 |           1|       412|
|2     |main                   |           1|     21079|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7004 ; free virtual = 31375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |memory_controller__GB0 |           1|       412|
|2     |main                   |           1|     21079|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inst/main_shift64RightJammingexit9ii_ii_reg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inst/main_1_14_reg_reg[11] )
INFO: [Synth 8-4480] The timing for the instance memory_controller_inst/float_exception_flags/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_controller_inst/float_exception_flags/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7007 ; free virtual = 31378
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7007 ; free virtual = 31378

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7007 ; free virtual = 31378
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop main_inst/main_float64_addexit_0i_reg_reg[63] is being inverted and renamed to main_inst/main_float64_addexit_0i_reg_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7007 ; free virtual = 31378
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7007 ; free virtual = 31378
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7007 ; free virtual = 31378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   294|
|2     |LUT1     |   255|
|3     |LUT2     |   477|
|4     |LUT3     |   602|
|5     |LUT4     |   569|
|6     |LUT5     |   631|
|7     |LUT6     |  1654|
|8     |MUXF7    |    12|
|9     |MUXF8    |     1|
|10    |RAMB36E1 |     1|
|11    |FDRE     |  2020|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  6516|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.934 ; gain = 496.859 ; free physical = 7007 ; free virtual = 31378
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 2312 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1381.934 ; gain = 405.719 ; free physical = 7007 ; free virtual = 31378
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.941 ; gain = 496.867 ; free physical = 7007 ; free virtual = 31378
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dfadd' is not ideal for floorplanning, since the cellview 'dfadd' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
303 Infos, 310 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1475.805 ; gain = 512.176 ; free physical = 7008 ; free virtual = 31379
