Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /usr/Cadence/SOC/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Fri Oct 10 12:35:00 2025 (mem=62.2M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_topcell SYS_TOP
<CMD_INTERNAL> setUIVar rda_Input ui_netlist /home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,min /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_leffile {/home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef}
<CMD_INTERNAL> setUIVar rda_Input ui_captbl_file /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet VDD
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet VSS
<CMD> commitConfig

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef...

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef...
Set DBUPerIGU to M2 pitch 820.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Fri Oct 10 12:35:16 2025
viaInitial ends at Fri Oct 10 12:35:16 2025
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.144 (Current mem = 188.723M, initial mem = 62.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=188.7M) ***
Set top cell to SYS_TOP.
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
*** End library_loading (cpu=0.14min, mem=91.0M, fe_cpu=0.23min, fe_mem=279.7M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell SYS_TOP ...
*** Netlist is unique.
** info: there are 2530 modules.
** info: there are 1480 stdCell insts.

*** Memory Usage v0.144 (Current mem = 279.934M, initial mem = 62.238M) ***
CTE reading timing constraint file '/home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'tx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'rx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'Gated_Clock' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 48).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=294.9M) ***
*info - Done with setDoAssign with 28 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX6M INVX5M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
<CMD> create_library_set -name min_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib"
<CMD> create_library_set -name max_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib"
<CMD> create_library_set -name typ_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib"
<CMD> create_constraint_mode -name func_mode -sdc_files {../DFT/sdc/SYS_TOP_func.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {../DFT/sdc/SYS_TOP_scan.sdc}
<CMD> create_constraint_mode -name capture_mode -sdc_files {../DFT/sdc/SYS_TOP_capture.sdc}
<CMD> create_rc_corner -name RCcorner -cap_table "../std_cells/captables/tsmc13fsg.capTbl"
<CMD> create_delay_corner -name min_corner -library_set min_library -rc_corner RCcorner
<CMD> create_delay_corner -name max_corner -library_set max_library -rc_corner RCcorner
<CMD> create_analysis_view -name setup1_analysis_view -delay_corner max_corner -constraint_mode func_mode
<CMD> create_analysis_view -name hold1_analysis_view  -delay_corner min_corner -constraint_mode func_mode
<CMD> create_analysis_view -name setup2_analysis_view -delay_corner max_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name hold2_analysis_view  -delay_corner min_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name setup3_analysis_view -delay_corner max_corner -constraint_mode scan_mode
<CMD> create_analysis_view -name hold3_analysis_view  -delay_corner min_corner -constraint_mode scan_mode
<CMD> set_analysis_view -setup {setup1_analysis_view setup2_analysis_view setup3_analysis_view } \
                  -hold { hold1_analysis_view hold2_analysis_view hold3_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: setup1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'tx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'rx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'Gated_Clock' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 48).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'tx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'rx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'Gated_Clock' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 48).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (EMS-27):	Message (SOCCTE-286) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (SOCCTE-289) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'tx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'rx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'Gated_Clock' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 48).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'tx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'rx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'Gated_Clock' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 48).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'tx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'rx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'Gated_Clock' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 48).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'tx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'rx_clk' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'Gated_Clock' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 48).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX2M BUFX32M BUFX3M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX1M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX32M CLKBUFX3M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX12M CLKINVX16M CLKINVX1M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX32M CLKINVX3M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX1M INVX20M INVX24M INVX2M INVX32M INVX3M INVX4M INVX5M INVX6M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> loadFPlan ./SYS_TOP.fp
Reading floorplan file - ./SYS_TOP.fp (mem = 303.3M).
Set FPlanBox to (0 0 480940 320940)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.0, mem = 303.3M) ***
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 40 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=303.5M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.6 mem=364.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:04.3 mem=379.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
#std cell=1440 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1551 #term=6104 #term/net=3.94, #fixedIo=0, #floatIo=0, #fixedPin=11, #floatPin=5
stdCell: 1440 single + 0 double + 0 multi
Total standard cell length = 6.7367 (mm), area = 0.0193 (mm^2)
Average module density = 0.579.
Density for the design = 0.579.
       = stdcell_area 16431 (19334 um^2) / alloc_area 28356 (33367 um^2).
Pin Density = 0.371.
            = total # of pins 6104 / total Instance area 16431.
Iteration  1: Total net bbox = 3.050e+03 (2.46e+03 5.89e+02)
              Est.  stn bbox = 3.050e+03 (2.46e+03 5.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 384.5M
Iteration  2: Total net bbox = 3.050e+03 (2.46e+03 5.89e+02)
              Est.  stn bbox = 3.050e+03 (2.46e+03 5.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 384.5M
Iteration  3: Total net bbox = 3.088e+03 (2.48e+03 6.13e+02)
              Est.  stn bbox = 3.088e+03 (2.48e+03 6.13e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 384.5M
Iteration  4: Total net bbox = 1.504e+04 (8.70e+03 6.34e+03)
              Est.  stn bbox = 1.504e+04 (8.70e+03 6.34e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 384.5M
Iteration  5: Total net bbox = 2.194e+04 (1.18e+04 1.01e+04)
              Est.  stn bbox = 2.194e+04 (1.18e+04 1.01e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 384.5M
Iteration  6: Total net bbox = 2.602e+04 (1.43e+04 1.17e+04)
              Est.  stn bbox = 2.602e+04 (1.43e+04 1.17e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 384.8M
Iteration  7: Total net bbox = 2.762e+04 (1.57e+04 1.19e+04)
              Est.  stn bbox = 3.505e+04 (1.98e+04 1.52e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 384.6M
Iteration  8: Total net bbox = 2.762e+04 (1.57e+04 1.19e+04)
              Est.  stn bbox = 3.505e+04 (1.98e+04 1.52e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 384.6M
Iteration  9: Total net bbox = 3.007e+04 (1.62e+04 1.38e+04)
              Est.  stn bbox = 3.007e+04 (1.62e+04 1.38e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 385.2M
Iteration 10: Total net bbox = 3.237e+04 (1.85e+04 1.39e+04)
              Est.  stn bbox = 4.004e+04 (2.27e+04 1.73e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 385.2M
Iteration 11: Total net bbox = 3.451e+04 (2.06e+04 1.39e+04)
              Est.  stn bbox = 4.226e+04 (2.50e+04 1.73e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 385.2M
*** cost = 3.451e+04 (2.06e+04 1.39e+04) (cpu for global=0:00:02.5) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.0 real: 0:00:03.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 3.460e+04 = 2.062e+04 H + 1.398e+04 V
wire length = 3.071e+04 = 1.677e+04 H + 1.393e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.42 um
  inst (A5/U41) with max move: (102.91, 77.9) -> (77.49, 77.9)
  mean    (X+Y) =         4.95 um
Total instances flipped : 33
Total instances moved : 720
*** cpu=0:00:00.0   mem=384.6M  mem(used)=0.0M***
Total net length = 3.073e+04 (1.677e+04 1.395e+04) (ext = 1.657e+03)
*** End of Placement (cpu=0:00:07.5, real=0:00:08.0, mem=384.6M) ***
default core: bins with density >  0.75 = 16.7 % ( 8 / 48 )
*** Free Virtual Timing Model ...(mem=384.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 384.6M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=384.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=142, multi-gpins=285, moved blk term=0/53

Phase 1a route (0:00:00.0 384.6M):
Est net length = 3.990e+04um = 2.077e+04H + 1.913e+04V
Usage: (11.2%H 12.8%V) = (2.533e+04um 3.346e+04um) = (12298 11656)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 18 = 0 (0.00% H) + 18 (0.29% V)
Number obstruct path=6 reroute=0

Phase 1b route (0:00:00.0 384.6M):
Usage: (11.2%H 12.8%V) = (2.527e+04um 3.348e+04um) = (12270 11664)
Overflow: 18 = 0 (0.00% H) + 18 (0.29% V)

Phase 1c route (0:00:00.0 384.6M):
Usage: (11.2%H 12.8%V) = (2.514e+04um 3.342e+04um) = (12207 11644)
Overflow: 12 = 0 (0.00% H) + 12 (0.19% V)

Phase 1d route (0:00:00.0 384.6M):
Usage: (11.2%H 12.8%V) = (2.514e+04um 3.343e+04um) = (12208 11645)
Overflow: 12 = 0 (0.00% H) + 12 (0.19% V)

Phase 1e route (0:00:00.0 384.6M):
Usage: (11.2%H 12.8%V) = (2.515e+04um 3.344e+04um) = (12211 11651)
Overflow: 5 = 0 (0.00% H) + 5 (0.09% V)

Phase 1f route (0:00:00.0 384.6M):
Usage: (11.2%H 12.8%V) = (2.516e+04um 3.345e+04um) = (12215 11654)
Overflow: 2 = 0 (0.00% H) + 2 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	1	 0.02%
--------------------------------------
  0:	0	 0.00%	39	 0.62%
  1:	0	 0.00%	15	 0.24%
  2:	0	 0.00%	47	 0.75%
  3:	0	 0.00%	61	 0.97%
  4:	1	 0.02%	17	 0.27%
  5:	0	 0.00%	30	 0.48%
  6:	3	 0.05%	37	 0.59%
  7:	4	 0.06%	35	 0.56%
  8:	15	 0.24%	84	 1.34%
  9:	27	 0.43%	167	 2.66%
 10:	49	 0.77%	275	 4.38%
 11:	154	 2.43%	604	 9.62%
 12:	252	 3.98%	1007	16.05%
 13:	544	 8.60%	1116	17.78%
 14:	969	15.32%	1056	16.83%
 15:	1151	18.20%	1607	25.61%
 16:	1386	21.91%	30	 0.48%
 17:	1057	16.71%	17	 0.27%
 18:	598	 9.45%	25	 0.40%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Memory Usage v0.144 (Current mem = 384.602M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.0 384.6M):


*** After '-updateRemainTrks' operation: 

Usage: (11.4%H 13.1%V) = (2.566e+04um 3.411e+04um) = (12459 11885)
Overflow: 22 = 0 (0.00% H) + 22 (0.35% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	13	 0.21%
--------------------------------------
  0:	0	 0.00%	22	 0.35%
  1:	0	 0.00%	15	 0.24%
  2:	0	 0.00%	48	 0.76%
  3:	0	 0.00%	67	 1.07%
  4:	1	 0.02%	15	 0.24%
  5:	0	 0.00%	37	 0.59%
  6:	5	 0.08%	41	 0.65%
  7:	7	 0.11%	49	 0.78%
  8:	12	 0.19%	65	 1.04%
  9:	33	 0.52%	191	 3.04%
 10:	58	 0.92%	247	 3.94%
 11:	166	 2.62%	604	 9.62%
 12:	257	 4.06%	1010	16.09%
 13:	549	 8.68%	1116	17.78%
 14:	972	15.37%	1049	16.71%
 15:	1142	18.06%	1605	25.57%
 16:	1377	21.77%	29	 0.46%
 17:	1042	16.47%	17	 0.27%
 18:	589	 9.31%	25	 0.40%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 384.6M) ***


Total length: 4.133e+04um, number of vias: 12153
M1(H) length: 2.520e+00um, number of vias: 6088
M2(V) length: 1.749e+04um, number of vias: 5449
M3(H) length: 1.932e+04um, number of vias: 515
M4(V) length: 3.260e+03um, number of vias: 90
M5(H) length: 1.173e+03um, number of vias: 11
M6(V) length: 8.241e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 384.6M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=384.6M) ***
Peak Memory Usage was 384.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=384.6M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 384.602M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 384.6M) ***
*info: Start fixing DRV (Mem = 384.60M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (384.6M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 64 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=384.6M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.579454
Start fixing design rules ... (0:00:00.0 384.6M)
Done fixing design rule (0:00:01.1 384.6M)

Summary:
8 buffers added on 3 nets (with 5 drivers resized)

Density after buffering = 0.581323
*** Completed dpFixDRCViolation (0:00:01.2 384.6M)

*** Starting trialRoute (mem=384.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=144, multi-gpins=289, moved blk term=0/53

Phase 1a route (0:00:00.0 384.6M):
Est net length = 4.022e+04um = 2.098e+04H + 1.925e+04V
Usage: (11.3%H 12.9%V) = (2.553e+04um 3.361e+04um) = (12398 11708)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)
Number obstruct path=6 reroute=0

Phase 1b route (0:00:00.0 384.6M):
Usage: (11.3%H 12.9%V) = (2.547e+04um 3.363e+04um) = (12370 11716)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1c route (0:00:00.0 384.6M):
Usage: (11.3%H 12.9%V) = (2.537e+04um 3.358e+04um) = (12319 11699)
Overflow: 14 = 0 (0.00% H) + 14 (0.23% V)

Phase 1d route (0:00:00.0 384.6M):
Usage: (11.3%H 12.9%V) = (2.537e+04um 3.358e+04um) = (12320 11700)
Overflow: 14 = 0 (0.00% H) + 14 (0.22% V)

Phase 1e route (0:00:00.0 384.6M):
Usage: (11.3%H 12.9%V) = (2.538e+04um 3.360e+04um) = (12323 11707)
Overflow: 7 = 0 (0.00% H) + 7 (0.12% V)

Phase 1f route (0:00:00.0 384.6M):
Usage: (11.3%H 12.9%V) = (2.539e+04um 3.361e+04um) = (12331 11711)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	38	 0.61%
  1:	0	 0.00%	16	 0.25%
  2:	0	 0.00%	46	 0.73%
  3:	0	 0.00%	61	 0.97%
  4:	1	 0.02%	16	 0.25%
  5:	0	 0.00%	32	 0.51%
  6:	3	 0.05%	37	 0.59%
  7:	4	 0.06%	35	 0.56%
  8:	15	 0.24%	84	 1.34%
  9:	28	 0.44%	167	 2.66%
 10:	50	 0.79%	284	 4.53%
 11:	142	 2.25%	602	 9.59%
 12:	267	 4.22%	1009	16.08%
 13:	549	 8.68%	1133	18.05%
 14:	1004	15.87%	1028	16.38%
 15:	1145	18.10%	1607	25.61%
 16:	1369	21.64%	33	 0.53%
 17:	1037	16.40%	12	 0.19%
 18:	596	 9.42%	28	 0.45%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 384.602M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 384.6M):


*** After '-updateRemainTrks' operation: 

Usage: (11.5%H 13.1%V) = (2.589e+04um 3.426e+04um) = (12569 11934)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	13	 0.21%
--------------------------------------
  0:	0	 0.00%	24	 0.38%
  1:	0	 0.00%	15	 0.24%
  2:	0	 0.00%	48	 0.76%
  3:	0	 0.00%	66	 1.05%
  4:	1	 0.02%	16	 0.25%
  5:	0	 0.00%	34	 0.54%
  6:	5	 0.08%	45	 0.72%
  7:	6	 0.09%	45	 0.72%
  8:	13	 0.21%	66	 1.05%
  9:	36	 0.57%	193	 3.08%
 10:	57	 0.90%	258	 4.11%
 11:	148	 2.34%	597	 9.51%
 12:	277	 4.38%	1015	16.17%
 13:	563	 8.90%	1133	18.05%
 14:	995	15.73%	1020	16.25%
 15:	1136	17.96%	1606	25.59%
 16:	1365	21.58%	32	 0.51%
 17:	1020	16.13%	12	 0.19%
 18:	588	 9.30%	28	 0.45%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 384.6M) ***


Total length: 4.170e+04um, number of vias: 12165
M1(H) length: 2.520e+00um, number of vias: 6103
M2(V) length: 1.762e+04um, number of vias: 5454
M3(H) length: 1.956e+04um, number of vias: 509
M4(V) length: 3.263e+03um, number of vias: 87
M5(H) length: 1.127e+03um, number of vias: 12
M6(V) length: 1.308e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 384.6M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=384.6M) ***
Peak Memory Usage was 384.6M 
*** Finished trialRoute (cpu=0:00:00.2 mem=384.6M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 384.602M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 384.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   280
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 384.60M).
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 384.6M **
*** Starting optFanout (384.6M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 64 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=384.6M) ***
Start fixing timing ... (0:00:00.0 384.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 384.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.581323
*** Completed optFanout (0:00:00.1 384.6M)

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 384.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 58.132% **

*** starting 1-st reclaim pass: 1148 instances 
*** starting 2-nd reclaim pass: 13 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 1 Downsize = 1 **
** Density Change = 0.018% **
** Density after area reclaim = 58.115% **
*** Finished Area Reclaim (0:00:00.7) ***
density before resizing = 58.115%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 58.125%
*** Starting trialRoute (mem=384.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=143, multi-gpins=287, moved blk term=0/53

Phase 1a route (0:00:00.0 384.6M):
Est net length = 4.015e+04um = 2.093e+04H + 1.922e+04V
Usage: (11.3%H 12.9%V) = (2.548e+04um 3.358e+04um) = (12370 11699)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)
Number obstruct path=6 reroute=0

Phase 1b route (0:00:00.0 384.6M):
Usage: (11.3%H 12.9%V) = (2.542e+04um 3.360e+04um) = (12343 11706)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1c route (0:00:00.0 384.6M):
Usage: (11.2%H 12.8%V) = (2.532e+04um 3.355e+04um) = (12294 11688)
Overflow: 14 = 0 (0.00% H) + 14 (0.23% V)

Phase 1d route (0:00:00.0 384.6M):
Usage: (11.2%H 12.8%V) = (2.532e+04um 3.355e+04um) = (12295 11689)
Overflow: 14 = 0 (0.00% H) + 14 (0.22% V)

Phase 1e route (0:00:00.0 384.6M):
Usage: (11.2%H 12.9%V) = (2.533e+04um 3.357e+04um) = (12298 11696)
Overflow: 7 = 0 (0.00% H) + 7 (0.12% V)

Phase 1f route (0:00:00.0 384.6M):
Usage: (11.2%H 12.9%V) = (2.534e+04um 3.358e+04um) = (12306 11700)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	38	 0.61%
  1:	0	 0.00%	16	 0.25%
  2:	0	 0.00%	46	 0.73%
  3:	0	 0.00%	61	 0.97%
  4:	1	 0.02%	16	 0.25%
  5:	0	 0.00%	32	 0.51%
  6:	3	 0.05%	37	 0.59%
  7:	3	 0.05%	35	 0.56%
  8:	15	 0.24%	85	 1.35%
  9:	27	 0.43%	164	 2.61%
 10:	51	 0.81%	288	 4.59%
 11:	142	 2.25%	600	 9.56%
 12:	265	 4.19%	1010	16.09%
 13:	541	 8.55%	1129	17.99%
 14:	1012	16.00%	1021	16.27%
 15:	1146	18.12%	1617	25.76%
 16:	1371	21.68%	33	 0.53%
 17:	1037	16.40%	12	 0.19%
 18:	596	 9.42%	28	 0.45%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 384.602M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 384.6M):


*** After '-updateRemainTrks' operation: 

Usage: (11.5%H 13.1%V) = (2.583e+04um 3.421e+04um) = (12543 11918)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	13	 0.21%
--------------------------------------
  0:	0	 0.00%	24	 0.38%
  1:	0	 0.00%	15	 0.24%
  2:	0	 0.00%	48	 0.76%
  3:	0	 0.00%	66	 1.05%
  4:	1	 0.02%	16	 0.25%
  5:	0	 0.00%	34	 0.54%
  6:	5	 0.08%	45	 0.72%
  7:	5	 0.08%	45	 0.72%
  8:	13	 0.21%	67	 1.07%
  9:	35	 0.55%	189	 3.01%
 10:	58	 0.92%	263	 4.19%
 11:	148	 2.34%	593	 9.45%
 12:	274	 4.33%	1018	16.22%
 13:	557	 8.81%	1129	17.99%
 14:	1000	15.81%	1013	16.14%
 15:	1142	18.06%	1616	25.75%
 16:	1362	21.53%	32	 0.51%
 17:	1022	16.16%	12	 0.19%
 18:	588	 9.30%	28	 0.45%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 384.6M) ***


Total length: 4.164e+04um, number of vias: 12151
M1(H) length: 2.520e+00um, number of vias: 6100
M2(V) length: 1.758e+04um, number of vias: 5444
M3(H) length: 1.955e+04um, number of vias: 510
M4(V) length: 3.269e+03um, number of vias: 85
M5(H) length: 1.113e+03um, number of vias: 12
M6(V) length: 1.308e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 384.6M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=384.6M) ***
Peak Memory Usage was 384.6M 
*** Finished trialRoute (cpu=0:00:00.2 mem=384.6M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 384.602M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.6M)
Number of Loop : 0
Start delay calculation (mem=384.602M)...
Delay calculation completed.
(0:00:00.1 384.602M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 384.6M) ***
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 384.6M **
*** Timing Is met
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 384.6M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=384.6M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.5 mem=384.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:04.2 mem=384.9M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=1447 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1558 #term=6117 #term/net=3.93, #fixedIo=0, #floatIo=0, #fixedPin=11, #floatPin=5
stdCell: 1447 single + 0 double + 0 multi
Total standard cell length = 6.7576 (mm), area = 0.0194 (mm^2)
Average module density = 0.581.
Density for the design = 0.581.
       = stdcell_area 16482 (19394 um^2) / alloc_area 28356 (33367 um^2).
Pin Density = 0.371.
            = total # of pins 6117 / total Instance area 16482.
Iteration 11: Total net bbox = 3.346e+04 (1.90e+04 1.44e+04)
              Est.  stn bbox = 4.170e+04 (2.35e+04 1.82e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 388.6M
Iteration 12: Total net bbox = 3.579e+04 (2.14e+04 1.44e+04)
              Est.  stn bbox = 4.416e+04 (2.60e+04 1.82e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 388.6M
*** cost = 3.579e+04 (2.14e+04 1.44e+04) (cpu for global=0:00:00.5) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 3.584e+04 = 2.142e+04 H + 1.442e+04 V
wire length = 3.165e+04 = 1.729e+04 H + 1.435e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        56.58 um
  inst (A3/FE_OFC6_SE) with max move: (45.51, 72.16) -> (102.09, 72.16)
  mean    (X+Y) =         4.89 um
Total instances flipped : 34
Total instances moved : 737
*** cpu=0:00:00.0   mem=387.5M  mem(used)=0.0M***
Total net length = 3.169e+04 (1.731e+04 1.438e+04) (ext = 1.484e+03)
*** End of Placement (cpu=0:00:05.8, real=0:00:06.0, mem=387.5M) ***
default core: bins with density >  0.75 = 18.8 % ( 9 / 48 )
*** Free Virtual Timing Model ...(mem=387.5M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:19, real = 0: 0:19, mem = 387.5M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 0 logical insts of cell TIELOM with prefix LTIE
INFO: Total Number of Tie Cells (TIELOM) placed: 3
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 0 logical insts of cell TIEHIM with prefix HTIE
INFO: Total Number of Tie Cells (TIEHIM) placed: 5
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=136, multi-gpins=274, moved blk term=0/65

Phase 1a route (0:00:00.0 387.5M):
Est net length = 4.058e+04um = 2.137e+04H + 1.920e+04V
Usage: (11.5%H 12.9%V) = (2.591e+04um 3.379e+04um) = (12582 11773)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)
Number obstruct path=9 reroute=0

Phase 1b route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.589e+04um 3.381e+04um) = (12571 11780)
Overflow: 18 = 0 (0.00% H) + 18 (0.29% V)

Phase 1c route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.377e+04um) = (12529 11766)
Overflow: 15 = 0 (0.00% H) + 15 (0.24% V)

Phase 1d route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.377e+04um) = (12529 11766)
Overflow: 15 = 0 (0.00% H) + 15 (0.24% V)

Phase 1e route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.378e+04um) = (12532 11770)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1f route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.584e+04um 3.380e+04um) = (12546 11777)
Overflow: 5 = 0 (0.00% H) + 5 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 0.08%
--------------------------------------
  0:	0	 0.00%	28	 0.45%
  1:	0	 0.00%	28	 0.45%
  2:	0	 0.00%	47	 0.75%
  3:	0	 0.00%	63	 1.00%
  4:	0	 0.00%	15	 0.24%
  5:	0	 0.00%	29	 0.46%
  6:	1	 0.02%	27	 0.43%
  7:	0	 0.00%	41	 0.65%
  8:	7	 0.11%	67	 1.07%
  9:	17	 0.27%	181	 2.88%
 10:	66	 1.04%	294	 4.68%
 11:	131	 2.07%	563	 8.97%
 12:	300	 4.74%	1049	16.71%
 13:	607	 9.60%	1177	18.75%
 14:	1012	16.00%	1025	16.33%
 15:	1122	17.74%	1562	24.89%
 16:	1344	21.25%	27	 0.43%
 17:	1061	16.77%	16	 0.25%
 18:	542	 8.57%	27	 0.43%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.523M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.5M):


*** After '-updateRemainTrks' operation: 

Usage: (11.7%H 13.2%V) = (2.631e+04um 3.438e+04um) = (12774 11976)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	3	 0.05%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	24	 0.38%
  1:	0	 0.00%	24	 0.38%
  2:	0	 0.00%	45	 0.72%
  3:	0	 0.00%	66	 1.05%
  4:	0	 0.00%	20	 0.32%
  5:	0	 0.00%	34	 0.54%
  6:	1	 0.02%	34	 0.54%
  7:	1	 0.02%	36	 0.57%
  8:	8	 0.13%	66	 1.05%
  9:	21	 0.33%	188	 3.00%
 10:	73	 1.15%	277	 4.41%
 11:	133	 2.10%	573	 9.13%
 12:	328	 5.19%	1037	16.52%
 13:	612	 9.68%	1177	18.75%
 14:	1004	15.87%	1021	16.27%
 15:	1115	17.63%	1564	24.92%
 16:	1334	21.09%	27	 0.43%
 17:	1042	16.47%	16	 0.25%
 18:	538	 8.51%	27	 0.43%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 387.5M) ***


Total length: 4.199e+04um, number of vias: 12282
M1(H) length: 2.540e+00um, number of vias: 6166
M2(V) length: 1.765e+04um, number of vias: 5538
M3(H) length: 1.977e+04um, number of vias: 506
M4(V) length: 3.247e+03um, number of vias: 66
M5(H) length: 1.284e+03um, number of vias: 6
M6(V) length: 3.813e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 387.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.5M) ***
Peak Memory Usage was 387.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.523M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 14.363  | 14.363  | 14.386  | 15.312  |   N/A   | 16.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 58.210%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.03 sec
Total Real time: 1.0 sec
Total Memory Usage: 387.523438 Mbytes
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 387.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=387.5M) ***

Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 14.363  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   812   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 58.210%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 387.5M **
*** Starting optFanout (387.5M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 64 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=387.5M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.582099
Start fixing timing ... (0:00:00.0 387.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 387.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.582099
*** Completed optFanout (0:00:00.1 387.5M)

Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=387.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 14.363  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   812   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 58.210%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 387.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 58.210% **

*** starting 1-st reclaim pass: 1147 instances 
*** starting 2-nd reclaim pass: 6 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 2 **
** Density Change = 0.011% **
** Density after area reclaim = 58.199% **
*** Finished Area Reclaim (0:00:00.8) ***
density before resizing = 58.199%
* summary of transition time violation fixes:
*summary:      3 instances changed cell type
density after resizing = 58.217%
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=387.5M  mem(used)=0.0M***
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=137, multi-gpins=276, moved blk term=0/65

Phase 1a route (0:00:00.0 387.5M):
Est net length = 4.058e+04um = 2.137e+04H + 1.920e+04V
Usage: (11.5%H 12.9%V) = (2.591e+04um 3.379e+04um) = (12582 11773)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)
Number obstruct path=9 reroute=0

Phase 1b route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.589e+04um 3.381e+04um) = (12571 11780)
Overflow: 18 = 0 (0.00% H) + 18 (0.29% V)

Phase 1c route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.377e+04um) = (12529 11766)
Overflow: 15 = 0 (0.00% H) + 15 (0.24% V)

Phase 1d route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.377e+04um) = (12529 11766)
Overflow: 15 = 0 (0.00% H) + 15 (0.24% V)

Phase 1e route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.378e+04um) = (12532 11770)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1f route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.584e+04um 3.380e+04um) = (12546 11777)
Overflow: 5 = 0 (0.00% H) + 5 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 0.08%
--------------------------------------
  0:	0	 0.00%	28	 0.45%
  1:	0	 0.00%	28	 0.45%
  2:	0	 0.00%	47	 0.75%
  3:	0	 0.00%	63	 1.00%
  4:	0	 0.00%	15	 0.24%
  5:	0	 0.00%	29	 0.46%
  6:	1	 0.02%	27	 0.43%
  7:	0	 0.00%	41	 0.65%
  8:	7	 0.11%	67	 1.07%
  9:	17	 0.27%	181	 2.88%
 10:	66	 1.04%	294	 4.68%
 11:	131	 2.07%	563	 8.97%
 12:	300	 4.74%	1049	16.71%
 13:	607	 9.60%	1177	18.75%
 14:	1012	16.00%	1025	16.33%
 15:	1122	17.74%	1562	24.89%
 16:	1344	21.25%	27	 0.43%
 17:	1061	16.77%	16	 0.25%
 18:	542	 8.57%	27	 0.43%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.523M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.5M):


*** After '-updateRemainTrks' operation: 

Usage: (11.7%H 13.2%V) = (2.631e+04um 3.438e+04um) = (12774 11976)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	3	 0.05%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	24	 0.38%
  1:	0	 0.00%	24	 0.38%
  2:	0	 0.00%	45	 0.72%
  3:	0	 0.00%	66	 1.05%
  4:	0	 0.00%	20	 0.32%
  5:	0	 0.00%	34	 0.54%
  6:	1	 0.02%	34	 0.54%
  7:	1	 0.02%	36	 0.57%
  8:	8	 0.13%	66	 1.05%
  9:	21	 0.33%	188	 3.00%
 10:	73	 1.15%	277	 4.41%
 11:	133	 2.10%	573	 9.13%
 12:	328	 5.19%	1037	16.52%
 13:	612	 9.68%	1177	18.75%
 14:	1004	15.87%	1021	16.27%
 15:	1115	17.63%	1564	24.92%
 16:	1334	21.09%	27	 0.43%
 17:	1042	16.47%	16	 0.25%
 18:	538	 8.51%	27	 0.43%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 387.5M) ***


Total length: 4.198e+04um, number of vias: 12282
M1(H) length: 2.540e+00um, number of vias: 6166
M2(V) length: 1.765e+04um, number of vias: 5538
M3(H) length: 1.977e+04um, number of vias: 506
M4(V) length: 3.247e+03um, number of vias: 66
M5(H) length: 1.284e+03um, number of vias: 6
M6(V) length: 3.813e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 387.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.5M) ***
Peak Memory Usage was 387.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.523M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.523M)...
Delay calculation completed.
(0:00:00.1 387.523M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.523M)...
Delay calculation completed.
(0:00:00.1 387.523M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.523M)...
Delay calculation completed.
(0:00:00.1 387.523M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 387.5M) ***
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=387.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 14.666  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   812   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 58.217%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 387.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 387.5M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 14.666  | 14.666  | 14.689  | 15.312  |   N/A   | 16.325  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 58.217%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 387.5M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=137, multi-gpins=276, moved blk term=0/65

Phase 1a route (0:00:00.0 387.5M):
Est net length = 4.058e+04um = 2.137e+04H + 1.920e+04V
Usage: (11.5%H 12.9%V) = (2.591e+04um 3.379e+04um) = (12582 11773)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)
Number obstruct path=9 reroute=0

Phase 1b route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.589e+04um 3.381e+04um) = (12571 11780)
Overflow: 18 = 0 (0.00% H) + 18 (0.29% V)

Phase 1c route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.377e+04um) = (12529 11766)
Overflow: 15 = 0 (0.00% H) + 15 (0.24% V)

Phase 1d route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.377e+04um) = (12529 11766)
Overflow: 15 = 0 (0.00% H) + 15 (0.24% V)

Phase 1e route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.581e+04um 3.378e+04um) = (12532 11770)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1f route (0:00:00.0 387.5M):
Usage: (11.5%H 12.9%V) = (2.584e+04um 3.380e+04um) = (12546 11777)
Overflow: 5 = 0 (0.00% H) + 5 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 0.08%
--------------------------------------
  0:	0	 0.00%	28	 0.45%
  1:	0	 0.00%	28	 0.45%
  2:	0	 0.00%	47	 0.75%
  3:	0	 0.00%	63	 1.00%
  4:	0	 0.00%	15	 0.24%
  5:	0	 0.00%	29	 0.46%
  6:	1	 0.02%	27	 0.43%
  7:	0	 0.00%	41	 0.65%
  8:	7	 0.11%	67	 1.07%
  9:	17	 0.27%	181	 2.88%
 10:	66	 1.04%	294	 4.68%
 11:	131	 2.07%	563	 8.97%
 12:	300	 4.74%	1049	16.71%
 13:	607	 9.60%	1177	18.75%
 14:	1012	16.00%	1025	16.33%
 15:	1122	17.74%	1562	24.89%
 16:	1344	21.25%	27	 0.43%
 17:	1061	16.77%	16	 0.25%
 18:	542	 8.57%	27	 0.43%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.523M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.5M):


*** After '-updateRemainTrks' operation: 

Usage: (11.7%H 13.2%V) = (2.631e+04um 3.438e+04um) = (12774 11976)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	3	 0.05%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	24	 0.38%
  1:	0	 0.00%	24	 0.38%
  2:	0	 0.00%	45	 0.72%
  3:	0	 0.00%	66	 1.05%
  4:	0	 0.00%	20	 0.32%
  5:	0	 0.00%	34	 0.54%
  6:	1	 0.02%	34	 0.54%
  7:	1	 0.02%	36	 0.57%
  8:	8	 0.13%	66	 1.05%
  9:	21	 0.33%	188	 3.00%
 10:	73	 1.15%	277	 4.41%
 11:	133	 2.10%	573	 9.13%
 12:	328	 5.19%	1037	16.52%
 13:	612	 9.68%	1177	18.75%
 14:	1004	15.87%	1021	16.27%
 15:	1115	17.63%	1564	24.92%
 16:	1334	21.09%	27	 0.43%
 17:	1042	16.47%	16	 0.25%
 18:	538	 8.51%	27	 0.43%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 387.5M) ***


Total length: 4.198e+04um, number of vias: 12282
M1(H) length: 2.540e+00um, number of vias: 6166
M2(V) length: 1.765e+04um, number of vias: 5538
M3(H) length: 1.977e+04um, number of vias: 506
M4(V) length: 3.247e+03um, number of vias: 66
M5(H) length: 1.284e+03um, number of vias: 6
M6(V) length: 3.813e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 387.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.5M) ***
Peak Memory Usage was 387.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.523M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.042  |  0.089  | -0.042  |  4.080  |   N/A   |  0.225  |
|           TNS (ns):| -0.084  |  0.000  | -0.084  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    2    |    0    |    2    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 58.217%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.05 sec
Total Real time: 1.0 sec
Total Memory Usage: 387.523438 Mbytes
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
*Info: Try to find ThroughPin for generated clock rx_clk
*Info: Found ThroughPin: A11/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock tx_clk
*Info: Found ThroughPin: A10/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock rx_clk
*Info: Found ThroughPin: A11/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock tx_clk
*Info: Found ThroughPin: A10/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock rx_clk
*Info: Found ThroughPin: A11/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock tx_clk
*Info: Found ThroughPin: A10/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock rx_clk
*Info: Found ThroughPin: A11/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock tx_clk
*Info: Found ThroughPin: A10/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock rx_clk
*Info: Found ThroughPin: A11/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock tx_clk
*Info: Found ThroughPin: A10/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock rx_clk
*Info: Found ThroughPin: A11/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock tx_clk
*Info: Found ThroughPin: A10/div_clk_reg (CK->Q)
Total 3 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

Active Analysis Views for CTS are,
#1 setup1_analysis_view
#2 setup2_analysis_view
#3 setup3_analysis_view
#4 hold1_analysis_view
#5 hold2_analysis_view
#6 hold3_analysis_view
Default Analysis Views is setup1_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: scan_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: REF_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 3: UART_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree  -file Clock.ctstch  ...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (95) instances, and (0) nets in Clock UART_CLK.
*** Changed status on (185) instances, and (0) nets in Clock REF_CLK.
*** Changed status on (0) instances, and (0) nets in Clock scan_clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree  -file Clock.ctstch  ...

deleteClockTree Option :  -all 
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock UART_CLK.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock REF_CLK.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock scan_clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 387.523M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree  -file Clock.ctstch  ...
*** Calculating scaling factor for max libraries using the default operating condition of each library.


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 387.523M)

Start to trace clock trees ...
*** Begin Tracer (mem=387.5M) ***
Tracing Clock scan_clk ...
Tracing Clock REF_CLK ...
 ** Pin b0/U1/Y is a crossover pin between Clock scan_clk and REF_CLK
Tracing Clock UART_CLK ...
 ** Pin b1/U1/Y is a crossover pin between Clock scan_clk and UART_CLK
*** End Tracer (mem=387.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 387.523M)

****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 10
Nr. Sinks                       : 269
Nr.          Rising  Sync Pins  : 269
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (b3/U1/B)
Output_Pin: (b3/U1/Y)
Output_Net: (tx_clock)   
**** CK_START: TopDown Tree Construction for tx_clock (40-leaf) (maxFan=50) (mem=387.5M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Trig. Edge Skew=2[389,391*] N40 B3 G1 A13(12.7) L[4,4] C3/1 score=45650 cpu=0:00:01.0 mem=388M 

**** CK_END: TopDown Tree Construction for tx_clock (cpu=0:00:01.8, real=0:00:02.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
**** CK_START: Macro Models Generation (mem=387.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 1

Input_Pin:  (b2/U1/B)
Output_Pin: (b2/U1/Y)
Output_Net: (rx_clock)   
**** CK_START: TopDown Tree Construction for rx_clock (28-leaf) (maxFan=50) (mem=387.5M)

Trig. Edge Skew=5[396,401*] trVio=B2(2)ps N28 B3 G1 A12(11.7) L[4,4] C3/1 score=46830 cpu=0:00:00.0 mem=388M 

**** CK_END: TopDown Tree Construction for rx_clock (cpu=0:00:00.7, real=0:00:01.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
**** CK_START: Macro Models Generation (mem=387.5M)

*buffer: max rise/fall tran=[101,97], (bnd=100ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 2

Input_Pin:  (b3/U1/A)
Output_Pin: (b3/U1/Y)
Output_Net: (tx_clock)   
**** CK_START: Macro Models Generation (mem=387.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 3

Input_Pin:  (A11/U16/A)
Output_Pin: (A11/U16/Y)
Output_Net: (o_div_clk_tx)   
**** CK_START: TopDown Tree Construction for o_div_clk_tx (1-leaf) (1 macro model) (maxFan=50) (mem=387.5M)

Trig. Edge Skew=2[646,648*] trVio=B0(0)ps N1 B1 G2 A3(2.7) L[2,2] C2/0 score=70162 cpu=0:00:00.0 mem=388M 

**** CK_END: TopDown Tree Construction for o_div_clk_tx (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
**** CK_START: Macro Models Generation (mem=387.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 4

Input_Pin:  (b3/U1/A)
Output_Pin: (b3/U1/Y)
Output_Net: (tx_clock)   
SubTree No: 5

Input_Pin:  (A11/U16/B)
Output_Pin: (A11/U16/Y)
Output_Net: (o_div_clk_tx)   
**** CK_START: Macro Models Generation (mem=387.5M)

*buffer: max rise/fall tran=[103,98], (bnd=100ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 6

Input_Pin:  (A11/div_clk_reg/CK)
Output_Pin: (A11/div_clk_reg/Q)
Output_Net: (A11/div_clk)   
*** Find 2 Excluded Nodes.


**** CK_START: Update Database (mem=387.5M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
**** CK_START: Macro Models Generation (mem=387.5M)

*buffer: max rise/fall tran=[103,98], (bnd=100ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 7

Input_Pin:  (b2/U1/A)
Output_Pin: (b2/U1/Y)
Output_Net: (rx_clock)   
**** CK_START: Macro Models Generation (mem=387.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 8

Input_Pin:  (A10/U15/A)
Output_Pin: (A10/U15/Y)
Output_Net: (o_div_clk_rx)   
**** CK_START: Macro Models Generation (mem=387.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 9

Input_Pin:  (b2/U1/A)
Output_Pin: (b2/U1/Y)
Output_Net: (rx_clock)   
SubTree No: 10

Input_Pin:  (A10/U15/B)
Output_Pin: (A10/U15/Y)
Output_Net: (o_div_clk_rx)   
**** CK_START: Macro Models Generation (mem=387.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 11

Input_Pin:  (A10/div_clk_reg/CK)
Output_Pin: (A10/div_clk_reg/Q)
Output_Net: (A10/div_clk)   
*** Find 2 Excluded Nodes.


**** CK_START: Update Database (mem=387.5M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
**** CK_START: Macro Models Generation (mem=387.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 12

Input_Pin:  (b1/U1/B)
Output_Pin: (b1/U1/Y)
Output_Net: (uart_clock)   
**** CK_START: TopDown Tree Construction for uart_clock (22-leaf) (4 macro model) (maxFan=50) (mem=387.5M)

0: ckNode L0_0_INVX8M: loc not Legalized (205428 61103)=>(208280 63960) 2um
1: ckNode L0_0_INVX8M: loc not Legalized (204608 84051)=>(210740 81180) 4um
2: ckNode L0_0_INVX8M: loc not Legalized (27473 95551)=>(27060 104140) 4um
3: ckNode L0_0_INVX8M: loc not Legalized (47992 101282)=>(50020 98400) 2um
4: ckNode L1_0_C1_INVX8M: loc not Legalized (205428 61103)=>(208280 63960) 2um
5: ckNode L0_0_INVX8M: loc not Legalized (205450 61108)=>(208280 63960) 2um
6: ckNode L1_0_C1_INVX8M: loc not Legalized (204608 84051)=>(210740 81180) 4um
7: ckNode L0_0_INVX8M: loc not Legalized (204617 84061)=>(210740 81180) 4um
8: ckNode L1_0_C1_INVX8M: loc not Legalized (27473 95551)=>(27060 104140) 4um
9: ckNode L0_0_INVX8M: loc not Legalized (27479 95551)=>(27060 104140) 4um
Trig. Edge Skew=137[1230,1367*] trVio=B22(81)ps N22 B12 G5 A40(40.0) L[3,9] C1/6 score=157578 cpu=0:00:00.0 mem=388M 

**** CK_END: TopDown Tree Construction for uart_clock (cpu=0:00:00.8, real=0:00:00.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
12 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
**** CK_START: Macro Models Generation (mem=387.5M)

*buffer: max rise/fall tran=[115,122], (bnd=100ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 13

Input_Pin:  (A2/U0_TLATNCAX4M/CK)
Output_Pin: (A2/U0_TLATNCAX4M/ECK)
Output_Net: (alu_clk_f_clk_gate)   
**** CK_START: TopDown Tree Construction for alu_clk_f_clk_gate (9-leaf) (maxFan=50) (mem=387.5M)

Trig. Edge Skew=1[279,280*] trVio=S0(1)ps N9 B1 G1 A3(2.7) L[2,2] score=34201 cpu=0:00:00.0 mem=388M 

**** CK_END: TopDown Tree Construction for alu_clk_f_clk_gate (cpu=0:00:00.2, real=0:00:01.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
**** CK_START: Macro Models Generation (mem=387.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 14

Input_Pin:  (b0/U1/B)
Output_Pin: (b0/U1/Y)
Output_Net: (ref_clock)   
**** CK_START: TopDown Tree Construction for ref_clock (175-leaf) (1 macro model) (maxFan=50) (mem=387.5M)

Trig. Edge Skew=26[608,634*] trVio=B8(12)S10(1523)ps N175 B6 G2 A41(41.0) L[2,5] C1/2 score=75782 cpu=0:00:06.0 mem=388M 

**** CK_END: TopDown Tree Construction for ref_clock (cpu=0:00:06.8, real=0:00:07.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
**** CK_START: Macro Models Generation (mem=387.5M)

*  sink: max rise/fall tran=[111,103], (bnd=100ps) 
*buffer: max rise/fall tran=[101,108], (bnd=100ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 15

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk)   
**** CK_START: TopDown Tree Construction for scan_clk (4-leaf) (4 macro model) (maxFan=50) (mem=387.5M)

Trig. Edge Skew=138[1292,1430*] trVio=B1(2)ps N4 B13 G5 A45(45.0) L[3,11] C2/6 score=163518 cpu=0:00:00.0 mem=388M 

**** CK_END: TopDown Tree Construction for scan_clk (cpu=0:00:00.1, real=0:00:00.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)

****** Clock Tree (REF_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 50(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX6M) (BUFX8M) (CLKINVX8M) (BUFX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (BUFX14M) (CLKBUFX16M) (BUFX16M) (CLKINVX16M) (BUFX18M) (BUFX20M) (CLKINVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (CLKBUFX32M) (BUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 183
Nr.          Rising  Sync Pins  : 184
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (A2/U0_TLATNCAX4M/CK)
Output_Pin: (A2/U0_TLATNCAX4M/ECK)
Output_Net: (alu_clk_f_clk_gate)   
SubTree No: 1

Input_Pin:  (b0/U1/A)
Output_Pin: (b0/U1/Y)
Output_Net: (ref_clock)   
**** CK_START: Macro Models Generation (mem=387.5M)

*  sink: max rise/fall tran=[111,103], (bnd=50ps) 
*buffer: max rise/fall tran=[101,110], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (REF_CLK)
Output_Net: (REF_CLK)   
**** CK_START: TopDown Tree Construction for REF_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=387.5M)

Trig. Edge Skew=25[656,681*] N1 B2 G2 A5(5.4) L[3,3] C3/0 score=74011 cpu=0:00:00.0 mem=388M 

**** CK_END: TopDown Tree Construction for REF_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)

****** Clock Tree (UART_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 50(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX6M) (BUFX8M) (CLKINVX8M) (BUFX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (BUFX14M) (CLKBUFX16M) (BUFX16M) (CLKINVX16M) (BUFX18M) (BUFX20M) (CLKINVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (CLKBUFX32M) (BUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 86
Nr.          Rising  Sync Pins  : 94
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (b3/U1/A)
Output_Pin: (b3/U1/Y)
Output_Net: (tx_clock)   
SubTree No: 1

Input_Pin:  (A11/U16/A)
Output_Pin: (A11/U16/Y)
Output_Net: (o_div_clk_tx)   
SubTree No: 2

Input_Pin:  (b3/U1/A)
Output_Pin: (b3/U1/Y)
Output_Net: (tx_clock)   
SubTree No: 3

Input_Pin:  (A11/U16/B)
Output_Pin: (A11/U16/Y)
Output_Net: (o_div_clk_tx)   
SubTree No: 4

Input_Pin:  (A11/div_clk_reg/CK)
Output_Pin: (A11/div_clk_reg/Q)
Output_Net: (A11/div_clk)   
*** Find 2 Excluded Nodes.
SubTree No: 5

Input_Pin:  (b2/U1/A)
Output_Pin: (b2/U1/Y)
Output_Net: (rx_clock)   
SubTree No: 6

Input_Pin:  (A10/U15/A)
Output_Pin: (A10/U15/Y)
Output_Net: (o_div_clk_rx)   
SubTree No: 7

Input_Pin:  (b2/U1/A)
Output_Pin: (b2/U1/Y)
Output_Net: (rx_clock)   
SubTree No: 8

Input_Pin:  (A10/U15/B)
Output_Pin: (A10/U15/Y)
Output_Net: (o_div_clk_rx)   
SubTree No: 9

Input_Pin:  (A10/div_clk_reg/CK)
Output_Pin: (A10/div_clk_reg/Q)
Output_Net: (A10/div_clk)   
*** Find 2 Excluded Nodes.
SubTree No: 10

Input_Pin:  (b1/U1/A)
Output_Pin: (b1/U1/Y)
Output_Net: (uart_clock)   
**** CK_START: Macro Models Generation (mem=387.5M)

*  sink: max rise/fall tran=[77,73], (bnd=50ps) 
*buffer: max rise/fall tran=[115,122], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
SubTree No: 11

Input_Pin:  (NULL)
Output_Pin: (UART_CLK)
Output_Net: (UART_CLK)   
**** CK_START: TopDown Tree Construction for UART_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=387.5M)

Trig. Edge Skew=138[1270,1409*] N1 B2 G2 A5(5.4) L[3,3] C3/0 score=150214 cpu=0:00:00.0 mem=388M 

**** CK_END: TopDown Tree Construction for UART_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)



**** CK_START: Update Database (mem=387.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        28.29 um
  inst (uart_clock__L6_I0) with max move: (15.17, 52.07) -> (40.59, 49.2)
  mean    (X+Y) =         4.84 um
Total instances moved : 141
*** cpu=0:00:00.0   mem=387.5M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 387.523M)
Resetting all latency settings from fanout cone of port 'UART_CLK'
Resetting all latency settings from fanout cone of port 'REF_CLK'
Resetting all latency settings from fanout cone of port 'scan_clk'
Resetting all latency settings from fanout cone of pin 'A11/U16/Y'
Resetting all latency settings from fanout cone of pin 'A10/U15/Y'
Resetting all latency settings from fanout cone of pin 'A11/U16/Y'
Resetting all latency settings from fanout cone of pin 'A10/U15/Y'
Resetting all latency settings from fanout cone of pin 'A2/U0_TLATNCAX4M/ECK'
Resetting all latency settings from fanout cone of pin 'A11/U16/Y'
Resetting all latency settings from fanout cone of pin 'A10/U15/Y'
Resetting all latency settings from fanout cone of pin 'A11/U16/Y'
Resetting all latency settings from fanout cone of pin 'A10/U15/Y'
Resetting all latency settings from fanout cone of pin 'A2/U0_TLATNCAX4M/ECK'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=387.5M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 387.527M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 269
Nr. of Buffer                  : 39
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A2/gray_rd_ptr_reg[3]/CK 1469.2(ps)
Min trig. edge delay at sink(R): A11/count_reg[0]/CK 1324.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1324.5~1469.2(ps)      0~0(ps)             
Fall Phase Delay               : 1320.6~1697.4(ps)      0~0(ps)             
Trig. Edge Skew                : 144.7(ps)              200(ps)             
Rise Skew                      : 144.7(ps)              
Fall Skew                      : 376.8(ps)              
Max. Rise Buffer Tran.         : 126.5(ps)              100(ps)             
Max. Fall Buffer Tran.         : 128.4(ps)              100(ps)             
Max. Rise Sink Tran.           : 110.9(ps)              100(ps)             
Max. Fall Sink Tran.           : 103.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 22.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 50.2(ps)               0(ps)               

view setup1_analysis_view : skew = 144.7ps (required = 200ps)
view setup2_analysis_view : skew = 144.7ps (required = 200ps)
view setup3_analysis_view : skew = 144.7ps (required = 200ps)
view hold1_analysis_view : skew = 86.4ps (required = 200ps)
view hold2_analysis_view : skew = 86.4ps (required = 200ps)
view hold3_analysis_view : skew = 86.4ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 183
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A1/memory_reg[2][0]/CK 697.5(ps)
Min trig. edge delay at sink(R): A6/A1/memory_reg[7][1]/CK 672.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 672.6~697.5(ps)        0~0(ps)             
Fall Phase Delay               : 726~756.8(ps)          0~0(ps)             
Trig. Edge Skew                : 24.9(ps)               200(ps)             
Rise Skew                      : 24.9(ps)               
Fall Skew                      : 30.8(ps)               
Max. Rise Buffer Tran.         : 109(ps)                50(ps)              
Max. Fall Buffer Tran.         : 123.8(ps)              50(ps)              
Max. Rise Sink Tran.           : 110.9(ps)              50(ps)              
Max. Fall Sink Tran.           : 103.1(ps)              50(ps)              
Min. Rise Buffer Tran.         : 18.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 99.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 96.7(ps)               0(ps)               

view setup1_analysis_view : skew = 24.9ps (required = 200ps)
view setup2_analysis_view : skew = 24.9ps (required = 200ps)
view setup3_analysis_view : skew = 24.9ps (required = 200ps)
view hold1_analysis_view : skew = 33.6ps (required = 200ps)
view hold2_analysis_view : skew = 33.6ps (required = 200ps)
view hold3_analysis_view : skew = 33.6ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 86
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A2/gray_rd_ptr_reg[3]/CK 1442.5(ps)
Min trig. edge delay at sink(R): A11/count_reg[0]/CK 1297.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1297.8~1442.5(ps)      0~0(ps)             
Fall Phase Delay               : 1267.7~1670.7(ps)      0~0(ps)             
Trig. Edge Skew                : 144.7(ps)              200(ps)             
Rise Skew                      : 144.7(ps)              
Fall Skew                      : 403(ps)                
Max. Rise Buffer Tran.         : 126.5(ps)              50(ps)              
Max. Fall Buffer Tran.         : 128.4(ps)              50(ps)              
Max. Rise Sink Tran.           : 76.8(ps)               50(ps)              
Max. Fall Sink Tran.           : 73(ps)                 50(ps)              
Min. Rise Buffer Tran.         : 19.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19(ps)                 0(ps)               
Min. Rise Sink Tran.           : 54.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 50.2(ps)               0(ps)               

view setup1_analysis_view : skew = 144.7ps (required = 200ps)
view setup2_analysis_view : skew = 144.7ps (required = 200ps)
view setup3_analysis_view : skew = 144.7ps (required = 200ps)
view hold1_analysis_view : skew = 86.4ps (required = 200ps)
view hold2_analysis_view : skew = 86.4ps (required = 200ps)
view hold3_analysis_view : skew = 86.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Fri Oct 10 12:39:02 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.410.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    62.72%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098     8.96%
#
#  55 nets (3.28%) with 1 preferred extra spacing.
#
#
#Routing guide is on
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 4225 um.
#Total half perimeter of net bounding box = 2923 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 215 um.
#Total wire length on LAYER METAL3 = 2153 um.
#Total wire length on LAYER METAL4 = 1857 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 913
#Up-Via Summary (total 913):
#           
#-----------------------
#  Metal 1          342
#  Metal 2          326
#  Metal 3          245
#-----------------------
#                   913 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 387.00 (Mb)
#Peak memory = 419.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 79.2% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 387.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#Complete Detail Routing.
#Total wire length = 4187 um.
#Total half perimeter of net bounding box = 2923 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 65 um.
#Total wire length on LAYER METAL3 = 2058 um.
#Total wire length on LAYER METAL4 = 2064 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1221
#Up-Via Summary (total 1221):
#           
#-----------------------
#  Metal 1          384
#  Metal 2          379
#  Metal 3          458
#-----------------------
#                  1221 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 387.00 (Mb)
#Peak memory = 419.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 387.00 (Mb)
#Peak memory = 419.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 10 12:39:05 2025
#
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 269
Nr. of Buffer                  : 39
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A2/rd_ptr_reg[0]/CK 1498.2(ps)
Min trig. edge delay at sink(R): A11/count_reg[0]/CK 1326.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1326.4~1498.2(ps)      0~0(ps)             
Fall Phase Delay               : 1324.4~1723.9(ps)      0~0(ps)             
Trig. Edge Skew                : 171.8(ps)              200(ps)             
Rise Skew                      : 171.8(ps)              
Fall Skew                      : 399.5(ps)              
Max. Rise Buffer Tran.         : 127.6(ps)              100(ps)             
Max. Fall Buffer Tran.         : 135.3(ps)              100(ps)             
Max. Rise Sink Tran.           : 112.5(ps)              100(ps)             
Max. Fall Sink Tran.           : 104.4(ps)              100(ps)             
Min. Rise Buffer Tran.         : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 50.5(ps)               0(ps)               

view setup1_analysis_view : skew = 171.8ps (required = 200ps)
view setup2_analysis_view : skew = 171.8ps (required = 200ps)
view setup3_analysis_view : skew = 171.8ps (required = 200ps)
view hold1_analysis_view : skew = 85.5ps (required = 200ps)
view hold2_analysis_view : skew = 85.5ps (required = 200ps)
view hold3_analysis_view : skew = 85.5ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 183
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A3/Regfile_reg[6][2]/CK 702.2(ps)
Min trig. edge delay at sink(R): A1/alu_out_reg[0]/CK 674.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 674.5~702.2(ps)        0~0(ps)             
Fall Phase Delay               : 731.4~756.7(ps)        0~0(ps)             
Trig. Edge Skew                : 27.7(ps)               200(ps)             
Rise Skew                      : 27.7(ps)               
Fall Skew                      : 25.3(ps)               
Max. Rise Buffer Tran.         : 108.3(ps)              50(ps)              
Max. Fall Buffer Tran.         : 123(ps)                50(ps)              
Max. Rise Sink Tran.           : 112.5(ps)              50(ps)              
Max. Fall Sink Tran.           : 104.4(ps)              50(ps)              
Min. Rise Buffer Tran.         : 18.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 101.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 98.6(ps)               0(ps)               

view setup1_analysis_view : skew = 27.7ps (required = 200ps)
view setup2_analysis_view : skew = 27.7ps (required = 200ps)
view setup3_analysis_view : skew = 27.7ps (required = 200ps)
view hold1_analysis_view : skew = 39.8ps (required = 200ps)
view hold2_analysis_view : skew = 39.8ps (required = 200ps)
view hold3_analysis_view : skew = 39.8ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 86
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A2/rd_ptr_reg[0]/CK 1471.3(ps)
Min trig. edge delay at sink(R): A11/count_reg[0]/CK 1299.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1299.5~1471.3(ps)      0~0(ps)             
Fall Phase Delay               : 1271.5~1697(ps)        0~0(ps)             
Trig. Edge Skew                : 171.8(ps)              200(ps)             
Rise Skew                      : 171.8(ps)              
Fall Skew                      : 425.5(ps)              
Max. Rise Buffer Tran.         : 127.6(ps)              50(ps)              
Max. Fall Buffer Tran.         : 135.3(ps)              50(ps)              
Max. Rise Sink Tran.           : 79.5(ps)               50(ps)              
Max. Fall Sink Tran.           : 75.4(ps)               50(ps)              
Min. Rise Buffer Tran.         : 19.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 50.5(ps)               0(ps)               

view setup1_analysis_view : skew = 171.8ps (required = 200ps)
view setup2_analysis_view : skew = 171.8ps (required = 200ps)
view setup3_analysis_view : skew = 171.8ps (required = 200ps)
view hold1_analysis_view : skew = 85.5ps (required = 200ps)
view hold2_analysis_view : skew = 85.5ps (required = 200ps)
view hold3_analysis_view : skew = 85.5ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'scan_clk' is redundant
View 'setup3_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold2_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold3_analysis_view' in clock tree 'scan_clk' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'REF_CLK' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'UART_CLK' is redundant
Selecting the worst MMMC view of clock tree 'scan_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=387.5M) ***
Selecting the worst MMMC view of clock tree 'REF_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=387.5M) ***
Selecting the worst MMMC view of clock tree 'UART_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=387.5M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'setup1_analysis_view' ...
The clock tree scan_clk has crossover cell(s).
The clock tree REF_CLK has crossover cell(s).
The clock tree UART_CLK has crossover cell(s).

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 269
Nr. of Buffer                  : 39
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A2/rd_ptr_reg[0]/CK 1498.2(ps)
Min trig. edge delay at sink(R): A11/count_reg[0]/CK 1326.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1326.4~1498.2(ps)      0~0(ps)             
Fall Phase Delay               : 1324.4~1723.9(ps)      0~0(ps)             
Trig. Edge Skew                : 171.8(ps)              200(ps)             
Rise Skew                      : 171.8(ps)              
Fall Skew                      : 399.5(ps)              
Max. Rise Buffer Tran.         : 127.6(ps)              100(ps)             
Max. Fall Buffer Tran.         : 135.3(ps)              100(ps)             
Max. Rise Sink Tran.           : 112.5(ps)              100(ps)             
Max. Fall Sink Tran.           : 104.4(ps)              100(ps)             
Min. Rise Buffer Tran.         : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 50.5(ps)               0(ps)               

view setup1_analysis_view : skew = 171.8ps (required = 200ps)
view setup2_analysis_view : skew = 171.8ps (required = 200ps)
view setup3_analysis_view : skew = 171.8ps (required = 200ps)
view hold1_analysis_view : skew = 85.5ps (required = 200ps)
view hold2_analysis_view : skew = 85.5ps (required = 200ps)
view hold3_analysis_view : skew = 85.5ps (required = 200ps)


Clock scan_clk has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree REF_CLK has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 183
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A3/Regfile_reg[6][2]/CK 702.2(ps)
Min trig. edge delay at sink(R): A1/alu_out_reg[0]/CK 674.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 674.5~702.2(ps)        0~0(ps)             
Fall Phase Delay               : 731.4~756.7(ps)        0~0(ps)             
Trig. Edge Skew                : 27.7(ps)               200(ps)             
Rise Skew                      : 27.7(ps)               
Fall Skew                      : 25.3(ps)               
Max. Rise Buffer Tran.         : 108.3(ps)              50(ps)              
Max. Fall Buffer Tran.         : 123(ps)                50(ps)              
Max. Rise Sink Tran.           : 112.5(ps)              50(ps)              
Max. Fall Sink Tran.           : 104.4(ps)              50(ps)              
Min. Rise Buffer Tran.         : 18.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 101.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 98.6(ps)               0(ps)               

view setup1_analysis_view : skew = 27.7ps (required = 200ps)
view setup2_analysis_view : skew = 27.7ps (required = 200ps)
view setup3_analysis_view : skew = 27.7ps (required = 200ps)
view hold1_analysis_view : skew = 39.8ps (required = 200ps)
view hold2_analysis_view : skew = 39.8ps (required = 200ps)
view hold3_analysis_view : skew = 39.8ps (required = 200ps)


Clock REF_CLK has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree UART_CLK has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 86
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A2/rd_ptr_reg[0]/CK 1471.3(ps)
Min trig. edge delay at sink(R): A11/count_reg[0]/CK 1299.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1299.5~1471.3(ps)      0~0(ps)             
Fall Phase Delay               : 1271.5~1697(ps)        0~0(ps)             
Trig. Edge Skew                : 171.8(ps)              200(ps)             
Rise Skew                      : 171.8(ps)              
Fall Skew                      : 425.5(ps)              
Max. Rise Buffer Tran.         : 127.6(ps)              50(ps)              
Max. Fall Buffer Tran.         : 135.3(ps)              50(ps)              
Max. Rise Sink Tran.           : 79.5(ps)               50(ps)              
Max. Fall Sink Tran.           : 75.4(ps)               50(ps)              
Min. Rise Buffer Tran.         : 19.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 50.5(ps)               0(ps)               

view setup1_analysis_view : skew = 171.8ps (required = 200ps)
view setup2_analysis_view : skew = 171.8ps (required = 200ps)
view setup3_analysis_view : skew = 171.8ps (required = 200ps)
view hold1_analysis_view : skew = 85.5ps (required = 200ps)
view hold2_analysis_view : skew = 85.5ps (required = 200ps)
view hold3_analysis_view : skew = 85.5ps (required = 200ps)


Clock UART_CLK has been routed. Routing guide will not be generated.
enter checking logic.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide SYS_TOP.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckSynthesis (cpu=0:00:14.3, real=0:00:14.0, mem=387.5M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 55
There are 55 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 55 prerouted nets with extraSpace.
Number of multi-gpin terms=135, multi-gpins=272, moved blk term=0/57

Phase 1a route (0:00:00.0 387.5M):
Est net length = 3.853e+04um = 2.052e+04H + 1.801e+04V
Usage: (14.6%H 15.9%V) = (3.282e+04um 4.142e+04um) = (15932 14432)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)
Number obstruct path=10 reroute=0

There are 55 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.278e+04um 4.144e+04um) = (15913 14437)
Overflow: 26 = 0 (0.00% H) + 26 (0.41% V)

Phase 1c route (0:00:00.0 387.5M):
Usage: (14.5%H 15.8%V) = (3.271e+04um 4.140e+04um) = (15880 14422)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1d route (0:00:00.0 387.5M):
Usage: (14.5%H 15.8%V) = (3.271e+04um 4.140e+04um) = (15880 14422)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1e route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.272e+04um 4.141e+04um) = (15883 14426)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Phase 1f route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.275e+04um 4.143e+04um) = (15897 14433)
Overflow: 12 = 0 (0.00% H) + 12 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	9	 0.14%
--------------------------------------
  0:	0	 0.00%	37	 0.59%
  1:	0	 0.00%	29	 0.46%
  2:	1	 0.02%	47	 0.75%
  3:	0	 0.00%	69	 1.10%
  4:	6	 0.09%	14	 0.22%
  5:	9	 0.14%	42	 0.67%
  6:	9	 0.14%	55	 0.88%
  7:	34	 0.54%	78	 1.24%
  8:	51	 0.81%	164	 2.61%
  9:	68	 1.08%	326	 5.19%
 10:	154	 2.43%	417	 6.64%
 11:	273	 4.32%	625	 9.96%
 12:	479	 7.57%	993	15.82%
 13:	724	11.45%	976	15.55%
 14:	918	14.51%	816	13.00%
 15:	892	14.10%	1509	24.04%
 16:	1149	18.17%	22	 0.35%
 17:	925	14.62%	15	 0.24%
 18:	518	 8.19%	26	 0.41%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.527M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.5M):
There are 55 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.7%H 16.1%V) = (3.321e+04um 4.196e+04um) = (16119 14619)
Overflow: 25 = 0 (0.00% H) + 25 (0.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	31	 0.49%
  1:	0	 0.00%	25	 0.40%
  2:	1	 0.02%	47	 0.75%
  3:	0	 0.00%	71	 1.13%
  4:	7	 0.11%	19	 0.30%
  5:	8	 0.13%	50	 0.80%
  6:	9	 0.14%	59	 0.94%
  7:	36	 0.57%	77	 1.23%
  8:	51	 0.81%	162	 2.58%
  9:	79	 1.25%	327	 5.21%
 10:	161	 2.55%	411	 6.55%
 11:	277	 4.38%	615	 9.80%
 12:	488	 7.72%	997	15.89%
 13:	737	11.65%	973	15.50%
 14:	905	14.31%	813	12.95%
 15:	889	14.06%	1510	24.06%
 16:	1134	17.93%	22	 0.35%
 17:	913	14.43%	15	 0.24%
 18:	515	 8.14%	26	 0.41%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 387.5M) ***


Total length: 4.445e+04um, number of vias: 12933
M1(H) length: 2.930e+00um, number of vias: 6259
M2(V) length: 1.707e+04um, number of vias: 5651
M3(H) length: 2.097e+04um, number of vias: 944
M4(V) length: 5.021e+03um, number of vias: 74
M5(H) length: 1.332e+03um, number of vias: 5
M6(V) length: 5.084e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 387.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.5M) ***
Peak Memory Usage was 387.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.527M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 13.924  | 14.184  | 15.717  | 13.924  |   N/A   | 16.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.054%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 1.13 sec
Total Real time: 2.0 sec
Total Memory Usage: 387.527344 Mbytes
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> windowSelect 96.538 150.059 99.072 178.445
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 55
There are 55 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 55 prerouted nets with extraSpace.
Number of multi-gpin terms=135, multi-gpins=272, moved blk term=0/57

Phase 1a route (0:00:00.0 387.5M):
Est net length = 3.853e+04um = 2.052e+04H + 1.801e+04V
Usage: (14.6%H 15.9%V) = (3.282e+04um 4.142e+04um) = (15932 14432)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)
Number obstruct path=10 reroute=0

There are 55 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.278e+04um 4.144e+04um) = (15913 14437)
Overflow: 26 = 0 (0.00% H) + 26 (0.41% V)

Phase 1c route (0:00:00.0 387.5M):
Usage: (14.5%H 15.8%V) = (3.271e+04um 4.140e+04um) = (15880 14422)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1d route (0:00:00.0 387.5M):
Usage: (14.5%H 15.8%V) = (3.271e+04um 4.140e+04um) = (15880 14422)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1e route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.272e+04um 4.141e+04um) = (15883 14426)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Phase 1f route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.275e+04um 4.143e+04um) = (15897 14433)
Overflow: 12 = 0 (0.00% H) + 12 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	9	 0.14%
--------------------------------------
  0:	0	 0.00%	37	 0.59%
  1:	0	 0.00%	29	 0.46%
  2:	1	 0.02%	47	 0.75%
  3:	0	 0.00%	69	 1.10%
  4:	6	 0.09%	14	 0.22%
  5:	9	 0.14%	42	 0.67%
  6:	9	 0.14%	55	 0.88%
  7:	34	 0.54%	78	 1.24%
  8:	51	 0.81%	164	 2.61%
  9:	68	 1.08%	326	 5.19%
 10:	154	 2.43%	417	 6.64%
 11:	273	 4.32%	625	 9.96%
 12:	479	 7.57%	993	15.82%
 13:	724	11.45%	976	15.55%
 14:	918	14.51%	816	13.00%
 15:	892	14.10%	1509	24.04%
 16:	1149	18.17%	22	 0.35%
 17:	925	14.62%	15	 0.24%
 18:	518	 8.19%	26	 0.41%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.527M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.5M):
There are 55 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.7%H 16.1%V) = (3.321e+04um 4.196e+04um) = (16119 14619)
Overflow: 25 = 0 (0.00% H) + 25 (0.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	31	 0.49%
  1:	0	 0.00%	25	 0.40%
  2:	1	 0.02%	47	 0.75%
  3:	0	 0.00%	71	 1.13%
  4:	7	 0.11%	19	 0.30%
  5:	8	 0.13%	50	 0.80%
  6:	9	 0.14%	59	 0.94%
  7:	36	 0.57%	77	 1.23%
  8:	51	 0.81%	162	 2.58%
  9:	79	 1.25%	327	 5.21%
 10:	161	 2.55%	411	 6.55%
 11:	277	 4.38%	615	 9.80%
 12:	488	 7.72%	997	15.89%
 13:	737	11.65%	973	15.50%
 14:	905	14.31%	813	12.95%
 15:	889	14.06%	1510	24.06%
 16:	1134	17.93%	22	 0.35%
 17:	913	14.43%	15	 0.24%
 18:	515	 8.14%	26	 0.41%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 387.5M) ***


Total length: 4.445e+04um, number of vias: 12933
M1(H) length: 2.930e+00um, number of vias: 6259
M2(V) length: 1.707e+04um, number of vias: 5651
M3(H) length: 2.097e+04um, number of vias: 944
M4(V) length: 5.021e+03um, number of vias: 74
M5(H) length: 1.332e+03um, number of vias: 5
M6(V) length: 5.084e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 387.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.5M) ***
Peak Memory Usage was 387.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.527M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 13.924  | 14.184  | 15.717  | 13.924  |   N/A   | 16.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.054%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.11 sec
Total Real time: 1.0 sec
Total Memory Usage: 387.527344 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 55
There are 55 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 55 prerouted nets with extraSpace.
Number of multi-gpin terms=135, multi-gpins=272, moved blk term=0/57

Phase 1a route (0:00:00.0 387.5M):
Est net length = 3.853e+04um = 2.052e+04H + 1.801e+04V
Usage: (14.6%H 15.9%V) = (3.282e+04um 4.142e+04um) = (15932 14432)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)
Number obstruct path=10 reroute=0

There are 55 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.278e+04um 4.144e+04um) = (15913 14437)
Overflow: 26 = 0 (0.00% H) + 26 (0.41% V)

Phase 1c route (0:00:00.0 387.5M):
Usage: (14.5%H 15.8%V) = (3.271e+04um 4.140e+04um) = (15880 14422)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1d route (0:00:00.0 387.5M):
Usage: (14.5%H 15.8%V) = (3.271e+04um 4.140e+04um) = (15880 14422)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1e route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.272e+04um 4.141e+04um) = (15883 14426)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Phase 1f route (0:00:00.0 387.5M):
Usage: (14.5%H 15.9%V) = (3.275e+04um 4.143e+04um) = (15897 14433)
Overflow: 12 = 0 (0.00% H) + 12 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	9	 0.14%
--------------------------------------
  0:	0	 0.00%	37	 0.59%
  1:	0	 0.00%	29	 0.46%
  2:	1	 0.02%	47	 0.75%
  3:	0	 0.00%	69	 1.10%
  4:	6	 0.09%	14	 0.22%
  5:	9	 0.14%	42	 0.67%
  6:	9	 0.14%	55	 0.88%
  7:	34	 0.54%	78	 1.24%
  8:	51	 0.81%	164	 2.61%
  9:	68	 1.08%	326	 5.19%
 10:	154	 2.43%	417	 6.64%
 11:	273	 4.32%	625	 9.96%
 12:	479	 7.57%	993	15.82%
 13:	724	11.45%	976	15.55%
 14:	918	14.51%	816	13.00%
 15:	892	14.10%	1509	24.04%
 16:	1149	18.17%	22	 0.35%
 17:	925	14.62%	15	 0.24%
 18:	518	 8.19%	26	 0.41%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.527M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.5M):
There are 55 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.7%H 16.1%V) = (3.321e+04um 4.196e+04um) = (16119 14619)
Overflow: 25 = 0 (0.00% H) + 25 (0.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	31	 0.49%
  1:	0	 0.00%	25	 0.40%
  2:	1	 0.02%	47	 0.75%
  3:	0	 0.00%	71	 1.13%
  4:	7	 0.11%	19	 0.30%
  5:	8	 0.13%	50	 0.80%
  6:	9	 0.14%	59	 0.94%
  7:	36	 0.57%	77	 1.23%
  8:	51	 0.81%	162	 2.58%
  9:	79	 1.25%	327	 5.21%
 10:	161	 2.55%	411	 6.55%
 11:	277	 4.38%	615	 9.80%
 12:	488	 7.72%	997	15.89%
 13:	737	11.65%	973	15.50%
 14:	905	14.31%	813	12.95%
 15:	889	14.06%	1510	24.06%
 16:	1134	17.93%	22	 0.35%
 17:	913	14.43%	15	 0.24%
 18:	515	 8.14%	26	 0.41%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 387.5M) ***


Total length: 4.445e+04um, number of vias: 12933
M1(H) length: 2.930e+00um, number of vias: 6259
M2(V) length: 1.707e+04um, number of vias: 5651
M3(H) length: 2.097e+04um, number of vias: 944
M4(V) length: 5.021e+03um, number of vias: 74
M5(H) length: 1.332e+03um, number of vias: 5
M6(V) length: 5.084e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 387.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.5M) ***
Peak Memory Usage was 387.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.527M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.649  | -0.256  | -0.649  |  4.359  |   N/A   |  0.369  |
|           TNS (ns):| -25.486 | -0.500  | -24.987 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   131   |    2    |   129   |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 60.054%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.14 sec
Total Real time: 1.0 sec
Total Memory Usage: 387.527344 Mbytes
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 387.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=387.5M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Started fixing hold violations - preprocessing (totcpu=0:02:18, mem=387.5M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.527M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed.
(0:00:00.1 387.527M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.527M)...
Delay calculation completed.
(0:00:00.1 387.527M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.527M)...
Delay calculation completed.
(0:00:00.0 387.527M 0)
*** CDM Built up (cpu=0:00:00.3  mem= 387.5M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.649 ns 
 TNS         : -25.487 ns 
 Viol paths  : 132 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:02:18, mem=387.5M)
Setting analysis mode to setup ...
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   14.674 ns     14.674 ns  setup1_analysis_view
   13.924 ns     14.184 ns  setup2_analysis_view
   13.924 ns     17.852 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 17.852 ns 
 reg2reg WS  : 14.184 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 13.924 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:02:19, mem=387.5M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 13.924  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   812   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.649  |
|           TNS (ns):| -25.486 |
|    Violating Paths:|   131   |
|          All Paths:|   812   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.054%
------------------------------------------------------------
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.3, totcpu=0:02:19, mem=387.5M)
Density before buffering = 0.601 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1M    8.0   0.971/0.956 (0.200/0.200, 0.011)   0.391/0.396 (0.089/0.089, 0.011)
*Info:   DLY3X1M    8.0   0.778/0.734 (0.200/0.200, 0.011)   0.313/0.299 (0.089/0.089, 0.011)
*Info:   DLY2X1M    8.0   0.594/0.535 (0.200/0.200, 0.011)   0.239/0.215 (0.089/0.089, 0.011)
*Info:   DLY1X1M    8.0   0.420/0.369 (0.200/0.200, 0.011)   0.167/0.147 (0.089/0.089, 0.011)
*Info:   DLY4X4M    10.0   0.957/0.853 (0.200/0.200, 0.044)   0.423/0.381 (0.089/0.089, 0.044)
*Info:   DLY3X4M    10.0   0.768/0.648 (0.200/0.200, 0.044)   0.340/0.285 (0.089/0.089, 0.044)
*Info:   DLY2X4M    10.0   0.591/0.471 (0.200/0.200, 0.044)   0.261/0.203 (0.089/0.089, 0.044)
*Info:   DLY1X4M    10.0   0.425/0.330 (0.200/0.200, 0.044)   0.185/0.139 (0.089/0.089, 0.044)
*Info: 
*Info:   CLKBUFX1M    4.0   0.230/0.224 (0.200/0.200, 0.011)   0.096/0.092 (0.089/0.089, 0.011)
*Info:   BUFX2M    4.0   0.237/0.231 (0.200/0.200, 0.022)   0.102/0.098 (0.089/0.089, 0.022)
*Info:   CLKBUFX2M    4.0   0.274/0.241 (0.200/0.200, 0.022)   0.117/0.100 (0.089/0.089, 0.022)
*Info:   CLKBUFX3M    5.0   0.300/0.262 (0.200/0.200, 0.033)   0.131/0.109 (0.089/0.089, 0.033)
*Info:   BUFX3M    5.0   0.227/0.235 (0.200/0.200, 0.033)   0.100/0.101 (0.089/0.089, 0.033)
*Info:   BUFX4M    5.0   0.221/0.232 (0.200/0.200, 0.044)   0.097/0.100 (0.089/0.089, 0.044)
*Info:   CLKBUFX4M    5.0   0.308/0.266 (0.200/0.200, 0.044)   0.136/0.112 (0.089/0.089, 0.044)
*Info:   BUFX5M    6.0   0.223/0.238 (0.200/0.200, 0.055)   0.098/0.103 (0.089/0.089, 0.055)
*Info:   CLKBUFX6M    6.0   0.286/0.282 (0.200/0.200, 0.066)   0.126/0.121 (0.089/0.089, 0.066)
*Info:   BUFX6M    7.0   0.216/0.229 (0.200/0.200, 0.066)   0.096/0.098 (0.089/0.089, 0.066)
*Info:   BUFX8M    8.0   0.214/0.236 (0.200/0.200, 0.088)   0.095/0.103 (0.089/0.089, 0.088)
*Info:   CLKBUFX8M    8.0   0.288/0.277 (0.200/0.200, 0.088)   0.128/0.120 (0.089/0.089, 0.088)
*info:
*info: Hold fixing prefix "FE_PHC" starts with 0
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: hold1_analysis_view 
	WNS: 0.082 
	TNS: 0.000 
	VP: 0 
	WNS-Term: A6/A4/sync_reg_reg[3][1]/D 
View: hold2_analysis_view 
	WNS: 0.072 
	TNS: 0.000 
	VP: 0 
	WNS-Term: A6/A3/sync_reg_reg[2][1]/RN 
View: hold3_analysis_view 
	WNS: 0.010 
	TNS: 0.000 
	VP: 0 
	WNS-Term: A11/odd_edge_tog_reg/SI 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: setup1_analysis_view 
	WNS: 13.947 
	TNS: 0.000 
	VP: 0 
	WNS-Term:RST_N 
View: setup2_analysis_view 
	WNS: 13.924 
	TNS: 0.000 
	VP: 0 
	WNS-Term:A5/reg_stage_reg[1]/Q 
View: setup3_analysis_view 
	WNS: 13.924 
	TNS: 0.000 
	VP: 0 
	WNS-Term:A5/reg_stage_reg[1]/Q 
--------------------------------------------------- 
Density after buffering = 0.604 (fixHold)
*info:
*info: A total of 6 net(s) have been evaluated for adding cells
*info:            6 net(s): Added a total of 13 cells to fix/reduce hold violation
*info:
*info:
*info: Summary: 
*info:           11 cells of type 'DLY4X1M' used
*info:            2 cells of type 'DLY3X1M' used
*info:
*** Finished hold time fix (CPU=0:00:02.3, totcpu=0:02:20, mem=387.5M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=387.5M  mem(used)=0.0M***
Total net length = 3.594e+04 (1.942e+04 1.652e+04) (ext = 1.474e+03)
default core: bins with density >  0.75 = 4.17 % ( 2 / 48 )
*** Starting trialRoute (mem=387.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 55
There are 55 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 55 prerouted nets with extraSpace.
Number of multi-gpin terms=135, multi-gpins=272, moved blk term=0/57

Phase 1a route (0:00:00.0 387.5M):
Est net length = 3.877e+04um = 2.067e+04H + 1.810e+04V
Usage: (14.6%H 15.9%V) = (3.300e+04um 4.159e+04um) = (16020 14491)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)
Number obstruct path=10 reroute=0

There are 55 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 387.5M):
Usage: (14.6%H 15.9%V) = (3.296e+04um 4.161e+04um) = (16001 14496)
Overflow: 26 = 0 (0.00% H) + 26 (0.41% V)

Phase 1c route (0:00:00.0 387.5M):
Usage: (14.6%H 15.9%V) = (3.289e+04um 4.156e+04um) = (15968 14481)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1d route (0:00:00.0 387.5M):
Usage: (14.6%H 15.9%V) = (3.289e+04um 4.156e+04um) = (15968 14481)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1e route (0:00:00.0 387.5M):
Usage: (14.6%H 15.9%V) = (3.290e+04um 4.158e+04um) = (15971 14485)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Phase 1f route (0:00:00.0 387.5M):
Usage: (14.6%H 15.9%V) = (3.293e+04um 4.160e+04um) = (15985 14492)
Overflow: 12 = 0 (0.00% H) + 12 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	9	 0.14%
--------------------------------------
  0:	0	 0.00%	37	 0.59%
  1:	0	 0.00%	29	 0.46%
  2:	1	 0.02%	47	 0.75%
  3:	0	 0.00%	69	 1.10%
  4:	6	 0.09%	14	 0.22%
  5:	9	 0.14%	42	 0.67%
  6:	11	 0.17%	55	 0.88%
  7:	32	 0.51%	80	 1.27%
  8:	52	 0.82%	164	 2.61%
  9:	69	 1.09%	332	 5.29%
 10:	154	 2.43%	414	 6.60%
 11:	278	 4.40%	633	10.09%
 12:	484	 7.65%	993	15.82%
 13:	729	11.53%	974	15.52%
 14:	917	14.50%	810	12.91%
 15:	891	14.09%	1504	23.96%
 16:	1148	18.15%	22	 0.35%
 17:	911	14.40%	15	 0.24%
 18:	518	 8.19%	26	 0.41%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.527M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.5M):
There are 55 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.8%H 16.1%V) = (3.339e+04um 4.214e+04um) = (16209 14680)
Overflow: 25 = 0 (0.00% H) + 25 (0.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	31	 0.49%
  1:	0	 0.00%	25	 0.40%
  2:	1	 0.02%	47	 0.75%
  3:	0	 0.00%	71	 1.13%
  4:	7	 0.11%	19	 0.30%
  5:	8	 0.13%	50	 0.80%
  6:	11	 0.17%	59	 0.94%
  7:	34	 0.54%	80	 1.27%
  8:	52	 0.82%	162	 2.58%
  9:	80	 1.26%	332	 5.29%
 10:	161	 2.55%	409	 6.52%
 11:	283	 4.47%	620	 9.88%
 12:	492	 7.78%	999	15.92%
 13:	742	11.73%	971	15.47%
 14:	904	14.29%	808	12.87%
 15:	889	14.06%	1504	23.96%
 16:	1132	17.90%	22	 0.35%
 17:	899	14.21%	15	 0.24%
 18:	515	 8.14%	26	 0.41%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 387.5M) ***


Total length: 4.471e+04um, number of vias: 12992
M1(H) length: 2.930e+00um, number of vias: 6285
M2(V) length: 1.711e+04um, number of vias: 5679
M3(H) length: 2.113e+04um, number of vias: 949
M4(V) length: 5.086e+03um, number of vias: 74
M5(H) length: 1.331e+03um, number of vias: 5
M6(V) length: 5.084e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 387.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.5M) ***
Peak Memory Usage was 387.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.527M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.527M)...
Delay calculation completed.
(0:00:00.1 387.527M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.527M)...
Delay calculation completed.
(0:00:00.1 387.527M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.5M)
Number of Loop : 0
Start delay calculation (mem=387.527M)...
Delay calculation completed.
(0:00:00.0 387.527M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 387.5M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 387.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 387.5M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 13.919  | 14.185  | 13.919  | 13.924  |   N/A   | 15.265  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.014  |  0.047  |  4.359  |   N/A   |  0.369  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.421%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 387.5M **
*** Finished optDesign ***
<CMD> selectObject Module A12
<CMD> deselectAll
<CMD> selectObject Module A3
<CMD> deselectAll
<CMD> selectObject Module A1
<CMD> deselectAll
<CMD> refinePlace -preserveRouting
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=387.5M  mem(used)=0.0M***
Total net length = 3.596e+04 (1.943e+04 1.653e+04) (ext = 1.472e+03)
default core: bins with density >  0.75 = 4.17 % ( 2 / 48 )
<CMD> setNanoRouteMode -routeWithEco true
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
Begin checking placement ...
*info: Placed = 1188
*info: Unplaced = 0
Placement Density:60.42%(20146/33343)
Redoing specifyClockTree  -file Clock.ctstch  ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (55) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=387.5M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Oct 10 12:44:23 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    63.51%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098     9.07%
#
#  55 nets (3.26%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.39%)      4(0.39%)      1(0.10%)   (0.89%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      4(0.06%)      4(0.06%)      1(0.02%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total wire length = 42967 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 130 um.
#Total wire length on LAYER METAL2 = 15467 um.
#Total wire length on LAYER METAL3 = 19544 um.
#Total wire length on LAYER METAL4 = 6123 um.
#Total wire length on LAYER METAL5 = 1704 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 9389
#Up-Via Summary (total 9389):
#           
#-----------------------
#  Metal 1         4840
#  Metal 2         3633
#  Metal 3          832
#  Metal 4           84
#-----------------------
#                  9389 
#
#Max overcon = 3 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.89%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 387.00 (Mb)
#Peak memory = 419.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#7.8% of the total area is being checked for drcs
#    number of violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 387.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#Complete Detail Routing.
#Total wire length = 44413 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 2231 um.
#Total wire length on LAYER METAL2 = 15355 um.
#Total wire length on LAYER METAL3 = 19115 um.
#Total wire length on LAYER METAL4 = 5987 um.
#Total wire length on LAYER METAL5 = 1726 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 14276
#Up-Via Summary (total 14276):
#           
#-----------------------
#  Metal 1         6510
#  Metal 2         6345
#  Metal 3         1302
#  Metal 4          119
#-----------------------
#                 14276 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#Total wire length = 44413 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 2231 um.
#Total wire length on LAYER METAL2 = 15355 um.
#Total wire length on LAYER METAL3 = 19115 um.
#Total wire length on LAYER METAL4 = 5987 um.
#Total wire length on LAYER METAL5 = 1726 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 14276
#Up-Via Summary (total 14276):
#           
#-----------------------
#  Metal 1         6510
#  Metal 2         6345
#  Metal 3         1302
#  Metal 4          119
#-----------------------
#                 14276 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 419.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 419.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 10 12:44:27 2025
#

detailRoute

#Start detailRoute on Fri Oct 10 12:44:27 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#Complete Detail Routing.
#Total wire length = 44413 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 2231 um.
#Total wire length on LAYER METAL2 = 15355 um.
#Total wire length on LAYER METAL3 = 19115 um.
#Total wire length on LAYER METAL4 = 5987 um.
#Total wire length on LAYER METAL5 = 1726 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 14276
#Up-Via Summary (total 14276):
#           
#-----------------------
#  Metal 1         6510
#  Metal 2         6345
#  Metal 3         1302
#  Metal 4          119
#-----------------------
#                 14276 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for via minimization ...
#Total wire length = 44854 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 1635 um.
#Total wire length on LAYER METAL2 = 19914 um.
#Total wire length on LAYER METAL3 = 17084 um.
#Total wire length on LAYER METAL4 = 4918 um.
#Total wire length on LAYER METAL5 = 1303 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 11636
#Up-Via Summary (total 11636):
#           
#-----------------------
#  Metal 1         6326
#  Metal 2         4406
#  Metal 3          841
#  Metal 4           63
#-----------------------
#                 11636 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Complete routing via minimization.
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#Total wire length = 44854 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 1635 um.
#Total wire length on LAYER METAL2 = 19914 um.
#Total wire length on LAYER METAL3 = 17084 um.
#Total wire length on LAYER METAL4 = 4918 um.
#Total wire length on LAYER METAL5 = 1303 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 11636
#Up-Via Summary (total 11636):
#           
#-----------------------
#  Metal 1         6326
#  Metal 2         4406
#  Metal 3          841
#  Metal 4           63
#-----------------------
#                 11636 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 0.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 419.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 10 12:44:32 2025
#

detailRoute

#Start detailRoute on Fri Oct 10 12:44:32 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 398.00 (Mb)
#Total wire length = 44854 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 1635 um.
#Total wire length on LAYER METAL2 = 19914 um.
#Total wire length on LAYER METAL3 = 17084 um.
#Total wire length on LAYER METAL4 = 4918 um.
#Total wire length on LAYER METAL5 = 1303 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 11636
#Total number of multi-cut vias = 3803 ( 32.7%)
#Total number of single cut vias = 7833 ( 67.3%)
#Up-Via Summary (total 11636):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4811 ( 76.1%)      1515 ( 23.9%)       6326
#  Metal 2        2455 ( 55.7%)      1951 ( 44.3%)       4406
#  Metal 3         565 ( 67.2%)       276 ( 32.8%)        841
#  Metal 4           2 (  3.2%)        61 ( 96.8%)         63
#-----------------------------------------------------------
#                 7833 ( 67.3%)      3803 ( 32.7%)      11636 
#
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 398.00 (Mb)
#CELL_VIEW SYS_TOP,init has no DRC violation.
#Post Route via swapping is done.
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 419.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 10 12:44:33 2025
#

detailRoute

#Start detailRoute on Fri Oct 10 12:44:33 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#Complete Detail Routing.
#Total wire length = 44854 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 1635 um.
#Total wire length on LAYER METAL2 = 19914 um.
#Total wire length on LAYER METAL3 = 17084 um.
#Total wire length on LAYER METAL4 = 4918 um.
#Total wire length on LAYER METAL5 = 1303 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 11636
#Total number of multi-cut vias = 3803 ( 32.7%)
#Total number of single cut vias = 7833 ( 67.3%)
#Up-Via Summary (total 11636):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4811 ( 76.1%)      1515 ( 23.9%)       6326
#  Metal 2        2455 ( 55.7%)      1951 ( 44.3%)       4406
#  Metal 3         565 ( 67.2%)       276 ( 32.8%)        841
#  Metal 4           2 (  3.2%)        61 ( 96.8%)         63
#-----------------------------------------------------------
#                 7833 ( 67.3%)      3803 ( 32.7%)      11636 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#Total wire length = 44854 um.
#Total half perimeter of net bounding box = 37014 um.
#Total wire length on LAYER METAL1 = 1635 um.
#Total wire length on LAYER METAL2 = 19914 um.
#Total wire length on LAYER METAL3 = 17084 um.
#Total wire length on LAYER METAL4 = 4918 um.
#Total wire length on LAYER METAL5 = 1303 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 11636
#Total number of multi-cut vias = 3803 ( 32.7%)
#Total number of single cut vias = 7833 ( 67.3%)
#Up-Via Summary (total 11636):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4811 ( 76.1%)      1515 ( 23.9%)       6326
#  Metal 2        2455 ( 55.7%)      1951 ( 44.3%)       4406
#  Metal 3         565 ( 67.2%)       276 ( 32.8%)        841
#  Metal 4           2 (  3.2%)        61 ( 96.8%)         63
#-----------------------------------------------------------
#                 7833 ( 67.3%)      3803 ( 32.7%)      11636 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 419.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 10 12:44:34 2025
#
<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_uPd9sm_10464.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 398.5M)
Creating parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0121% (CPU Time= 0:00:00.0  MEM= 398.5M)
Extracted 20.01% (CPU Time= 0:00:00.0  MEM= 398.5M)
Extracted 30.0078% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 40.0128% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 50.0107% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 60.0085% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 70.0135% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 80.0114% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 398.5M)
Nr. Extracted Resistors     : 25699
Nr. Extracted Ground Cap.   : 27311
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 398.531M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 13.994  | 14.299  | 14.148  | 13.994  |   N/A   | 15.411  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.421%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.06 sec
Total Real time: 1.0 sec
Total Memory Usage: 398.535156 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_uPd9sm_10464.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 398.5M)
Closing parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d'. 1624 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0121% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 20.01% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 30.0078% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 40.0128% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 50.0107% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 60.0085% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 70.0135% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 80.0114% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 398.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 398.5M)
Nr. Extracted Resistors     : 25699
Nr. Extracted Ground Cap.   : 27311
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 398.531M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.018  |  0.065  |  4.350  |   N/A   |  0.364  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 60.421%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.06 sec
Total Real time: 1.0 sec
Total Memory Usage: 398.535156 Mbytes
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 398.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.8  MEM: 20.8M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 10 12:46:40 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net REF_CLK: Found a geometry with bounding box (-0.10,50.10) (0.10,50.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 10 12:46:40 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (SOCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO:   Added 42 filler insts (cell FILL64M / prefix FILLER).
*INFO:   Added 43 filler insts (cell FILL32M / prefix FILLER).
*INFO:   Added 76 filler insts (cell FILL16M / prefix FILLER).
*INFO:   Added 305 filler insts (cell FILL8M / prefix FILLER).
*INFO:   Added 462 filler insts (cell FILL4M / prefix FILLER).
*INFO:   Added 514 filler insts (cell FILL2M / prefix FILLER).
*INFO:   Added 619 filler insts (cell FILL1M / prefix FILLER).
*INFO: Total 2061 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (CPU: 0:00:00.3).
*INFO:   Added 0 filler inst  (cell FILL1M / prefix FILLER).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (CPU: 0:00:00.3).
*INFO: End DRC Checks. (CPU: 0:00:00.6 MEM: 6.6M).
<CMD> zoomBox 14.928 176.417 164.208 103.425
<CMD> zoomBox 34.425 167.599 98.766 143.100
<CMD> zoomBox 28.763 165.883 100.254 149.215
<CMD> selectWire 35.7750 160.0050 53.9150 160.2050 2 test_so2
<CMD> deselectAll
<CMD> zoomBox -6.781 166.285 183.592 65.877
<CMD> saveDesign /home/ahesham/Projects/System_pnr/pnr/SYS_TOP_chip.enc
Redoing specifyClockTree  -file Clock.ctstch  ...
Writing Netlist "/home/ahesham/Projects/System_pnr/pnr/SYS_TOP_chip.enc.dat/SYS_TOP.v" ...
Saving clock tree spec file '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP_chip.enc.dat/SYS_TOP.ctstch' ...
Saving configuration ...
Saving preference file /home/ahesham/Projects/System_pnr/pnr/SYS_TOP_chip.enc.dat/enc.pref.tcl ...
Saving SI fix option to '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP_chip.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=404.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=404.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_uPd9sm_10464.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 404.4M)
Closing parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d'. 1624 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0121% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 20.01% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 30.0078% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 40.0128% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 50.0107% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 60.0085% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 70.0135% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 80.0114% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 404.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 404.4M)
Nr. Extracted Resistors     : 25699
Nr. Extracted Ground Cap.   : 27311
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 404.391M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 13.994  | 14.299  | 14.148  | 13.994  |   N/A   | 15.411  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.16 sec
Total Real time: 2.0 sec
Total Memory Usage: 404.394531 Mbytes
<CMD> saveNetlist export/ALU_TOP.v
Writing Netlist "export/ALU_TOP.v" ...
<CMD> saveNetlist export/ALU_TOP_pg.v -includePowerGround
Writing Netlist "export/ALU_TOP_pg.v" ...
**WARN: (SOCVL-516):	No Power/Ground connections in top module (SYS_TOP).
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (SYS_TOP).
<CMD> rcOut -spf export/ALU_TOP.spf
Cleaning up IPDB random ...
Closing parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d'. 1624 times net's RC data read were performed.
Opening parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Out has the following PVT Info:
   RC:RCcorner
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 404.4M)
Closing parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d'. 1624 times net's RC data read were performed.
<CMD> delayCal -sdf export/ALU_TOP.sdf -version 3.0
delayCal Option :  -sdf export/ALU_TOP.sdf -version 3.0 
delayCal Mode   : 'setDelayCalMode -engine default -signOff false -ecsmType ecsmOnDemand'
Topological Sorting (CPU = 0:00:00.0, MEM = 404.4M)
Number of Loop : 0
Start delay calculation (mem=404.391M)...
delayCal using detail RC...
Opening parasitic data file './SYS_TOP_uPd9sm_10464.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 404.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Handling High Fanin Net......
Handling 0 High Fanin Net (CPU = 0:00:00.0) 

Printing SDF File.....
Delay calculation completed.
(0:00:00.2 404.398M 0)


Delay Calculation Summary:
   Number of nets with pin count greater than 100  : 0
   Number of nets using excludenet file            : 0
   Number of nets using set_resistance             : 0
   Number of nets using default delay              : 0
   CPU Time (0:00:00.2)
<CMD> report_power -outfile report/power.rpt
Start force assigning power rail voltages for view setup1_analysis_view
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.08V
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 404.4M)
Number of Loop : 0
Start delay calculation (mem=404.395M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 404.395M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 404.4M)
Number of Loop : 0
Start delay calculation (mem=404.395M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 404.395M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 404.4M)
Number of Loop : 0
Start delay calculation (mem=404.395M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 404.395M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 404.4M) ***
Start force assigning power rail voltages for view setup1_analysis_view
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.08V
INFO (POWER-1606): Found clock 'scan_clk' with frequency 50MHz from SDC file.

INFO (POWER-1606): Found clock 'ref_clk' with frequency 50MHz from SDC file.

INFO (POWER-1606): Found clock 'Gated_Clock' with frequency 50MHz from SDC file.

INFO (POWER-1606): Found clock 'uart_clk' with frequency 3.68596MHz from SDC file.

INFO (POWER-1606): Found clock 'rx_clk' with frequency 3.68596MHz from SDC file.

INFO (POWER-1606): Found clock 'tx_clk' with frequency 115186Hz from SDC file.


Propagating signal activity...


Starting Levelizing
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT)
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 5%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 10%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 15%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 20%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 25%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 30%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 35%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 40%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 45%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 50%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 55%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 60%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 65%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 70%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 75%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 80%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 85%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 90%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 95%

Finished Levelizing
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT)

Starting Activity Propagation
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 5%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 10%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 15%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 20%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 25%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 30%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 35%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 40%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 45%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 50%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 55%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 60%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 65%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 70%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 75%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 80%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 85%

Finished Activity Propagation
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT)
WARNING (POWER-1500): 2 cell(s) in the design have timing library models but
do not have internal power data.  Internal power will not be calculated for these cells:

  TIEHIM
  TIELOM
WARNING (POWER-1501): 2 cell(s) in the design have timing library models but
do not have leakage power data.  Leakage power will not be calculated for these cells:

  TIEHIM
  TIELOM

Starting Calculating power
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT)

Calculating power dissipation...

 ... Calculating switching power
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 5%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 10%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 15%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 20%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 25%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 30%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 35%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 40%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 45%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 50%
 ... Calculating internal and leakage power
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 55%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 60%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 65%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 70%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 75%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 80%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 85%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 90%
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT): 95%

Finished Calculating power
2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT)
WARNING (POWER-1216): The total clock network power in the report may be higher than the actual total clock network power in the design.
Instances that are part of multiple clock networks may be counted multiple times in this total.

report_power consumed time 00:00:01 : increased peak memory (582M) by 0
Output file is report/power.rpt.
<CMD> streamOut export/ALU_TOP.gds -mapFile ./import/gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
Parse map file...
**ERROR: (SOCOGDS-1556):	 Line 1: Incorrect map ;Avanti!Layer GDS2Layer[:GDS2DataType]
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 3: Incorrect map 1:0    1:0       ; DNW        Converts GDS2 layer 01     to Apollo layer 01
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 4: Incorrect map 3:0    3:0       ; NWELL      Converts GDS2 layer 03     to Apollo layer 03
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 5: Incorrect map 6:0    6:0       ; DIFF       Converts GDS2 layer 06     to Apollo layer 06
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 6: Incorrect map 15:0  15:0       ; OD2        Converts GDS2 layer 15     to Apollo layer 15
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 7: Incorrect map 17:0  17:0       ; POLY1      Converts GDS2 layer 17     to Apollo layer 17
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 8: Incorrect map 25:0  25:0       ; PIMP       Converts GDS2 layer 25     to Apollo layer 25
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 9: Incorrect map 26:0  26:0       ; NIMP       Converts GDS2 layer 26     to Apollo layer 26
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 10: Incorrect map 30:0  30:0       ; CONT       Converts GDS2 layer 30     to Apollo layer 30
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 11: Incorrect map 31:0  31:0       ; METAL1     Converts GDS2 layer 31     to Apollo layer 31
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 12: Incorrect map 131:0 131:0      ; METAL1 txt Converts GDS2 layer 131    to Apollo layer 131
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 13: Incorrect map 51:0  51:0       ; VIA12      Converts GDS2 layer 51     to Apollo layer 51
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 14: Incorrect map 32:0  32:0       ; METAL2     Converts GDS2 layer 32     to Apollo layer 32
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 15: Incorrect map 132:0 132:0      ; METAL2 txt Converts GDS2 layer 132    to Apollo layer 132
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 16: Incorrect map 52:0  52:0       ; VIA23      Converts GDS2 layer 52     to Apollo layer 52
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 17: Incorrect map 33:0  33:0       ; METAL3     Converts GDS2 layer 33     to Apollo layer 33
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 18: Incorrect map 133:0 133:0      ; METAL3 txt Converts GDS2 layer 133    to Apollo layer 133
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 19: Incorrect map 53:0  53:0       ; VIA34      Converts GDS2 layer 53     to Apollo layer 53
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 20: Incorrect map 34:0  34:0       ; METAL4     Converts GDS2 layer 34     to Apollo layer 34
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 21: Incorrect map 134:0 134:0      ; METAL4 txt Converts GDS2 layer 134    to Apollo layer 134
....check the number of fields on this line
**WARN: (EMS-27):	Message (SOCOGDS-1556) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           3574

Ports/Pins                             0

Nets                                   0

    Via Instances                      0

Special Nets                           0

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
