#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Oct 29 19:25:07 2017
# Process ID: 1680
# Current directory: D:/BakkArbeit/git/VivadoProject/PicroRV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13380 D:\BakkArbeit\git\VivadoProject\PicroRV\PicroRV.xpr
# Log file: D:/BakkArbeit/git/VivadoProject/PicroRV/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject/PicroRV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets UART_datagenerator_0_out]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_uartlite_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins axi_uartlite_0/rx]
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins processing_system7_0/UART0_RX]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins UART_datagenerator_0/clk]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells axi_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
delete_bd_objs [get_bd_cells axi_datamover_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 fifo_generator_0
endgroup
delete_bd_objs [get_bd_cells fifo_generator_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.1 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH.VALUE_SRC PROPAGATED CONFIG.ID_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells axi_data_fifo_0]
set_property -dict [list CONFIG.WRITE_FIFO_DEPTH {32} CONFIG.READ_FIFO_DEPTH {32}] [get_bd_cells axi_data_fifo_0]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_data_fifo_0/aclk]
delete_bd_objs [get_bd_cells axi_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins UART_datagenerator_0/out]
connect_bd_net [get_bd_ports resetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
connect_bd_net [get_bd_ports resetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_MAX_BURST_LEN {2} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_cdma_0/m_axi_aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_cdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_ports resetn] [get_bd_pins axi_cdma_0/s_axi_lite_aresetn]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_datamover_0]
set_property -dict [list CONFIG.c_enable_mm2s {0} CONFIG.c_include_mm2s {Omit} CONFIG.c_include_mm2s_stsfifo {false} CONFIG.c_mm2s_include_sf {false}] [get_bd_cells axi_datamover_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_datamover_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports resetn] [get_bd_pins axi_interconnect_0/ARESETN]
startgroup
endgroup
delete_bd_objs [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_nets UART_datagenerator_0_out] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.1 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
delete_bd_objs [get_bd_intf_nets axi_datamover_0_M_AXI_S2MM] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells axi_datamover_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
endgroup
connect_bd_net [get_bd_pins UART_datagenerator_0/out] [get_bd_pins processing_system7_0/UART1_RX]
delete_bd_objs [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_cells axi_uartlite_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.sysdef D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
file copy -force D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.sysdef D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {0.256}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.sysdef D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf

