TimeQuest Timing Analyzer report for Qua_BRD_A-C8FB_EP2C8Q208C8N
Mon Mar 23 19:54:18 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'
 12. Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'
 14. Slow Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'
 15. Slow Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'
 16. Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'
 17. Slow Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'
 18. Slow Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'
 19. Slow Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'
 20. Slow Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'
 21. Slow Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20]'
 22. Slow Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'
 23. Slow Model Minimum Pulse Width: '23'
 24. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'
 35. Fast Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'
 36. Fast Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'
 37. Fast Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'
 38. Fast Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'
 39. Fast Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'
 40. Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'
 41. Fast Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'
 42. Fast Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'
 43. Fast Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'
 44. Fast Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20]'
 45. Fast Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'
 46. Fast Model Minimum Pulse Width: '23'
 47. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Qua_BRD_A-C8FB_EP2C8Q208C8N                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C8Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+----------------------------------------------------------+
; 23                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { 23 }                                                   ;
; inst1|altpll_component|pll|clk[0]                    ; Generated ; 31.250 ; 32.0 MHz   ; 0.000 ; 15.625 ; 50.00      ; 25        ; 16          ;       ;        ;           ;            ; false    ; 23     ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[0] }                    ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] }  ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] } ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] } ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                     ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                  ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
; 240.1 MHz  ; 240.1 MHz       ; inst1|altpll_component|pll|clk[0]                    ;                                                       ;
; 493.1 MHz  ; 402.58 MHz      ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; limit due to high minimum pulse width violation (tch) ;
; 498.26 MHz ; 402.58 MHz      ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; -3.947 ; -10.887       ;
; inst1|altpll_component|pll|clk[0]                    ; -2.817 ; -34.271       ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; -1.028 ; -2.434        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; -1.007 ; -8.356        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                      ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.746 ; 0.000         ;
; inst1|altpll_component|pll|clk[0]                    ; 0.837 ; 0.000         ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.061 ; 0.000         ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 2.281 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; -2.277 ; -13.662       ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; -0.742 ; -40.068       ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -0.742 ; -7.420        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; -0.742 ; -4.452        ;
; 23                                                   ; 10.000 ; 0.000         ;
; inst1|altpll_component|pll|clk[0]                    ; 14.383 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -3.947 ; lpm_shiftreg:inst24|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.291     ; 4.610      ;
; -3.926 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 4.602      ;
; -3.846 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 4.522      ;
; -3.763 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 4.439      ;
; -3.677 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 4.353      ;
; -3.484 ; lpm_shiftreg:inst36|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.291     ; 4.147      ;
; -3.447 ; lpm_shiftreg:inst26|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.284     ; 4.117      ;
; -3.395 ; lpm_shiftreg:inst36|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.284     ; 4.065      ;
; -3.260 ; lpm_shiftreg:inst2|dffs[1]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.284     ; 3.930      ;
; -3.219 ; lpm_shiftreg:inst24|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.284     ; 3.889      ;
; -3.171 ; lpm_shiftreg:inst2|dffs[0]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.291     ; 3.834      ;
; -3.094 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 3.770      ;
; -3.081 ; lpm_shiftreg:inst23|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.291     ; 3.744      ;
; -3.035 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 3.711      ;
; -3.006 ; lpm_shiftreg:inst26|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.291     ; 3.669      ;
; -2.922 ; lpm_shiftreg:inst25|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.284     ; 3.592      ;
; -2.885 ; lpm_shiftreg:inst37|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.284     ; 3.555      ;
; -2.868 ; lpm_shiftreg:inst37|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.291     ; 3.531      ;
; -2.787 ; lpm_shiftreg:inst24|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.288     ; 3.453      ;
; -2.781 ; lpm_shiftreg:inst25|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.291     ; 3.444      ;
; -2.742 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 3.418      ;
; -2.653 ; lpm_shiftreg:inst23|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.284     ; 3.323      ;
; -2.607 ; lpm_shiftreg:inst2|dffs[2]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.288     ; 3.273      ;
; -2.592 ; lpm_shiftreg:inst36|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.288     ; 3.258      ;
; -2.475 ; lpm_shiftreg:inst25|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.288     ; 3.141      ;
; -2.437 ; lpm_shiftreg:inst23|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.288     ; 3.103      ;
; -2.426 ; lpm_shiftreg:inst26|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.288     ; 3.092      ;
; -2.287 ; lpm_shiftreg:inst37|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.288     ; 2.953      ;
; -2.186 ; lpm_shiftreg:inst38|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.291     ; 2.849      ;
; -2.155 ; lpm_shiftreg:inst38|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.284     ; 2.825      ;
; -2.061 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 2.737      ;
; -1.687 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.278     ; 2.363      ;
; -1.594 ; lpm_shiftreg:inst38|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.288     ; 2.260      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.817 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.495      ;
; -2.817 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.495      ;
; -2.731 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.409      ;
; -2.731 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.409      ;
; -2.645 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.323      ;
; -2.645 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.323      ;
; -2.559 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.237      ;
; -2.559 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.237      ;
; -2.473 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.151      ;
; -2.473 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 3.151      ;
; -2.283 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.961      ;
; -2.283 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.961      ;
; -2.197 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.875      ;
; -2.197 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.875      ;
; -2.125 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.803      ;
; -2.125 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.803      ;
; -2.111 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.789      ;
; -2.111 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.789      ;
; -2.039 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.717      ;
; -2.039 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.717      ;
; -2.025 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.703      ;
; -2.025 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.703      ;
; -1.953 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.631      ;
; -1.953 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.631      ;
; -1.939 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.617      ;
; -1.939 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.617      ;
; -1.867 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.545      ;
; -1.867 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.545      ;
; -1.853 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.531      ;
; -1.853 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.531      ;
; -1.781 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.459      ;
; -1.781 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.459      ;
; -1.767 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.445      ;
; -1.767 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.445      ;
; -1.681 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.359      ;
; -1.681 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.359      ;
; -1.591 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.269      ;
; -1.591 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.269      ;
; -1.591 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.269      ;
; -1.591 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.269      ;
; -1.525 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.065      ; 2.184      ;
; -1.525 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.065      ; 2.184      ;
; -1.505 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.183      ;
; -1.505 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.183      ;
; -1.505 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.183      ;
; -1.505 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.183      ;
; -1.439 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.065      ; 2.098      ;
; -1.439 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.065      ; 2.098      ;
; -1.419 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.097      ;
; -1.419 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.097      ;
; -1.419 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.097      ;
; -1.419 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.097      ;
; -1.419 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.097      ;
; -1.419 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.097      ;
; -1.353 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.065      ; 2.012      ;
; -1.353 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.065      ; 2.012      ;
; -1.333 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.011      ;
; -1.333 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.011      ;
; -1.333 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.011      ;
; -1.333 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.011      ;
; -1.333 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.011      ;
; -1.333 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 2.011      ;
; -0.873 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.065      ; 1.532      ;
; -0.873 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.065      ; 1.532      ;
; -0.853 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 1.531      ;
; -0.853 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 1.531      ;
; -0.853 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 1.531      ;
; -0.853 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 1.531      ;
; -0.853 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 1.531      ;
; -0.853 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; 0.084      ; 1.531      ;
; 27.085 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 4.224      ;
; 27.121 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 4.188      ;
; 27.171 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 4.138      ;
; 27.207 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 4.102      ;
; 27.207 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 4.102      ;
; 27.257 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 4.052      ;
; 27.293 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 4.016      ;
; 27.293 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 4.016      ;
; 27.337 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.972      ;
; 27.343 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.966      ;
; 27.379 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.930      ;
; 27.379 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.930      ;
; 27.423 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.886      ;
; 27.429 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.880      ;
; 27.465 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.844      ;
; 27.465 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.844      ;
; 27.479 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.830      ;
; 27.509 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.800      ;
; 27.551 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.758      ;
; 27.565 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.744      ;
; 27.595 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.714      ;
; 27.619 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.690      ;
; 27.619 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.690      ;
; 27.651 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.658      ;
; 27.651 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.658      ;
; 27.655 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.654      ;
; 27.681 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.628      ;
; 27.705 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.604      ;
; 27.705 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.604      ;
; 27.737 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.019      ; 3.572      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.028 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 2.068      ;
; -0.999 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 2.039      ;
; -0.942 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 1.982      ;
; -0.519 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 1.559      ;
; -0.464 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 1.504      ;
; -0.327 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 1.367      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.007 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 2.047      ;
; -0.971 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 2.011      ;
; -0.921 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.961      ;
; -0.703 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_shiftreg:inst2|dffs[1]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; -0.007     ; 1.736      ;
; -0.491 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.531      ;
; -0.490 ; lpm_shiftreg:inst26|dffs[0]                          ; lpm_shiftreg:inst36|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.530      ;
; -0.484 ; lpm_shiftreg:inst23|dffs[0]                          ; lpm_shiftreg:inst24|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.524      ;
; -0.470 ; lpm_shiftreg:inst24|dffs[0]                          ; lpm_shiftreg:inst25|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.510      ;
; -0.466 ; lpm_shiftreg:inst37|dffs[2]                          ; lpm_shiftreg:inst38|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.506      ;
; -0.464 ; lpm_shiftreg:inst2|dffs[0]                           ; lpm_shiftreg:inst23|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.504      ;
; -0.443 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.483      ;
; -0.390 ; lpm_shiftreg:inst25|dffs[1]                          ; lpm_shiftreg:inst26|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.430      ;
; -0.317 ; lpm_shiftreg:inst26|dffs[1]                          ; lpm_shiftreg:inst36|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.357      ;
; -0.311 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_shiftreg:inst2|dffs[2]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; -0.003     ; 1.348      ;
; -0.310 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_shiftreg:inst2|dffs[0]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.350      ;
; -0.222 ; lpm_shiftreg:inst24|dffs[2]                          ; lpm_shiftreg:inst25|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.262      ;
; -0.179 ; lpm_shiftreg:inst36|dffs[1]                          ; lpm_shiftreg:inst37|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.219      ;
; -0.178 ; lpm_shiftreg:inst24|dffs[1]                          ; lpm_shiftreg:inst25|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.218      ;
; -0.178 ; lpm_shiftreg:inst37|dffs[0]                          ; lpm_shiftreg:inst38|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.218      ;
; -0.177 ; lpm_shiftreg:inst36|dffs[2]                          ; lpm_shiftreg:inst37|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.217      ;
; -0.177 ; lpm_shiftreg:inst25|dffs[0]                          ; lpm_shiftreg:inst26|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.217      ;
; -0.176 ; lpm_shiftreg:inst36|dffs[0]                          ; lpm_shiftreg:inst37|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.216      ;
; -0.175 ; lpm_shiftreg:inst37|dffs[1]                          ; lpm_shiftreg:inst38|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.215      ;
; -0.030 ; lpm_shiftreg:inst2|dffs[2]                           ; lpm_shiftreg:inst23|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.070      ;
; -0.026 ; lpm_shiftreg:inst26|dffs[2]                          ; lpm_shiftreg:inst36|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.066      ;
; -0.020 ; lpm_shiftreg:inst25|dffs[2]                          ; lpm_shiftreg:inst26|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.060      ;
; -0.019 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.059      ;
; -0.018 ; lpm_shiftreg:inst23|dffs[1]                          ; lpm_shiftreg:inst24|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.058      ;
; -0.012 ; lpm_shiftreg:inst23|dffs[2]                          ; lpm_shiftreg:inst24|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.052      ;
; -0.012 ; lpm_shiftreg:inst2|dffs[1]                           ; lpm_shiftreg:inst23|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 1.052      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.746 ; lpm_shiftreg:inst23|dffs[2]                          ; lpm_shiftreg:inst24|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; lpm_shiftreg:inst2|dffs[1]                           ; lpm_shiftreg:inst23|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.052      ;
; 0.752 ; lpm_shiftreg:inst23|dffs[1]                          ; lpm_shiftreg:inst24|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; lpm_shiftreg:inst25|dffs[2]                          ; lpm_shiftreg:inst26|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.060      ;
; 0.760 ; lpm_shiftreg:inst26|dffs[2]                          ; lpm_shiftreg:inst36|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.066      ;
; 0.764 ; lpm_shiftreg:inst2|dffs[2]                           ; lpm_shiftreg:inst23|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.070      ;
; 0.909 ; lpm_shiftreg:inst37|dffs[1]                          ; lpm_shiftreg:inst38|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; lpm_shiftreg:inst36|dffs[0]                          ; lpm_shiftreg:inst37|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; lpm_shiftreg:inst36|dffs[2]                          ; lpm_shiftreg:inst37|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; lpm_shiftreg:inst25|dffs[0]                          ; lpm_shiftreg:inst26|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.217      ;
; 0.912 ; lpm_shiftreg:inst24|dffs[1]                          ; lpm_shiftreg:inst25|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.218      ;
; 0.912 ; lpm_shiftreg:inst37|dffs[0]                          ; lpm_shiftreg:inst38|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.218      ;
; 0.913 ; lpm_shiftreg:inst36|dffs[1]                          ; lpm_shiftreg:inst37|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.219      ;
; 0.956 ; lpm_shiftreg:inst24|dffs[2]                          ; lpm_shiftreg:inst25|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.262      ;
; 1.044 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_shiftreg:inst2|dffs[0]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.350      ;
; 1.045 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_shiftreg:inst2|dffs[2]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; -0.003     ; 1.348      ;
; 1.051 ; lpm_shiftreg:inst26|dffs[1]                          ; lpm_shiftreg:inst36|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.357      ;
; 1.124 ; lpm_shiftreg:inst25|dffs[1]                          ; lpm_shiftreg:inst26|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.430      ;
; 1.177 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.483      ;
; 1.198 ; lpm_shiftreg:inst2|dffs[0]                           ; lpm_shiftreg:inst23|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.504      ;
; 1.200 ; lpm_shiftreg:inst37|dffs[2]                          ; lpm_shiftreg:inst38|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.506      ;
; 1.204 ; lpm_shiftreg:inst24|dffs[0]                          ; lpm_shiftreg:inst25|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.510      ;
; 1.218 ; lpm_shiftreg:inst23|dffs[0]                          ; lpm_shiftreg:inst24|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.524      ;
; 1.224 ; lpm_shiftreg:inst26|dffs[0]                          ; lpm_shiftreg:inst36|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.531      ;
; 1.437 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_shiftreg:inst2|dffs[1]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; -0.007     ; 1.736      ;
; 1.655 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 1.961      ;
; 1.705 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 2.011      ;
; 1.741 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 2.047      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.837 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.531      ;
; 0.837 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.531      ;
; 0.837 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.531      ;
; 0.837 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.531      ;
; 0.837 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.531      ;
; 0.837 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.531      ;
; 0.857 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.532      ;
; 0.857 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.532      ;
; 1.158 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.164 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.165 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.167 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.213 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.213 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.217 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.218 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.230 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.317 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.011      ;
; 1.317 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.011      ;
; 1.317 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.011      ;
; 1.317 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.011      ;
; 1.317 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.011      ;
; 1.317 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.011      ;
; 1.337 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 2.012      ;
; 1.337 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 2.012      ;
; 1.403 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.403 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.403 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.403 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.403 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.403 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.423 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 2.098      ;
; 1.423 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 2.098      ;
; 1.489 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.183      ;
; 1.489 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.183      ;
; 1.489 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.183      ;
; 1.489 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.183      ;
; 1.509 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 2.184      ;
; 1.509 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 2.184      ;
; 1.575 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.269      ;
; 1.575 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.269      ;
; 1.575 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.269      ;
; 1.575 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.269      ;
; 1.637 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.643 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.646 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.952      ;
; 1.647 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.647 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.648 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.665 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.359      ;
; 1.665 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.359      ;
; 1.693 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.697 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.698 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.698 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.723 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.729 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.732 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.038      ;
; 1.733 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.039      ;
; 1.733 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.039      ;
; 1.734 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.040      ;
; 1.734 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.040      ;
; 1.738 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 2.063      ;
; 1.751 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.445      ;
; 1.751 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.445      ;
; 1.753 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.059      ;
; 1.758 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.064      ;
; 1.765 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.459      ;
; 1.765 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.459      ;
; 1.779 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.085      ;
; 1.783 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.784 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.090      ;
; 1.804 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 2.129      ;
; 1.809 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.115      ;
; 1.815 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.815 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.815 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.818 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.124      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.061 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.367      ;
; 1.198 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.504      ;
; 1.253 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.559      ;
; 1.676 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.982      ;
; 1.733 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 2.039      ;
; 1.762 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 2.068      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.281 ; lpm_shiftreg:inst38|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.288     ; 2.260      ;
; 2.374 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 2.363      ;
; 2.748 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 2.737      ;
; 2.842 ; lpm_shiftreg:inst38|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.284     ; 2.825      ;
; 2.873 ; lpm_shiftreg:inst38|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.291     ; 2.849      ;
; 2.974 ; lpm_shiftreg:inst37|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.288     ; 2.953      ;
; 3.033 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 3.022      ;
; 3.113 ; lpm_shiftreg:inst26|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.288     ; 3.092      ;
; 3.124 ; lpm_shiftreg:inst23|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.288     ; 3.103      ;
; 3.162 ; lpm_shiftreg:inst25|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.288     ; 3.141      ;
; 3.279 ; lpm_shiftreg:inst36|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.288     ; 3.258      ;
; 3.294 ; lpm_shiftreg:inst2|dffs[2]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.288     ; 3.273      ;
; 3.340 ; lpm_shiftreg:inst23|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.284     ; 3.323      ;
; 3.429 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 3.418      ;
; 3.468 ; lpm_shiftreg:inst25|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.291     ; 3.444      ;
; 3.474 ; lpm_shiftreg:inst24|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.288     ; 3.453      ;
; 3.475 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 3.464      ;
; 3.555 ; lpm_shiftreg:inst37|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.291     ; 3.531      ;
; 3.572 ; lpm_shiftreg:inst37|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.284     ; 3.555      ;
; 3.609 ; lpm_shiftreg:inst25|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.284     ; 3.592      ;
; 3.693 ; lpm_shiftreg:inst26|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.291     ; 3.669      ;
; 3.768 ; lpm_shiftreg:inst23|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.291     ; 3.744      ;
; 3.802 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 3.791      ;
; 3.858 ; lpm_shiftreg:inst2|dffs[0]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.291     ; 3.834      ;
; 3.906 ; lpm_shiftreg:inst24|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.284     ; 3.889      ;
; 3.947 ; lpm_shiftreg:inst2|dffs[1]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.284     ; 3.930      ;
; 4.082 ; lpm_shiftreg:inst36|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.284     ; 4.065      ;
; 4.134 ; lpm_shiftreg:inst26|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.284     ; 4.117      ;
; 4.135 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 4.124      ;
; 4.171 ; lpm_shiftreg:inst36|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.291     ; 4.147      ;
; 4.194 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 4.183      ;
; 4.240 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.278     ; 4.229      ;
; 4.634 ; lpm_shiftreg:inst24|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.291     ; 4.610      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[8]|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[8]|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|safe_q[8]~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|safe_q[8]~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|safe_q[8]~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|safe_q[8]~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst4|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst4|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[0]                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[0]                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[1]                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[1]                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[2]                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[2]                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[0]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[1]                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[2]                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[2]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[0]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[0]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[1]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[1]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[2]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[2]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst38|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst38|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst38|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst38|dffs[1]|clk                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20]'                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst50                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst50                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst67                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst67                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst68                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst68                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst70                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst70                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst71                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst71                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[20]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[20]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|safe_q[20]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|safe_q[20]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|safe_q[20]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|safe_q[20]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst50|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst50|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst67|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst67|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst68|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst68|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst70|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst70|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst71|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst71|clk                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[15]|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[15]|regout   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|safe_q[15]~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|safe_q[15]~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|safe_q[15]~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|safe_q[15]~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[2]|clk       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '23'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; 23    ; Rise       ; 23|combout                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; 23    ; Rise       ; 23|combout                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; 23    ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; 23    ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; 23    ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; 23    ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 17.059 ; 20.000       ; 2.941          ; Port Rate        ; 23    ; Rise       ; 23                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------+
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 14.383 ; 15.625       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ;
; 14.383 ; 15.625       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0]        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0]        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk          ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk          ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[0]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[0]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[10]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[10]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[11]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[11]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[12]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[12]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[13]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[13]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[14]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[14]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[15]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[15]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[16]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[16]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[17]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[17]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[18]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[18]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[19]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[19]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[1]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[1]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[20]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[20]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[21]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[21]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[22]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[22]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[23]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[23]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[24]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[24]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[2]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[2]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[3]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[3]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[4]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[4]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[5]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[5]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[6]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[6]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[7]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[7]|clk        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 47        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 1.946 ; 1.946 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 74        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 3.421 ; 3.421 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 76        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 3.352 ; 3.352 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 80        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 3.212 ; 3.212 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 105       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 2.797 ; 2.797 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; 47        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.680 ; -1.680 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 74        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -3.155 ; -3.155 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 76        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -3.086 ; -3.086 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 80        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -2.946 ; -2.946 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 105       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -2.531 ; -2.531 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; 165       ; 23                                                   ; 7.323  ; 7.323  ; Rise       ; inst1|altpll_component|pll|clk[0]                    ;
; 128       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.625  ; 9.625  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 134       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.872  ; 8.872  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 135       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.824  ; 8.824  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 137       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.878  ; 8.878  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 138       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.465  ; 9.465  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 139       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.291  ; 9.291  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 141       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.255  ; 9.255  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 142       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.895  ; 8.895  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 103       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 9.789  ; 9.789  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 161       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 11.076 ; 11.076 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 162       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 10.367 ; 10.367 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 163       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 12.773 ; 12.773 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 164       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 10.418 ; 10.418 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 112       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.735 ; 11.735 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 114       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.741 ; 11.741 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 115       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.860 ; 11.860 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 116       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.743 ; 11.743 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 117       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.746 ; 11.746 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 118       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.322 ; 11.322 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 127       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.288 ; 11.288 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 133       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 10.887 ; 10.887 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; 165       ; 23                                                   ; 7.323  ; 7.323  ; Rise       ; inst1|altpll_component|pll|clk[0]                    ;
; 128       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.837  ; 8.837  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 134       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.781  ; 8.781  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 135       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.781  ; 8.781  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 137       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.785  ; 8.785  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 138       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.809  ; 8.809  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 139       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.173  ; 9.173  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 141       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.159  ; 9.159  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 142       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.823  ; 8.823  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 103       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 9.789  ; 9.789  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 161       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 11.076 ; 11.076 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 162       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 10.367 ; 10.367 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 163       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 12.773 ; 12.773 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 164       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 10.418 ; 10.418 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 112       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.735 ; 11.735 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 114       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.741 ; 11.741 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 115       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.860 ; 11.860 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 116       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.743 ; 11.743 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 117       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.746 ; 11.746 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 118       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.322 ; 11.322 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 127       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.288 ; 11.288 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 133       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 10.887 ; 10.887 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; inst1|altpll_component|pll|clk[0]                    ; -0.998 ; -11.265       ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; -0.488 ; -1.205        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.337  ; 0.000         ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.347  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                      ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.242 ; 0.000         ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.327 ; 0.000         ;
; inst1|altpll_component|pll|clk[0]                    ; 0.351 ; 0.000         ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 0.697 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; -1.423 ; -8.538        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; -0.500 ; -27.000       ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -0.500 ; -5.000        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; -0.500 ; -3.000        ;
; 23                                                   ; 10.000 ; 0.000         ;
; inst1|altpll_component|pll|clk[0]                    ; 14.625 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.998 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.300      ;
; -0.998 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.300      ;
; -0.963 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.265      ;
; -0.963 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.265      ;
; -0.928 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.230      ;
; -0.928 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.230      ;
; -0.893 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.195      ;
; -0.893 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.195      ;
; -0.858 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.160      ;
; -0.858 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.160      ;
; -0.764 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.066      ;
; -0.764 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.066      ;
; -0.729 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.031      ;
; -0.729 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.031      ;
; -0.700 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.002      ;
; -0.700 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 1.002      ;
; -0.694 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.996      ;
; -0.694 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.996      ;
; -0.665 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.967      ;
; -0.665 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.967      ;
; -0.659 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.961      ;
; -0.659 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.961      ;
; -0.630 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.932      ;
; -0.630 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.932      ;
; -0.624 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.926      ;
; -0.624 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.926      ;
; -0.595 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.897      ;
; -0.595 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.897      ;
; -0.589 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.891      ;
; -0.589 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.891      ;
; -0.560 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.862      ;
; -0.560 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.862      ;
; -0.554 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.856      ;
; -0.554 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.856      ;
; -0.519 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.821      ;
; -0.519 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.821      ;
; -0.466 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.768      ;
; -0.466 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.768      ;
; -0.466 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.768      ;
; -0.466 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.768      ;
; -0.452 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.141     ; 0.734      ;
; -0.452 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.141     ; 0.734      ;
; -0.431 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.733      ;
; -0.431 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.733      ;
; -0.431 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.733      ;
; -0.431 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.733      ;
; -0.417 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.141     ; 0.699      ;
; -0.417 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.141     ; 0.699      ;
; -0.396 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.698      ;
; -0.396 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.698      ;
; -0.396 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.698      ;
; -0.396 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.698      ;
; -0.396 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.698      ;
; -0.396 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.698      ;
; -0.382 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.141     ; 0.664      ;
; -0.382 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.141     ; 0.664      ;
; -0.361 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.663      ;
; -0.361 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.663      ;
; -0.361 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.663      ;
; -0.361 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.663      ;
; -0.361 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.663      ;
; -0.361 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.663      ;
; -0.242 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.141     ; 0.524      ;
; -0.242 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.141     ; 0.524      ;
; -0.221 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.523      ;
; -0.221 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.523      ;
; -0.221 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.523      ;
; -0.221 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.523      ;
; -0.221 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.523      ;
; -0.221 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.250        ; -0.121     ; 0.523      ;
; 29.681 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.621      ;
; 29.703 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.599      ;
; 29.716 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.586      ;
; 29.738 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.564      ;
; 29.738 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.564      ;
; 29.751 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.551      ;
; 29.773 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.529      ;
; 29.773 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.529      ;
; 29.786 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.516      ;
; 29.790 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.512      ;
; 29.808 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.494      ;
; 29.808 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.494      ;
; 29.821 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.481      ;
; 29.825 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.477      ;
; 29.843 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.459      ;
; 29.843 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.459      ;
; 29.860 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.442      ;
; 29.865 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.437      ;
; 29.878 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.424      ;
; 29.895 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.407      ;
; 29.900 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.402      ;
; 29.915 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.387      ;
; 29.915 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.387      ;
; 29.930 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.372      ;
; 29.935 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.367      ;
; 29.935 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.367      ;
; 29.937 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.365      ;
; 29.950 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.352      ;
; 29.950 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.352      ;
; 29.970 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 31.250       ; 0.020      ; 1.332      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.488 ; lpm_shiftreg:inst24|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.062     ; 1.425      ;
; -0.485 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 1.429      ;
; -0.484 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 1.428      ;
; -0.470 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 1.414      ;
; -0.428 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 1.372      ;
; -0.360 ; lpm_shiftreg:inst36|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.062     ; 1.297      ;
; -0.341 ; lpm_shiftreg:inst26|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.056     ; 1.284      ;
; -0.333 ; lpm_shiftreg:inst36|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.056     ; 1.276      ;
; -0.282 ; lpm_shiftreg:inst2|dffs[1]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.056     ; 1.225      ;
; -0.276 ; lpm_shiftreg:inst24|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.056     ; 1.219      ;
; -0.272 ; lpm_shiftreg:inst2|dffs[0]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.062     ; 1.209      ;
; -0.238 ; lpm_shiftreg:inst23|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.062     ; 1.175      ;
; -0.233 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 1.177      ;
; -0.225 ; lpm_shiftreg:inst26|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.062     ; 1.162      ;
; -0.220 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 1.164      ;
; -0.197 ; lpm_shiftreg:inst25|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.056     ; 1.140      ;
; -0.185 ; lpm_shiftreg:inst37|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.062     ; 1.122      ;
; -0.181 ; lpm_shiftreg:inst37|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.056     ; 1.124      ;
; -0.164 ; lpm_shiftreg:inst25|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.062     ; 1.101      ;
; -0.153 ; lpm_shiftreg:inst24|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.061     ; 1.091      ;
; -0.149 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 1.093      ;
; -0.111 ; lpm_shiftreg:inst23|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.056     ; 1.054      ;
; -0.104 ; lpm_shiftreg:inst2|dffs[2]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.061     ; 1.042      ;
; -0.093 ; lpm_shiftreg:inst36|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.061     ; 1.031      ;
; -0.050 ; lpm_shiftreg:inst25|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.061     ; 0.988      ;
; -0.046 ; lpm_shiftreg:inst26|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.061     ; 0.984      ;
; -0.044 ; lpm_shiftreg:inst23|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.061     ; 0.982      ;
; -0.034 ; lpm_shiftreg:inst38|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.062     ; 0.971      ;
; -0.021 ; lpm_shiftreg:inst38|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.056     ; 0.964      ;
; -0.001 ; lpm_shiftreg:inst37|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.061     ; 0.939      ;
; 0.051  ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 0.893      ;
; 0.153  ; lpm_shiftreg:inst38|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.061     ; 0.785      ;
; 0.164  ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 1.000        ; -0.055     ; 0.780      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.337 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 0.695      ;
; 0.357 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 0.675      ;
; 0.372 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 0.660      ;
; 0.497 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 0.535      ;
; 0.510 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 0.522      ;
; 0.553 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 1.000        ; 0.000      ; 0.479      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.347 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.685      ;
; 0.369 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.663      ;
; 0.382 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.650      ;
; 0.431 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_shiftreg:inst2|dffs[1]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; -0.006     ; 0.595      ;
; 0.461 ; lpm_shiftreg:inst26|dffs[0]                          ; lpm_shiftreg:inst36|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.571      ;
; 0.466 ; lpm_shiftreg:inst23|dffs[0]                          ; lpm_shiftreg:inst24|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.566      ;
; 0.470 ; lpm_shiftreg:inst24|dffs[0]                          ; lpm_shiftreg:inst25|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.562      ;
; 0.473 ; lpm_shiftreg:inst37|dffs[2]                          ; lpm_shiftreg:inst38|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.559      ;
; 0.474 ; lpm_shiftreg:inst2|dffs[0]                           ; lpm_shiftreg:inst23|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.558      ;
; 0.478 ; lpm_shiftreg:inst25|dffs[1]                          ; lpm_shiftreg:inst26|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.554      ;
; 0.509 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.523      ;
; 0.520 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.512      ;
; 0.546 ; lpm_shiftreg:inst36|dffs[2]                          ; lpm_shiftreg:inst37|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; lpm_shiftreg:inst36|dffs[1]                          ; lpm_shiftreg:inst37|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; lpm_shiftreg:inst36|dffs[0]                          ; lpm_shiftreg:inst37|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; lpm_shiftreg:inst24|dffs[1]                          ; lpm_shiftreg:inst25|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.485      ;
; 0.547 ; lpm_shiftreg:inst37|dffs[0]                          ; lpm_shiftreg:inst38|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; lpm_shiftreg:inst25|dffs[0]                          ; lpm_shiftreg:inst26|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.484      ;
; 0.549 ; lpm_shiftreg:inst37|dffs[1]                          ; lpm_shiftreg:inst38|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.483      ;
; 0.556 ; lpm_shiftreg:inst26|dffs[1]                          ; lpm_shiftreg:inst36|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.476      ;
; 0.560 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_shiftreg:inst2|dffs[0]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.472      ;
; 0.561 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_shiftreg:inst2|dffs[2]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; -0.001     ; 0.470      ;
; 0.573 ; lpm_shiftreg:inst24|dffs[2]                          ; lpm_shiftreg:inst25|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.459      ;
; 0.628 ; lpm_shiftreg:inst2|dffs[2]                           ; lpm_shiftreg:inst23|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.404      ;
; 0.633 ; lpm_shiftreg:inst26|dffs[2]                          ; lpm_shiftreg:inst36|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.399      ;
; 0.635 ; lpm_shiftreg:inst23|dffs[1]                          ; lpm_shiftreg:inst24|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.397      ;
; 0.637 ; lpm_shiftreg:inst25|dffs[2]                          ; lpm_shiftreg:inst26|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.395      ;
; 0.638 ; lpm_shiftreg:inst23|dffs[2]                          ; lpm_shiftreg:inst24|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.394      ;
; 0.638 ; lpm_shiftreg:inst2|dffs[1]                           ; lpm_shiftreg:inst23|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 1.000        ; 0.000      ; 0.394      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.242 ; lpm_shiftreg:inst23|dffs[2]                          ; lpm_shiftreg:inst24|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; lpm_shiftreg:inst2|dffs[1]                           ; lpm_shiftreg:inst23|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; lpm_shiftreg:inst25|dffs[2]                          ; lpm_shiftreg:inst26|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; lpm_shiftreg:inst23|dffs[1]                          ; lpm_shiftreg:inst24|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; lpm_shiftreg:inst26|dffs[2]                          ; lpm_shiftreg:inst36|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.399      ;
; 0.252 ; lpm_shiftreg:inst2|dffs[2]                           ; lpm_shiftreg:inst23|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.404      ;
; 0.307 ; lpm_shiftreg:inst24|dffs[2]                          ; lpm_shiftreg:inst25|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.459      ;
; 0.319 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_shiftreg:inst2|dffs[2]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; -0.001     ; 0.470      ;
; 0.320 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_shiftreg:inst2|dffs[0]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.472      ;
; 0.324 ; lpm_shiftreg:inst26|dffs[1]                          ; lpm_shiftreg:inst36|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.476      ;
; 0.331 ; lpm_shiftreg:inst37|dffs[1]                          ; lpm_shiftreg:inst38|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; lpm_shiftreg:inst25|dffs[0]                          ; lpm_shiftreg:inst26|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; lpm_shiftreg:inst24|dffs[1]                          ; lpm_shiftreg:inst25|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; lpm_shiftreg:inst37|dffs[0]                          ; lpm_shiftreg:inst38|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; lpm_shiftreg:inst36|dffs[2]                          ; lpm_shiftreg:inst37|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; lpm_shiftreg:inst36|dffs[1]                          ; lpm_shiftreg:inst37|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; lpm_shiftreg:inst36|dffs[0]                          ; lpm_shiftreg:inst37|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.486      ;
; 0.360 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.512      ;
; 0.371 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.523      ;
; 0.402 ; lpm_shiftreg:inst25|dffs[1]                          ; lpm_shiftreg:inst26|dffs[1]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.554      ;
; 0.406 ; lpm_shiftreg:inst2|dffs[0]                           ; lpm_shiftreg:inst23|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.558      ;
; 0.407 ; lpm_shiftreg:inst37|dffs[2]                          ; lpm_shiftreg:inst38|dffs[2]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.559      ;
; 0.410 ; lpm_shiftreg:inst24|dffs[0]                          ; lpm_shiftreg:inst25|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.562      ;
; 0.414 ; lpm_shiftreg:inst23|dffs[0]                          ; lpm_shiftreg:inst24|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.566      ;
; 0.419 ; lpm_shiftreg:inst26|dffs[0]                          ; lpm_shiftreg:inst36|dffs[0]                          ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.571      ;
; 0.449 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_shiftreg:inst2|dffs[1]                           ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; -0.006     ; 0.595      ;
; 0.498 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.650      ;
; 0.511 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.663      ;
; 0.533 ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 0.000        ; 0.000      ; 0.685      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.327 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.479      ;
; 0.370 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.522      ;
; 0.383 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.535      ;
; 0.508 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.660      ;
; 0.523 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.675      ;
; 0.543 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.695      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.351 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.523      ;
; 0.351 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.523      ;
; 0.351 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.523      ;
; 0.351 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.523      ;
; 0.351 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.523      ;
; 0.351 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.523      ;
; 0.353 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.356 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.367 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.141     ; 0.524      ;
; 0.372 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.141     ; 0.524      ;
; 0.491 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.491 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.663      ;
; 0.491 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.663      ;
; 0.491 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.663      ;
; 0.491 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.663      ;
; 0.491 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.663      ;
; 0.491 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.663      ;
; 0.494 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.507 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.512 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.141     ; 0.664      ;
; 0.512 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.141     ; 0.664      ;
; 0.524 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.696      ;
; 0.526 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.526 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.698      ;
; 0.526 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.698      ;
; 0.526 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.698      ;
; 0.526 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.698      ;
; 0.526 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.698      ;
; 0.526 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.698      ;
; 0.529 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.542 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.141     ; 0.699      ;
; 0.547 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.141     ; 0.699      ;
; 0.549 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.559 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.731      ;
; 0.561 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.561 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.733      ;
; 0.561 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.733      ;
; 0.561 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.733      ;
; 0.561 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.733      ;
; 0.564 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.736      ;
; 0.564 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.565 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.719      ;
; 0.579 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.141     ; 0.734      ;
; 0.582 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.141     ; 0.734      ;
; 0.584 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.587 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.594 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.766      ;
; 0.596 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.697 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 0.780      ;
; 0.708 ; lpm_shiftreg:inst38|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.061     ; 0.785      ;
; 0.810 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 0.893      ;
; 0.862 ; lpm_shiftreg:inst37|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.061     ; 0.939      ;
; 0.876 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 0.959      ;
; 0.882 ; lpm_shiftreg:inst38|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.056     ; 0.964      ;
; 0.895 ; lpm_shiftreg:inst38|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.062     ; 0.971      ;
; 0.905 ; lpm_shiftreg:inst23|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.061     ; 0.982      ;
; 0.907 ; lpm_shiftreg:inst26|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.061     ; 0.984      ;
; 0.911 ; lpm_shiftreg:inst25|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.061     ; 0.988      ;
; 0.954 ; lpm_shiftreg:inst36|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.061     ; 1.031      ;
; 0.965 ; lpm_shiftreg:inst2|dffs[2]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.061     ; 1.042      ;
; 0.972 ; lpm_shiftreg:inst23|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.056     ; 1.054      ;
; 0.993 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 1.076      ;
; 1.010 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 1.093      ;
; 1.014 ; lpm_shiftreg:inst24|dffs[2]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.061     ; 1.091      ;
; 1.025 ; lpm_shiftreg:inst25|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.062     ; 1.101      ;
; 1.042 ; lpm_shiftreg:inst37|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.056     ; 1.124      ;
; 1.046 ; lpm_shiftreg:inst37|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.062     ; 1.122      ;
; 1.058 ; lpm_shiftreg:inst25|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.056     ; 1.140      ;
; 1.086 ; lpm_shiftreg:inst26|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.062     ; 1.162      ;
; 1.099 ; lpm_shiftreg:inst23|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.062     ; 1.175      ;
; 1.125 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 1.208      ;
; 1.133 ; lpm_shiftreg:inst2|dffs[0]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.062     ; 1.209      ;
; 1.137 ; lpm_shiftreg:inst24|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.056     ; 1.219      ;
; 1.143 ; lpm_shiftreg:inst2|dffs[1]                          ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.056     ; 1.225      ;
; 1.194 ; lpm_shiftreg:inst36|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.056     ; 1.276      ;
; 1.202 ; lpm_shiftreg:inst26|dffs[1]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.056     ; 1.284      ;
; 1.221 ; lpm_shiftreg:inst36|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.062     ; 1.297      ;
; 1.228 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 1.311      ;
; 1.233 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 1.316      ;
; 1.236 ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.055     ; 1.319      ;
; 1.349 ; lpm_shiftreg:inst24|dffs[0]                         ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; 0.000        ; -0.062     ; 1.425      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; lpm_rom:inst4|altrom:srom|altsyncram:rom_block|altsyncram_e471:auto_generated|ram_block1a0~porta_address_reg2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[8]|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[8]|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|safe_q[8]~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|safe_q[8]~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|safe_q[8]~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst3|auto_generated|safe_q[8]~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst4|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] ; Rise       ; inst4|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]'                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_counter:inst69|cntr_e7h:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst23|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst24|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst25|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst26|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[0]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[0]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[1]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[1]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[2]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst2|dffs[2]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst36|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst37|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; lpm_shiftreg:inst38|dffs[2]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst23|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst24|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst25|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst26|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[0]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[0]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[1]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[1]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[2]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst2|dffs[2]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst36|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst37|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst38|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst38|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst38|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; Rise       ; inst38|dffs[1]|clk                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20]'                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst50                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst50                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst67                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst67                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst68                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst68                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst70                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst70                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst71                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst71                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[20]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[20]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|safe_q[20]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|safe_q[20]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|safe_q[20]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|safe_q[20]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst50|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst50|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst67|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst67|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst68|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst68|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst70|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst70|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst71|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; Rise       ; inst71|clk                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]'                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; lpm_counter:inst6|cntr_e7h:auto_generated|safe_q[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[15]|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[15]|regout   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|safe_q[15]~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|safe_q[15]~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|safe_q[15]~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst3|auto_generated|safe_q[15]~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; Rise       ; inst6|auto_generated|counter_reg_bit1a[2]|clk       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '23'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; 23    ; Rise       ; 23|combout                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; 23    ; Rise       ; 23|combout                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; 23    ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; 23    ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; 23    ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; 23    ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; 23    ; Rise       ; 23                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------+
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[0]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[10] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[11] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[12] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[13] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[14] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[16] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[17] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[18] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[19] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[1]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[21] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[23] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[24] ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[2]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[3]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[4]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[5]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[6]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[7]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 14.625 ; 15.625       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ;
; 14.625 ; 15.625       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[9]  ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0]        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0]        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk          ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk          ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[0]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[0]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[10]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[10]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[11]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[11]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[12]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[12]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[13]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[13]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[14]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[14]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[15]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[15]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[16]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[16]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[17]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[17]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[18]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[18]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[19]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[19]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[1]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[1]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[20]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[20]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[21]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[21]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[22]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[22]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[23]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[23]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[24]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[24]|clk       ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[2]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[2]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[3]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[3]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[4]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[4]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[5]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[5]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[6]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[6]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[7]|clk        ;
; 15.625 ; 15.625       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_reg_bit1a[7]|clk        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 47        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 1.414 ; 1.414 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 74        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 1.893 ; 1.893 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 76        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 1.770 ; 1.770 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 80        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 1.763 ; 1.763 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 105       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 1.658 ; 1.658 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; 47        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.294 ; -1.294 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 74        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.773 ; -1.773 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 76        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.650 ; -1.650 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 80        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.643 ; -1.643 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 105       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.538 ; -1.538 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 165       ; 23                                                   ; 2.886 ; 2.886 ; Rise       ; inst1|altpll_component|pll|clk[0]                    ;
; 128       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.960 ; 3.960 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 134       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.740 ; 3.740 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 135       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.758 ; 3.758 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 137       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.766 ; 3.766 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 138       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.929 ; 3.929 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 139       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.857 ; 3.857 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 141       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.857 ; 3.857 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 142       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.763 ; 3.763 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 103       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.204 ; 4.204 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 161       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.649 ; 4.649 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 162       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.440 ; 4.440 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 163       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 5.178 ; 5.178 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 164       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.471 ; 4.471 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 112       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.442 ; 5.442 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 114       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.453 ; 5.453 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 115       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.520 ; 5.520 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 116       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.452 ; 5.452 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 117       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.451 ; 5.451 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 118       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.309 ; 5.309 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 127       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.279 ; 5.279 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 133       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.152 ; 5.152 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 165       ; 23                                                   ; 2.886 ; 2.886 ; Rise       ; inst1|altpll_component|pll|clk[0]                    ;
; 128       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.738 ; 3.738 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 134       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.704 ; 3.704 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 135       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.727 ; 3.727 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 137       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.726 ; 3.726 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 138       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.712 ; 3.712 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 139       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.816 ; 3.816 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 141       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.810 ; 3.810 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 142       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.727 ; 3.727 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 103       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.204 ; 4.204 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 161       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.649 ; 4.649 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 162       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.440 ; 4.440 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 163       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 5.178 ; 5.178 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 164       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.471 ; 4.471 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 112       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.442 ; 5.442 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 114       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.453 ; 5.453 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 115       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.520 ; 5.520 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 116       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.452 ; 5.452 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 117       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.451 ; 5.451 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 118       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.309 ; 5.309 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 127       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.279 ; 5.279 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 133       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.152 ; 5.152 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -3.947  ; 0.242 ; N/A      ; N/A     ; -2.277              ;
;  23                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  inst1|altpll_component|pll|clk[0]                    ; -2.817  ; 0.351 ; N/A      ; N/A     ; 14.383              ;
;  lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; -1.028  ; 0.327 ; N/A      ; N/A     ; -0.742              ;
;  lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; N/A     ; N/A   ; N/A      ; N/A     ; -0.742              ;
;  lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; -1.007  ; 0.242 ; N/A      ; N/A     ; -0.742              ;
;  lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; -3.947  ; 0.697 ; N/A      ; N/A     ; -2.277              ;
; Design-wide TNS                                       ; -55.948 ; 0.0   ; 0.0      ; 0.0     ; -65.602             ;
;  23                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|pll|clk[0]                    ; -34.271 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; -2.434  ; 0.000 ; N/A      ; N/A     ; -4.452              ;
;  lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; N/A     ; N/A   ; N/A      ; N/A     ; -7.420              ;
;  lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; -8.356  ; 0.000 ; N/A      ; N/A     ; -40.068             ;
;  lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; -10.887 ; 0.000 ; N/A      ; N/A     ; -13.662             ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 47        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 1.946 ; 1.946 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 74        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 3.421 ; 3.421 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 76        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 3.352 ; 3.352 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 80        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 3.212 ; 3.212 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 105       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 2.797 ; 2.797 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; 47        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.294 ; -1.294 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 74        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.773 ; -1.773 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 76        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.650 ; -1.650 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 80        ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.643 ; -1.643 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 105       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; -1.538 ; -1.538 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; 165       ; 23                                                   ; 7.323  ; 7.323  ; Rise       ; inst1|altpll_component|pll|clk[0]                    ;
; 128       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.625  ; 9.625  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 134       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.872  ; 8.872  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 135       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.824  ; 8.824  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 137       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.878  ; 8.878  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 138       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.465  ; 9.465  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 139       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.291  ; 9.291  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 141       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 9.255  ; 9.255  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 142       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 8.895  ; 8.895  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 103       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 9.789  ; 9.789  ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 161       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 11.076 ; 11.076 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 162       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 10.367 ; 10.367 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 163       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 12.773 ; 12.773 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 164       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 10.418 ; 10.418 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 112       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.735 ; 11.735 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 114       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.741 ; 11.741 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 115       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.860 ; 11.860 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 116       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.743 ; 11.743 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 117       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.746 ; 11.746 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 118       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.322 ; 11.322 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 127       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 11.288 ; 11.288 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 133       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 10.887 ; 10.887 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 165       ; 23                                                   ; 2.886 ; 2.886 ; Rise       ; inst1|altpll_component|pll|clk[0]                    ;
; 128       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.738 ; 3.738 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 134       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.704 ; 3.704 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 135       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.727 ; 3.727 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 137       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.726 ; 3.726 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 138       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.712 ; 3.712 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 139       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.816 ; 3.816 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 141       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.810 ; 3.810 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 142       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 3.727 ; 3.727 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ;
; 103       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.204 ; 4.204 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 161       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.649 ; 4.649 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 162       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.440 ; 4.440 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 163       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 5.178 ; 5.178 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 164       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; 4.471 ; 4.471 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ;
; 112       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.442 ; 5.442 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 114       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.453 ; 5.453 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 115       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.520 ; 5.520 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 116       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.452 ; 5.452 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 117       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.451 ; 5.451 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 118       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.309 ; 5.309 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 127       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.279 ; 5.279 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
; 133       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 5.152 ; 5.152 ; Rise       ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0]                    ; 290      ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0]                    ; 17       ; 17       ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0]                    ; 10       ; 10       ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; 5        ; 5        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; 3        ; 3        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 21       ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 24       ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 6        ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 30       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|pll|clk[0]                    ; inst1|altpll_component|pll|clk[0]                    ; 290      ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; inst1|altpll_component|pll|clk[0]                    ; 17       ; 17       ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; inst1|altpll_component|pll|clk[0]                    ; 10       ; 10       ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] ; inst1|altpll_component|pll|clk[0]                    ; 5        ; 5        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; inst1|altpll_component|pll|clk[0]                    ; 3        ; 3        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 21       ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]  ; 24       ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] ; 6        ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] ; 30       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 54    ; 54   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 23 19:54:17 2020
Info: Command: quartus_sta Qua_BRD_A-C8FB_EP2C8Q208C8N -c Qua_BRD_A-C8FB_EP2C8Q208C8N
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Qua_BRD_A-C8FB_EP2C8Q208C8N.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name 23 23
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[0]} {inst1|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8]
    Info (332105): create_clock -period 1.000 -name lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22]
    Info (332105): create_clock -period 1.000 -name lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15]
    Info (332105): create_clock -period 1.000 -name lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.947
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.947       -10.887 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] 
    Info (332119):    -2.817       -34.271 inst1|altpll_component|pll|clk[0] 
    Info (332119):    -1.028        -2.434 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] 
    Info (332119):    -1.007        -8.356 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] 
Info (332146): Worst-case hold slack is 0.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.746         0.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] 
    Info (332119):     0.837         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     1.061         0.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] 
    Info (332119):     2.281         0.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277       -13.662 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] 
    Info (332119):    -0.742       -40.068 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] 
    Info (332119):    -0.742        -7.420 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] 
    Info (332119):    -0.742        -4.452 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] 
    Info (332119):    10.000         0.000 23 
    Info (332119):    14.383         0.000 inst1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.998
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.998       -11.265 inst1|altpll_component|pll|clk[0] 
    Info (332119):    -0.488        -1.205 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] 
    Info (332119):     0.337         0.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] 
    Info (332119):     0.347         0.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] 
Info (332146): Worst-case hold slack is 0.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.242         0.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] 
    Info (332119):     0.327         0.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] 
    Info (332119):     0.351         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.697         0.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423        -8.538 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[8] 
    Info (332119):    -0.500       -27.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[22] 
    Info (332119):    -0.500        -5.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[20] 
    Info (332119):    -0.500        -3.000 lpm_counter:inst3|cntr_quf:auto_generated|safe_q[15] 
    Info (332119):    10.000         0.000 23 
    Info (332119):    14.625         0.000 inst1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Mon Mar 23 19:54:18 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


