-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "01/24/2024 12:01:49"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	celik_lab2 IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk : IN std_logic;
	reset_n : IN std_logic;
	SEG1 : OUT std_logic_vector(7 DOWNTO 0);
	SEG2 : OUT std_logic_vector(7 DOWNTO 0);
	SEG3 : OUT std_logic_vector(7 DOWNTO 0)
	);
END celik_lab2;

-- Design Ports Information
-- SEG1[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG1[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG1[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG1[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG1[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG1[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG1[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG1[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG2[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG2[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG2[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG2[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG2[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG2[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG2[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG2[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG3[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG3[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG3[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG3[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG3[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG3[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG3[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEG3[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_n	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF celik_lab2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_SEG1 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_SEG2 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_SEG3 : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_n~input_o\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller_001|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~4_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~0_combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~q\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~61\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_new_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1~32_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[18]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~69_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[9]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[10]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[14]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[25]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[31]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[31]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[30]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[29]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[29]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[19]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[20]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[21]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[20]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~47\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~7_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[9]~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[9]~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~19_cout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~35\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~39\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~41\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~43\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~45\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~8_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[19]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[28]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[27]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_eret~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|timer_0|control_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \u0|timer_0|status_wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~0_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal135~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal135~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|t_dav~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[8]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[27]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[26]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[26]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[24]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[23]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[22]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[22]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[21]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[20]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[19]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~49\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[27]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[26]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[28]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[24]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[22]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[0]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[29]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[30]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[18]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~97\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~98_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~51\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~53\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~55\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~71\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~73\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~75\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~77\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~79\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~81\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~83\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~85\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~87\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~89\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~91\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~93\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~95\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~96_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[31]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[30]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~94_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[30]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~92_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[29]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[28]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~90_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[28]~19_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[27]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~86_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[26]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[25]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[25]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~84_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[25]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[24]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[24]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[23]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[23]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[23]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[13]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[22]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[21]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[21]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[21]~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[20]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[20]~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[19]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[19]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[19]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[18]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[18]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[18]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~49_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[6]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[6]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[13]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~1_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~19_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[13]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|snap_strobe~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~20_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[13]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[13]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[17]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[12]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~23_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[12]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~22_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[12]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[12]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~11_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[11]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[11]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[11]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~q\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[26]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[10]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~25_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~26_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[10]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[10]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[10]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[13]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal5~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal6~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[9]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~28_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[25]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~29_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~32_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~31_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~21_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[15]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[15]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~14_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~13_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[15]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[15]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~35_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[23]~11_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[7]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~36_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[7]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[15]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[15]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~1_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~q\ : std_logic;
SIGNAL \u0|timer_0|always0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~63\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~65\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~67\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~69\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[3]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~71\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[4]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~73\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[5]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~75\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[6]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~77\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~79\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~81\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~83\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~85\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~87\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~89\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~91\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~93\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~9_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~3_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~4_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~5_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~6_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~7_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~8_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~10_combout\ : std_logic;
SIGNAL \u0|timer_0|always0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~33\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[1]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~35\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[2]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~37\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[3]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~39\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[4]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~41\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[5]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~43\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[6]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~45\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~47\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~49\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~51\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~53\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~55\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~57\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~59\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[14]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[14]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~17_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~16_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[14]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[14]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[6]~12_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~38_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~37_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[22]~13_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~39_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[7]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[7]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[5]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[5]~14_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~41_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~40_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[21]~15_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[4]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[4]~16_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~44_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[20]~17_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~43_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~20_combout\ : std_logic;
SIGNAL \u0|seg1|always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal4~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \u0|seg2|always0~0_combout\ : std_logic;
SIGNAL \u0|seg2|always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \u0|seg3|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|seg3|always0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~11_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~3_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[19]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[3]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[3]~0_combout\ : std_logic;
SIGNAL \u0|seg1|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|seg1|always0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[31]~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal5~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal5~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \u0|seg1|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[1]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|control_register[2]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[2]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[30]~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~20_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[1]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[17]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[29]~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[8]~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[8]~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[4]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[28]~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~16_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[10]~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[10]~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~17_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[25]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[25]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[24]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[24]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[8]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[27]~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[26]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[26]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[0]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~18_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[11]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[12]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[12]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[3]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[1]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[4]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_R~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[0]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[0]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[11]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[13]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[13]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[21]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[5]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|ram0|wren~0_combout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|ram0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[16]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[2]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \u1|s[0]~0_combout\ : std_logic;
SIGNAL \u1|s[1]~1_combout\ : std_logic;
SIGNAL \u1|s[2]~2_combout\ : std_logic;
SIGNAL \u1|s[3]~3_combout\ : std_logic;
SIGNAL \u1|s[4]~4_combout\ : std_logic;
SIGNAL \u1|s[5]~5_combout\ : std_logic;
SIGNAL \u1|s[6]~6_combout\ : std_logic;
SIGNAL \u2|s[0]~0_combout\ : std_logic;
SIGNAL \u2|s[1]~1_combout\ : std_logic;
SIGNAL \u2|s[2]~2_combout\ : std_logic;
SIGNAL \u2|s[3]~3_combout\ : std_logic;
SIGNAL \u2|s[4]~4_combout\ : std_logic;
SIGNAL \u2|s[5]~5_combout\ : std_logic;
SIGNAL \u2|s[6]~6_combout\ : std_logic;
SIGNAL \u3|s[0]~0_combout\ : std_logic;
SIGNAL \u3|s[1]~1_combout\ : std_logic;
SIGNAL \u3|s[2]~2_combout\ : std_logic;
SIGNAL \u3|s[3]~3_combout\ : std_logic;
SIGNAL \u3|s[4]~4_combout\ : std_logic;
SIGNAL \u3|s[5]~5_combout\ : std_logic;
SIGNAL \u3|s[6]~6_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|rst_controller_001|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|timer_0|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|seg1|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|seg2|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|seg3|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|F_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller_001|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|seg1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|seg3|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|seg2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|timer_0|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_s[5]~5_combout\ : std_logic;
SIGNAL \u3|ALT_INV_s[2]~2_combout\ : std_logic;
SIGNAL \u2|ALT_INV_s[5]~5_combout\ : std_logic;
SIGNAL \u2|ALT_INV_s[2]~2_combout\ : std_logic;
SIGNAL \u1|ALT_INV_s[5]~5_combout\ : std_logic;
SIGNAL \u1|ALT_INV_s[2]~2_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk <= clk;
ww_reset_n <= reset_n;
SEG1 <= ww_SEG1;
SEG2 <= ww_SEG2;
SEG3 <= ww_SEG3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~34_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~29_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~30_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~31_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~21_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~7_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~9_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~10_combout\
& \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~11_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~12_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~13_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~14_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~15_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~16_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~17_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~18_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~19_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~20_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~0_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~6_combout\);

\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|R_dst_regnum\(4) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(3) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(2)
& \u0|nios2_gen2_0|cpu|R_dst_regnum\(1) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|D_iw\(26) & \u0|nios2_gen2_0|cpu|D_iw\(25) & \u0|nios2_gen2_0|cpu|D_iw\(24) & 
\u0|nios2_gen2_0|cpu|D_iw\(23) & \u0|nios2_gen2_0|cpu|D_iw\(22));

\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~34_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~29_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~30_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~31_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~21_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~7_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~9_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~10_combout\
& \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~11_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~12_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~13_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~14_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~15_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~16_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~17_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~18_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~19_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~20_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~0_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~6_combout\);

\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|R_dst_regnum\(4) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(3) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(2)
& \u0|nios2_gen2_0|cpu|R_dst_regnum\(1) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|D_iw\(31) & \u0|nios2_gen2_0|cpu|D_iw\(30) & \u0|nios2_gen2_0|cpu|D_iw\(29) & 
\u0|nios2_gen2_0|cpu|D_iw\(28) & \u0|nios2_gen2_0|cpu|D_iw\(27));

\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ & gnd & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a57\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a58\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a59\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a44\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(1);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a45\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(2);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a46\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(3);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a53\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a54\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a55\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a33\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a34\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a35\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a37\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a38\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(2);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a39\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(3);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a50\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a51\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(2);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a52\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(3);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a41\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a42\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a47\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a61\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a62\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(2);
\u0|ram0|the_altsyncram|auto_generated|ram_block1a63\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(3);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|ram0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & 
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & 
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|nios2_gen2_0|cpu|d_writedata\(5) & \u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|nios2_gen2_0|cpu|d_writedata\(3) & 
\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|nios2_gen2_0|cpu|d_writedata\(0));

\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ & gnd & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout\);

\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & 
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & 
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & 
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & 
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

\u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller|merged_reset~0_combout\);

\u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller|r_sync_rst~q\);

\u0|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller_001|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\;
\u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \u0|rst_controller|r_sync_rst~clkctrl_outclk\;
\u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \u0|rst_controller|merged_reset~0clkctrl_outclk\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\u0|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \u0|rst_controller|r_early_rst~q\;
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\;
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(2);
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\u3|ALT_INV_s[5]~5_combout\ <= NOT \u3|s[5]~5_combout\;
\u3|ALT_INV_s[2]~2_combout\ <= NOT \u3|s[2]~2_combout\;
\u2|ALT_INV_s[5]~5_combout\ <= NOT \u2|s[5]~5_combout\;
\u2|ALT_INV_s[2]~2_combout\ <= NOT \u2|s[2]~2_combout\;
\u1|ALT_INV_s[5]~5_combout\ <= NOT \u1|s[5]~5_combout\;
\u1|ALT_INV_s[2]~2_combout\ <= NOT \u1|s[2]~2_combout\;

-- Location: IOOBUF_X58_Y54_N16
\SEG1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|s[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_SEG1(0));

-- Location: IOOBUF_X74_Y54_N9
\SEG1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|s[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_SEG1(1));

-- Location: IOOBUF_X60_Y54_N2
\SEG1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ALT_INV_s[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_SEG1(2));

-- Location: IOOBUF_X62_Y54_N30
\SEG1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|s[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_SEG1(3));

-- Location: IOOBUF_X74_Y54_N2
\SEG1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|s[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_SEG1(4));

-- Location: IOOBUF_X74_Y54_N16
\SEG1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ALT_INV_s[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_SEG1(5));

-- Location: IOOBUF_X74_Y54_N23
\SEG1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|s[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_SEG1(6));

-- Location: IOOBUF_X66_Y54_N16
\SEG1[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SEG1(7));

-- Location: IOOBUF_X69_Y54_N23
\SEG2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|s[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_SEG2(0));

-- Location: IOOBUF_X78_Y49_N9
\SEG2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|s[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_SEG2(1));

-- Location: IOOBUF_X78_Y49_N2
\SEG2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|ALT_INV_s[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_SEG2(2));

-- Location: IOOBUF_X60_Y54_N9
\SEG2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|s[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_SEG2(3));

-- Location: IOOBUF_X64_Y54_N2
\SEG2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|s[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_SEG2(4));

-- Location: IOOBUF_X66_Y54_N30
\SEG2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|ALT_INV_s[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_SEG2(5));

-- Location: IOOBUF_X69_Y54_N30
\SEG2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|s[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_SEG2(6));

-- Location: IOOBUF_X60_Y54_N16
\SEG2[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SEG2(7));

-- Location: IOOBUF_X78_Y44_N9
\SEG3[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|s[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_SEG3(0));

-- Location: IOOBUF_X66_Y54_N2
\SEG3[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|s[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_SEG3(1));

-- Location: IOOBUF_X69_Y54_N16
\SEG3[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|ALT_INV_s[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_SEG3(2));

-- Location: IOOBUF_X78_Y44_N2
\SEG3[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|s[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_SEG3(3));

-- Location: IOOBUF_X78_Y43_N2
\SEG3[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|s[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_SEG3(4));

-- Location: IOOBUF_X78_Y35_N2
\SEG3[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|ALT_INV_s[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_SEG3(5));

-- Location: IOOBUF_X78_Y43_N9
\SEG3[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|s[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_SEG3(6));

-- Location: IOOBUF_X66_Y54_N9
\SEG3[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SEG3(7));

-- Location: IOOBUF_X0_Y28_N23
\altera_reserved_tdo~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X34_Y0_N29
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G19
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X47_Y35_N6
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X46_Y54_N29
\reset_n~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_n,
	o => \reset_n~input_o\);

-- Location: FF_X47_Y35_N7
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X47_Y35_N2
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X47_Y35_N3
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X47_Y35_N14
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X47_Y35_N15
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X47_Y35_N27
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X47_Y35_N29
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X47_Y35_N24
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X47_Y35_N25
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X47_Y35_N30
\u0|rst_controller_001|r_sync_rst_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|r_sync_rst_chain[3]~feeder_combout\ = \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller_001|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X47_Y35_N31
\u0|rst_controller_001|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_sync_rst_chain\(3));

-- Location: LCCOMB_X47_Y35_N18
\u0|rst_controller_001|r_sync_rst_chain~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|r_sync_rst_chain~1_combout\ = (\u0|rst_controller_001|r_sync_rst_chain\(3) & \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller_001|r_sync_rst_chain\(3),
	datad => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller_001|r_sync_rst_chain~1_combout\);

-- Location: FF_X47_Y35_N19
\u0|rst_controller_001|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_sync_rst_chain\(2));

-- Location: LCCOMB_X47_Y35_N4
\u0|rst_controller_001|r_sync_rst_chain~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|r_sync_rst_chain~0_combout\ = (\u0|rst_controller_001|r_sync_rst_chain\(2) & \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|r_sync_rst_chain\(2),
	datad => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller_001|r_sync_rst_chain~0_combout\);

-- Location: FF_X47_Y35_N5
\u0|rst_controller_001|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_sync_rst_chain\(1));

-- Location: LCCOMB_X47_Y35_N22
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X47_Y35_N23
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X47_Y35_N10
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u0|rst_controller_001|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X47_Y35_N11
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X47_Y35_N0
\u0|rst_controller_001|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|WideOr0~0_combout\ = (\u0|rst_controller_001|altera_reset_synchronizer_int_chain\(4)) # ((!\u0|rst_controller_001|r_sync_rst_chain\(1) & \u0|rst_controller_001|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|r_sync_rst_chain\(1),
	datac => \u0|rst_controller_001|r_sync_rst~q\,
	datad => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(4),
	combout => \u0|rst_controller_001|WideOr0~0_combout\);

-- Location: FF_X47_Y35_N1
\u0|rst_controller_001|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_sync_rst~q\);

-- Location: LCCOMB_X52_Y30_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \u0|rst_controller_001|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller_001|r_sync_rst~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X52_Y30_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X52_Y30_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X52_Y30_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: IOIBUF_X0_Y29_N15
\altera_reserved_tms~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\altera_reserved_tck~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\altera_reserved_tdi~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X43_Y40_N0
altera_internal_jtag : fiftyfivenm_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X47_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X47_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X47_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X47_Y36_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X47_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X47_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X47_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X47_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\);

-- Location: FF_X47_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X49_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X49_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X49_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X49_Y35_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X49_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X49_Y35_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X49_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X49_Y35_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X49_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X49_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X49_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X49_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X49_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X49_Y36_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X49_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X49_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X49_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X49_Y36_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X49_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X49_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X49_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X49_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X49_Y36_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X49_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X49_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X49_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X49_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X49_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X49_Y36_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X47_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X47_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X51_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X51_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X50_Y35_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X50_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X50_Y35_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X50_Y35_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X50_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X50_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X50_Y35_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X50_Y35_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X50_Y35_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X50_Y35_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X50_Y35_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X50_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X50_Y35_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X50_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X50_Y35_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X50_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X50_Y35_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X50_Y35_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X50_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X50_Y35_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X50_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X51_Y35_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X52_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X47_Y35_N20
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X51_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\);

-- Location: LCCOMB_X51_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X51_Y35_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\);

-- Location: FF_X51_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X51_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: LCCOMB_X51_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\);

-- Location: LCCOMB_X51_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\);

-- Location: FF_X51_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X51_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: FF_X51_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X51_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: FF_X51_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X51_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\);

-- Location: LCCOMB_X47_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X51_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X45_Y27_N24
\u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCCOMB_X57_Y36_N30
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCCOMB_X49_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X52_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X52_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\);

-- Location: LCCOMB_X52_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\);

-- Location: LCCOMB_X50_Y35_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X50_Y35_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X52_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LCCOMB_X52_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\);

-- Location: FF_X52_Y36_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X52_Y32_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X49_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X50_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X50_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\);

-- Location: LCCOMB_X50_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\);

-- Location: FF_X49_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X50_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: LCCOMB_X50_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\);

-- Location: LCCOMB_X51_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X50_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\);

-- Location: FF_X50_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X49_Y32_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\ = 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\);

-- Location: LCCOMB_X52_Y37_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\);

-- Location: LCCOMB_X49_Y32_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\);

-- Location: FF_X49_Y32_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X49_Y32_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X49_Y32_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X49_Y32_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X49_Y32_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X49_Y32_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X49_Y32_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X49_Y32_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0));

-- Location: LCCOMB_X49_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\);

-- Location: FF_X49_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X50_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\);

-- Location: FF_X50_Y36_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X52_Y32_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: FF_X52_Y32_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LCCOMB_X54_Y32_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LCCOMB_X52_Y32_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ = 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X51_Y32_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ $ 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\);

-- Location: FF_X54_Y32_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(37));

-- Location: LCCOMB_X54_Y32_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X54_Y32_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(36));

-- Location: LCCOMB_X51_Y32_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X52_Y32_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\);

-- Location: LCCOMB_X51_Y32_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(35) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\);

-- Location: LCCOMB_X51_Y32_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\);

-- Location: FF_X51_Y32_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(35));

-- Location: LCCOMB_X52_Y37_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X52_Y37_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X52_Y37_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X52_Y37_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X52_Y37_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X52_Y37_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X52_Y37_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X52_Y37_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: FF_X50_Y32_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35));

-- Location: LCCOMB_X49_Y32_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\ = 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\);

-- Location: FF_X49_Y32_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1));

-- Location: LCCOMB_X49_Y32_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\);

-- Location: FF_X49_Y32_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X50_Y32_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X50_Y32_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X52_Y28_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X52_Y28_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X52_Y28_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X52_Y28_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X51_Y34_N24
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: CLKCTRL_G11
\u0|rst_controller_001|r_sync_rst~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X51_Y34_N25
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X57_Y36_N10
\u0|rst_controller|r_sync_rst_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X57_Y36_N11
\u0|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X57_Y36_N4
\u0|rst_controller|r_sync_rst_chain~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~1_combout\ = (\u0|rst_controller|altera_reset_synchronizer_int_chain\(2) & \u0|rst_controller|r_sync_rst_chain\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	datad => \u0|rst_controller|r_sync_rst_chain\(3),
	combout => \u0|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X57_Y36_N5
\u0|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X57_Y36_N16
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: FF_X57_Y36_N17
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X57_Y36_N20
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X57_Y36_N21
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X57_Y36_N6
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X57_Y36_N7
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X57_Y36_N22
\u0|rst_controller|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|always2~0_combout\ = (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\u0|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_sync_rst_chain\(2),
	datad => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|always2~0_combout\);

-- Location: FF_X57_Y36_N23
\u0|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X47_Y28_N24
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X45_Y26_N20
\u0|mm_interconnect_0|cmd_mux_002|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\ & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X45_Y26_N14
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X45_Y26_N15
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X42_Y28_N10
\u0|ram0|the_altsyncram|auto_generated|decode3|eq_node[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1) = (!\u0|ram0|wren~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_data\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|ram0|wren~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51),
	combout => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1));

-- Location: LCCOMB_X45_Y32_N2
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X42_Y32_N0
\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ = \u0|nios2_gen2_0|cpu|F_pc\(0) $ (VCC)
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ = CARRY(\u0|nios2_gen2_0|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X43_Y32_N4
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~19_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~24_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~24_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~19_combout\);

-- Location: LCCOMB_X44_Y35_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ = \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X36_Y30_N10
\u0|nios2_gen2_0|cpu|Equal62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~4_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~4_combout\);

-- Location: LCCOMB_X37_Y31_N28
\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\);

-- Location: LCCOMB_X36_Y30_N28
\u0|nios2_gen2_0|cpu|Equal62~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~5_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~5_combout\);

-- Location: LCCOMB_X37_Y31_N10
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & !\u0|nios2_gen2_0|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X37_Y31_N0
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~4_combout\ & (((\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & \u0|nios2_gen2_0|cpu|Equal62~5_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\))) # (!\u0|nios2_gen2_0|cpu|Equal62~4_combout\ & (\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X50_Y30_N0
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X50_Y30_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X45_Y28_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X45_Y28_N30
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X50_Y30_N14
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) 
-- # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X50_Y30_N28
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X50_Y30_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X45_Y28_N24
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X45_Y28_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X50_Y29_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LCCOMB_X39_Y30_N8
\u0|nios2_gen2_0|cpu|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~3_combout\);

-- Location: LCCOMB_X39_Y31_N12
\u0|nios2_gen2_0|cpu|D_op_cmpge~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X38_Y30_N0
\u0|nios2_gen2_0|cpu|Equal62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~0_combout\);

-- Location: LCCOMB_X40_Y31_N6
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) $ (!\u0|nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\);

-- Location: LCCOMB_X38_Y31_N12
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ = (\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\) # ((!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X38_Y30_N2
\u0|nios2_gen2_0|cpu|Equal62~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~1_combout\);

-- Location: LCCOMB_X38_Y31_N20
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (((\u0|nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\);

-- Location: LCCOMB_X39_Y32_N30
\u0|nios2_gen2_0|cpu|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~5_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~5_combout\);

-- Location: LCCOMB_X38_Y31_N6
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~5_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X38_Y31_N8
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ & 
-- \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\);

-- Location: LCCOMB_X38_Y31_N10
\u0|nios2_gen2_0|cpu|D_logic_op[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)))) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X38_Y31_N11
\u0|nios2_gen2_0|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_logic_op\(0));

-- Location: FF_X47_Y35_N21
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X47_Y35_N8
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X47_Y35_N9
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X47_Y35_N13
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X47_Y35_N16
\u0|rst_controller_001|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|always2~0_combout\ = (\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\u0|rst_controller_001|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|r_sync_rst_chain\(2),
	datad => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller_001|always2~0_combout\);

-- Location: FF_X47_Y35_N17
\u0|rst_controller_001|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_early_rst~q\);

-- Location: LCCOMB_X52_Y29_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (!\u0|rst_controller_001|r_early_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|r_early_rst~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\);

-- Location: LCCOMB_X39_Y32_N22
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (\u0|nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\);

-- Location: LCCOMB_X39_Y32_N14
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (\u0|nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\);

-- Location: LCCOMB_X47_Y30_N28
\u0|nios2_gen2_0|cpu|d_byteenable[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\);

-- Location: LCCOMB_X42_Y32_N2
\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(1) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(1) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (!\u0|nios2_gen2_0|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X42_Y32_N4
\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(2) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(2) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(2) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X56_Y27_N20
\u0|mm_interconnect_0|cmd_mux_002|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: LCCOMB_X42_Y32_N6
\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(3) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(3) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (!\u0|nios2_gen2_0|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X50_Y28_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = 
-- CARRY(\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X50_Y28_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = 
-- CARRY((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X50_Y32_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\);

-- Location: LCCOMB_X52_Y32_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\);

-- Location: LCCOMB_X51_Y30_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X52_Y30_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X52_Y30_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X50_Y32_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(34))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\);

-- Location: LCCOMB_X51_Y32_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\);

-- Location: FF_X50_Y32_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(33));

-- Location: FF_X50_Y32_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33));

-- Location: LCCOMB_X50_Y28_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = 
-- CARRY((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X50_Y28_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = 
-- CARRY((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X39_Y32_N20
\u0|nios2_gen2_0|cpu|D_ctrl_ld~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\);

-- Location: LCCOMB_X39_Y32_N24
\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((!\u0|nios2_gen2_0|cpu|D_iw\(3)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: LCCOMB_X39_Y32_N26
\u0|nios2_gen2_0|cpu|D_ctrl_ld~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((\u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(0) & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(2) & ((\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\);

-- Location: FF_X39_Y32_N27
\u0|nios2_gen2_0|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X39_Y32_N8
\u0|nios2_gen2_0|cpu|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~6_combout\);

-- Location: LCCOMB_X39_Y30_N4
\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & !\u0|nios2_gen2_0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X39_Y30_N14
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & \u0|nios2_gen2_0|cpu|Equal0~6_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X38_Y31_N22
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~1_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & 
-- (((\u0|nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\);

-- Location: LCCOMB_X40_Y31_N4
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0)) # ((\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X39_Y31_N18
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\);

-- Location: LCCOMB_X38_Y31_N18
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X38_Y31_N28
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\);

-- Location: FF_X38_Y31_N29
\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X37_Y31_N14
\u0|nios2_gen2_0|cpu|Equal62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~3_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~3_combout\);

-- Location: LCCOMB_X37_Y31_N24
\u0|nios2_gen2_0|cpu|D_op_rdctl\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal62~3_combout\ & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\);

-- Location: FF_X37_Y31_N25
\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\);

-- Location: FF_X39_Y31_N19
\u0|nios2_gen2_0|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X37_Y31_N18
\u0|nios2_gen2_0|cpu|Equal62~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~14_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~14_combout\);

-- Location: LCCOMB_X37_Y31_N16
\u0|nios2_gen2_0|cpu|Equal62~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~11_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~11_combout\);

-- Location: LCCOMB_X37_Y31_N6
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X36_Y30_N14
\u0|nios2_gen2_0|cpu|Equal62~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~9_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~9_combout\);

-- Location: LCCOMB_X37_Y30_N24
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~9_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X37_Y30_N26
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X39_Y32_N4
\u0|nios2_gen2_0|cpu|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~15_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~15_combout\);

-- Location: LCCOMB_X39_Y30_N18
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~15_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\);

-- Location: LCCOMB_X39_Y30_N12
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(5)) # (!\u0|nios2_gen2_0|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\);

-- Location: LCCOMB_X39_Y32_N28
\u0|nios2_gen2_0|cpu|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~9_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~9_combout\);

-- Location: LCCOMB_X40_Y30_N18
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|Equal0~9_combout\) # (\u0|nios2_gen2_0|cpu|Equal0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\);

-- Location: LCCOMB_X38_Y30_N22
\u0|nios2_gen2_0|cpu|Equal62~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~10_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~10_combout\);

-- Location: LCCOMB_X37_Y31_N8
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~11_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|Equal62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X37_Y31_N20
\u0|nios2_gen2_0|cpu|Equal62~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~12_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~12_combout\);

-- Location: LCCOMB_X37_Y31_N2
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\) # 
-- (\u0|nios2_gen2_0|cpu|Equal62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X40_Y31_N24
\u0|nios2_gen2_0|cpu|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~12_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal0~12_combout\);

-- Location: LCCOMB_X40_Y30_N6
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|Equal0~12_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ & (((\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|Equal0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X40_Y31_N22
\u0|nios2_gen2_0|cpu|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~11_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & \u0|nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal0~11_combout\);

-- Location: LCCOMB_X40_Y31_N16
\u0|nios2_gen2_0|cpu|Equal0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~16_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & \u0|nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal0~16_combout\);

-- Location: LCCOMB_X40_Y31_N26
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~11_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~16_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X40_Y30_N24
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\ = ((\u0|nios2_gen2_0|cpu|Equal0~12_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~15_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\);

-- Location: LCCOMB_X40_Y30_N4
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\);

-- Location: LCCOMB_X39_Y31_N2
\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\);

-- Location: LCCOMB_X38_Y31_N4
\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\);

-- Location: LCCOMB_X36_Y30_N2
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = ((!\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & !\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal62~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X36_Y30_N6
\u0|nios2_gen2_0|cpu|Equal62~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~6_combout\);

-- Location: LCCOMB_X36_Y30_N30
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~6_combout\ & (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\))) # (!\u0|nios2_gen2_0|cpu|Equal62~6_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|Equal62~13_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\);

-- Location: LCCOMB_X36_Y30_N16
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal62~4_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~12_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\);

-- Location: LCCOMB_X37_Y30_N22
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ = (((!\u0|nios2_gen2_0|cpu|Equal62~1_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~8_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X39_Y32_N2
\u0|nios2_gen2_0|cpu|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~14_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~14_combout\);

-- Location: LCCOMB_X36_Y30_N4
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~14_combout\ & ((!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\) # 
-- (!\u0|nios2_gen2_0|cpu|Equal62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X37_Y31_N26
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ = (((!\u0|nios2_gen2_0|cpu|Equal62~11_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~3_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\);

-- Location: LCCOMB_X36_Y30_N0
\u0|nios2_gen2_0|cpu|Equal62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~2_combout\);

-- Location: LCCOMB_X36_Y30_N24
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ = ((!\u0|nios2_gen2_0|cpu|Equal62~2_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~0_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: LCCOMB_X37_Y30_N8
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ = ((!\u0|nios2_gen2_0|cpu|Equal62~9_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~8_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X38_Y30_N24
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ = (((!\u0|nios2_gen2_0|cpu|D_iw\(15) & !\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal62~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\);

-- Location: LCCOMB_X36_Y30_N18
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\);

-- Location: LCCOMB_X36_Y30_N26
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ 
-- & \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\);

-- Location: LCCOMB_X40_Y30_N12
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\);

-- Location: FF_X40_Y30_N13
\u0|nios2_gen2_0|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X43_Y30_N16
\u0|nios2_gen2_0|cpu|R_src1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1~33_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_br~q\ & ((\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # ((\u0|nios2_gen2_0|cpu|R_valid~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_br~q\ & 
-- (((\u0|nios2_gen2_0|cpu|R_valid~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1~33_combout\);

-- Location: LCCOMB_X39_Y32_N10
\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\);

-- Location: FF_X39_Y32_N11
\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X49_Y29_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\);

-- Location: FF_X49_Y29_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(30));

-- Location: FF_X45_Y28_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X45_Y28_N14
\u0|nios2_gen2_0|cpu|F_iw[30]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	combout => \u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\);

-- Location: LCCOMB_X44_Y31_N4
\u0|nios2_gen2_0|cpu|E_alu_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X39_Y31_N20
\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|D_iw\(15)) # ((!\u0|nios2_gen2_0|cpu|Equal0~2_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X39_Y31_N8
\u0|nios2_gen2_0|cpu|D_logic_op[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\) # (\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X39_Y31_N9
\u0|nios2_gen2_0|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_logic_op\(1));

-- Location: LCCOMB_X47_Y30_N30
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\);

-- Location: LCCOMB_X49_Y34_N18
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X46_Y28_N22
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & !\u0|nios2_gen2_0|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\);

-- Location: LCCOMB_X46_Y28_N18
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X45_Y26_N27
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X45_Y26_N26
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][57]~q\))) # (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\,
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][57]~q\,
	combout => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X45_Y26_N24
\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~3_combout\ = (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\ & 
-- (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	combout => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X45_Y26_N25
\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X45_Y26_N8
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X45_Y26_N29
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X45_Y26_N18
\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = (\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][75]~q\) # 
-- (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: LCCOMB_X42_Y32_N8
\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(4) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(4) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(4) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X43_Y31_N0
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~15_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~32_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~15_combout\);

-- Location: FF_X43_Y31_N1
\u0|nios2_gen2_0|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(4));

-- Location: LCCOMB_X43_Y31_N2
\u0|mm_interconnect_0|cmd_mux_002|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(4)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\u0|nios2_gen2_0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: LCCOMB_X43_Y28_N8
\u0|mm_interconnect_0|cmd_mux_002|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) = (\u0|nios2_gen2_0|cpu|W_alu_result\(7) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(5) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(7) & (((\u0|nios2_gen2_0|cpu|F_pc\(5) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: LCCOMB_X46_Y27_N14
\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X56_Y26_N0
\u0|timer_0|internal_counter[0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[0]~32_combout\ = !\u0|timer_0|internal_counter\(0)
-- \u0|timer_0|internal_counter[0]~33\ = CARRY(!\u0|timer_0|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|internal_counter[0]~32_combout\,
	cout => \u0|timer_0|internal_counter[0]~33\);

-- Location: LCCOMB_X54_Y28_N18
\u0|timer_0|period_l_register[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[0]~3_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|timer_0|period_l_register[0]~3_combout\);

-- Location: LCCOMB_X54_Y27_N20
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ & \u0|timer_0|period_l_wr_strobe~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~3_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X54_Y27_N24
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & \u0|timer_0|period_l_wr_strobe~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~3_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X54_Y27_N25
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X54_Y27_N30
\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X54_Y27_N18
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\ & \u0|timer_0|period_l_wr_strobe~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \u0|timer_0|period_l_wr_strobe~3_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X54_Y27_N19
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X54_Y27_N10
\u0|timer_0|period_l_wr_strobe~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~4_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & 
-- \u0|timer_0|period_l_wr_strobe~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~3_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~4_combout\);

-- Location: LCCOMB_X54_Y27_N2
\u0|timer_0|period_l_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~combout\ = (\u0|timer_0|period_l_wr_strobe~4_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|timer_0|period_l_wr_strobe~combout\);

-- Location: FF_X54_Y28_N19
\u0|timer_0|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[0]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(0));

-- Location: LCCOMB_X55_Y27_N28
\u0|timer_0|force_reload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|force_reload~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|period_l_wr_strobe~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|period_l_wr_strobe~4_combout\,
	combout => \u0|timer_0|force_reload~0_combout\);

-- Location: FF_X55_Y27_N29
\u0|timer_0|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|force_reload~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|force_reload~q\);

-- Location: LCCOMB_X56_Y26_N28
\u0|timer_0|internal_counter[14]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[14]~60_combout\ = (\u0|timer_0|internal_counter\(14) & (!\u0|timer_0|internal_counter[13]~59\)) # (!\u0|timer_0|internal_counter\(14) & ((\u0|timer_0|internal_counter[13]~59\) # (GND)))
-- \u0|timer_0|internal_counter[14]~61\ = CARRY((!\u0|timer_0|internal_counter[13]~59\) # (!\u0|timer_0|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(14),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[13]~59\,
	combout => \u0|timer_0|internal_counter[14]~60_combout\,
	cout => \u0|timer_0|internal_counter[14]~61\);

-- Location: LCCOMB_X56_Y26_N30
\u0|timer_0|internal_counter[15]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[15]~62_combout\ = (\u0|timer_0|internal_counter\(15) & (\u0|timer_0|internal_counter[14]~61\ $ (GND))) # (!\u0|timer_0|internal_counter\(15) & (!\u0|timer_0|internal_counter[14]~61\ & VCC))
-- \u0|timer_0|internal_counter[15]~63\ = CARRY((\u0|timer_0|internal_counter\(15) & !\u0|timer_0|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(15),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[14]~61\,
	combout => \u0|timer_0|internal_counter[15]~62_combout\,
	cout => \u0|timer_0|internal_counter[15]~63\);

-- Location: LCCOMB_X39_Y32_N18
\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\);

-- Location: FF_X39_Y32_N19
\u0|nios2_gen2_0|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X47_Y32_N28
\u0|nios2_gen2_0|cpu|av_fill_bit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\,
	combout => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X40_Y32_N4
\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\);

-- Location: LCCOMB_X46_Y34_N12
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ = (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & !\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X44_Y31_N26
\u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) $ (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0))))) # 
-- (!\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & (!\u0|nios2_gen2_0|cpu|d_read~q\ & (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) $ (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datad => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X44_Y31_N27
\u0|nios2_gen2_0|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X44_Y31_N28
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datab => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X46_Y34_N18
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ & (\u0|nios2_gen2_0|cpu|d_read~q\ & 
-- !\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X46_Y34_N19
\u0|nios2_gen2_0|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\);

-- Location: LCCOMB_X55_Y28_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: LCCOMB_X38_Y30_N16
\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11)) # ((\u0|nios2_gen2_0|cpu|D_iw\(14) & ((!\u0|nios2_gen2_0|cpu|D_iw\(15)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\);

-- Location: LCCOMB_X38_Y30_N20
\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & !\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\);

-- Location: FF_X38_Y30_N21
\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\);

-- Location: LCCOMB_X40_Y31_N28
\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & ((\u0|nios2_gen2_0|cpu|D_iw\(3)) # (\u0|nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X40_Y31_N2
\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X40_Y31_N3
\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X41_Y31_N20
\u0|nios2_gen2_0|cpu|E_src2[5]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\);

-- Location: LCCOMB_X41_Y31_N12
\u0|nios2_gen2_0|cpu|R_src2_lo[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7_combout\);

-- Location: FF_X41_Y31_N13
\u0|nios2_gen2_0|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(8));

-- Location: LCCOMB_X42_Y31_N20
\u0|nios2_gen2_0|cpu|E_logic_result[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(8) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(8)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(8) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(8)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(8),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(8),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\);

-- Location: LCCOMB_X45_Y31_N18
\u0|nios2_gen2_0|cpu|W_alu_result[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\);

-- Location: LCCOMB_X38_Y30_N26
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(12) & ((\u0|nios2_gen2_0|cpu|D_iw\(15)) # ((!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCCOMB_X38_Y30_N6
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\);

-- Location: FF_X38_Y30_N7
\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X38_Y30_N8
\u0|nios2_gen2_0|cpu|Equal62~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~7_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~7_combout\);

-- Location: LCCOMB_X38_Y30_N18
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X37_Y30_N30
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~4_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~7_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & 
-- (((\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCCOMB_X37_Y30_N12
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|Equal0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\);

-- Location: FF_X37_Y30_N13
\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X42_Y31_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7_combout\);

-- Location: FF_X46_Y34_N21
\u0|nios2_gen2_0|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|R_valid~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_new_inst~q\);

-- Location: FF_X42_Y31_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X42_Y31_N26
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(11)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6_combout\);

-- Location: LCCOMB_X49_Y34_N22
\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|timer_0|period_l_wr_strobe~3_combout\ & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datac => \u0|timer_0|period_l_wr_strobe~3_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X49_Y34_N23
\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X44_Y33_N8
\u0|nios2_gen2_0|cpu|R_src1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1~32_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1~32_combout\);

-- Location: LCCOMB_X50_Y30_N22
\u0|jtag_uart_0|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & (\u0|mm_interconnect_0|router|Equal6~0_combout\ & (!\u0|jtag_uart_0|av_waitrequest~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal6~0_combout\,
	datac => \u0|jtag_uart_0|av_waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	combout => \u0|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: FF_X50_Y30_N23
\u0|jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X50_Y30_N16
\u0|jtag_uart_0|av_waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~1_combout\ = (!\u0|jtag_uart_0|av_waitrequest~q\ & (\u0|mm_interconnect_0|router|Equal6~0_combout\ & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~q\,
	datab => \u0|mm_interconnect_0|router|Equal6~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|jtag_uart_0|av_waitrequest~1_combout\);

-- Location: LCCOMB_X51_Y33_N4
\u0|jtag_uart_0|fifo_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_wr~0_combout\ = (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ & (\u0|jtag_uart_0|av_waitrequest~1_combout\ & 
-- !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datac => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X51_Y33_N5
\u0|jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|fifo_wr~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_wr~q\);

-- Location: LCCOMB_X50_Y34_N20
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = 
-- CARRY(\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (!\u0|jtag_uart_0|fifo_wr~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X50_Y34_N15
\u0|jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|r_val~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X51_Y38_N4
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: LCCOMB_X52_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X52_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X52_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X51_Y38_N26
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X51_Y38_N5
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X49_Y38_N2
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~1_combout\);

-- Location: FF_X49_Y38_N3
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X49_Y38_N28
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X49_Y38_N29
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X49_Y38_N26
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X49_Y38_N27
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X49_Y38_N16
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X49_Y38_N17
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X49_Y38_N22
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X49_Y38_N23
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X49_Y38_N8
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X49_Y38_N9
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X49_Y38_N12
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X49_Y38_N13
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X49_Y38_N30
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X49_Y38_N31
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X51_Y38_N18
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: LCCOMB_X50_Y38_N2
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\);

-- Location: LCCOMB_X51_Y38_N16
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X51_Y38_N6
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~3_combout\);

-- Location: FF_X51_Y38_N7
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X50_Y38_N24
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X49_Y38_N0
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: FF_X49_Y38_N1
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X50_Y34_N2
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|r_val~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X52_Y34_N16
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y34_N17
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y34_N18
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y34_N19
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y34_N20
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y34_N21
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y34_N22
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y34_N23
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y34_N24
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y34_N25
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y34_N26
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X52_Y34_N27
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X52_Y34_N2
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y34_N3
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y34_N4
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) 
-- # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y34_N5
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y34_N6
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y34_N7
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y34_N8
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) 
-- # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y34_N9
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y34_N10
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y34_N11
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y34_N12
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X52_Y34_N13
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X40_Y32_N22
\u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~9_combout\);

-- Location: LCCOMB_X42_Y30_N26
\u0|nios2_gen2_0|cpu|E_src2[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\);

-- Location: LCCOMB_X43_Y28_N4
\u0|mm_interconnect_0|cmd_mux_002|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(10)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(8))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: LCCOMB_X46_Y28_N8
\u0|mm_interconnect_0|cmd_mux_002|src_data[47]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) = (\u0|nios2_gen2_0|cpu|W_alu_result\(11) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(9))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(11) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(47));

-- Location: LCCOMB_X42_Y32_N10
\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(5) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(5) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (!\u0|nios2_gen2_0|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X42_Y32_N12
\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(6) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(6) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(6) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X42_Y32_N14
\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(7) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(7) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (!\u0|nios2_gen2_0|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X42_Y32_N16
\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(8) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(8) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(8) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X42_Y32_N18
\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(9) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(9) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (!\u0|nios2_gen2_0|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X42_Y32_N20
\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(10) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(10) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(10) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X43_Y31_N18
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~9_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~44_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~9_combout\);

-- Location: FF_X43_Y31_N19
\u0|nios2_gen2_0|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(10));

-- Location: LCCOMB_X43_Y31_N14
\u0|mm_interconnect_0|cmd_mux_002|src_data[48]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) = (\u0|nios2_gen2_0|cpu|F_pc\(10) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(12))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(10) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(48));

-- Location: LCCOMB_X49_Y28_N12
\u0|mm_interconnect_0|cmd_mux_002|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(0) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: LCCOMB_X56_Y27_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(5) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: LCCOMB_X49_Y31_N24
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\);

-- Location: LCCOMB_X44_Y31_N2
\u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (((\u0|nios2_gen2_0|cpu|Add1~22_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|Add1~20_combout\ & \u0|nios2_gen2_0|cpu|Add1~22_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\);

-- Location: FF_X44_Y31_N3
\u0|nios2_gen2_0|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(2));

-- Location: LCCOMB_X47_Y26_N10
\u0|mm_interconnect_0|cmd_mux_002|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(2) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: LCCOMB_X42_Y30_N30
\u0|nios2_gen2_0|cpu|E_src2[18]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[18]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|nios2_gen2_0|cpu|E_src2[18]~12_combout\);

-- Location: LCCOMB_X39_Y32_N6
\u0|nios2_gen2_0|cpu|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~10_combout\);

-- Location: LCCOMB_X39_Y32_N16
\u0|nios2_gen2_0|cpu|D_ctrl_logic~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ((!\u0|nios2_gen2_0|cpu|Equal0~9_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X39_Y31_N28
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|Equal0~4_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\);

-- Location: LCCOMB_X40_Y31_N8
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\);

-- Location: FF_X40_Y31_N9
\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X41_Y31_N18
\u0|nios2_gen2_0|cpu|R_src2_hi~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\);

-- Location: FF_X42_Y30_N31
\u0|nios2_gen2_0|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[18]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(18));

-- Location: LCCOMB_X42_Y34_N2
\u0|nios2_gen2_0|cpu|Add1~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~69_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(18),
	combout => \u0|nios2_gen2_0|cpu|Add1~69_combout\);

-- Location: LCCOMB_X50_Y29_N26
\u0|mm_interconnect_0|cmd_mux_001|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: FF_X50_Y29_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X57_Y29_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: FF_X57_Y29_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X57_Y29_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X50_Y28_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X44_Y31_N30
\u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~22_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|Add1~20_combout\ & !\u0|nios2_gen2_0|cpu|Add1~22_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\);

-- Location: FF_X44_Y31_N31
\u0|nios2_gen2_0|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(1));

-- Location: LCCOMB_X47_Y26_N12
\u0|mm_interconnect_0|cmd_mux_001|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: FF_X47_Y26_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X47_Y26_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X49_Y31_N20
\u0|nios2_gen2_0|cpu|E_st_data[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[9]~14_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[9]~14_combout\);

-- Location: FF_X49_Y31_N21
\u0|nios2_gen2_0|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[9]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(9));

-- Location: LCCOMB_X56_Y29_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(9) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: FF_X56_Y29_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X54_Y29_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(9),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout\);

-- Location: LCCOMB_X49_Y31_N2
\u0|nios2_gen2_0|cpu|E_st_data[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[10]~13_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[10]~13_combout\);

-- Location: FF_X49_Y31_N3
\u0|nios2_gen2_0|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[10]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(10));

-- Location: LCCOMB_X55_Y28_N14
\u0|mm_interconnect_0|cmd_mux_001|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: FF_X55_Y28_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X52_Y27_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: FF_X52_Y27_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X49_Y27_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: FF_X49_Y27_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X52_Y32_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\);

-- Location: FF_X52_Y32_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LCCOMB_X51_Y32_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X49_Y27_N0
\u0|nios2_gen2_0|cpu|E_st_data[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[14]~6_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[14]~6_combout\);

-- Location: FF_X49_Y27_N1
\u0|nios2_gen2_0|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[14]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(14));

-- Location: LCCOMB_X55_Y28_N2
\u0|mm_interconnect_0|cmd_mux_001|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: FF_X55_Y28_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X55_Y28_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(14),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\);

-- Location: LCCOMB_X49_Y29_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\);

-- Location: FF_X49_Y29_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(24));

-- Location: FF_X45_Y30_N7
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X45_Y30_N6
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ = (\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))) # (!\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X46_Y33_N14
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\);

-- Location: LCCOMB_X46_Y32_N18
\u0|nios2_gen2_0|cpu|av_ld_rshift8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\);

-- Location: FF_X46_Y33_N15
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0));

-- Location: LCCOMB_X54_Y30_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X54_Y30_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(25));

-- Location: FF_X45_Y30_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X45_Y30_N28
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ = (\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))))) # (!\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X46_Y33_N28
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\);

-- Location: FF_X46_Y33_N29
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1));

-- Location: LCCOMB_X42_Y30_N18
\u0|nios2_gen2_0|cpu|E_src2[25]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[25]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|nios2_gen2_0|cpu|E_src2[25]~5_combout\);

-- Location: FF_X42_Y30_N19
\u0|nios2_gen2_0|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[25]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(25));

-- Location: LCCOMB_X44_Y31_N20
\u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (((\u0|nios2_gen2_0|cpu|Add1~22_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|Add1~20_combout\ & \u0|nios2_gen2_0|cpu|Add1~22_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\);

-- Location: FF_X44_Y31_N21
\u0|nios2_gen2_0|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(3));

-- Location: LCCOMB_X43_Y28_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: LCCOMB_X54_Y30_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: LCCOMB_X49_Y29_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\);

-- Location: FF_X49_Y29_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(31));

-- Location: FF_X45_Y28_N27
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X45_Y28_N26
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X46_Y33_N22
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X46_Y33_N23
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7));

-- Location: LCCOMB_X41_Y31_N30
\u0|nios2_gen2_0|cpu|R_src2_hi[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw\(21))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # 
-- (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X41_Y31_N4
\u0|nios2_gen2_0|cpu|R_src2_hi[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & (\u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X41_Y31_N5
\u0|nios2_gen2_0|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(31));

-- Location: M9K_X53_Y35_N0
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_nios2_gen2_0:nios2_gen2_0|celik_lab2_sys_nios2_gen2_0_cpu:cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a_module:celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y35_N10
\u0|nios2_gen2_0|cpu|R_src1[31]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[31]~47_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datac => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[31]~47_combout\);

-- Location: FF_X45_Y35_N11
\u0|nios2_gen2_0|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[31]~47_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(31));

-- Location: LCCOMB_X42_Y34_N26
\u0|nios2_gen2_0|cpu|E_logic_result[31]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[31]~29_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(31) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(31)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(31) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(31)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(31),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(31),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[31]~29_combout\);

-- Location: LCCOMB_X38_Y31_N16
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(15) $ (\u0|nios2_gen2_0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: LCCOMB_X38_Y31_N14
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (((!\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~5_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X38_Y31_N30
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\ = (\u0|nios2_gen2_0|cpu|R_valid~q\ & ((\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\) # ((!\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datac => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\);

-- Location: FF_X38_Y31_N31
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X42_Y34_N18
\u0|nios2_gen2_0|cpu|Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~56_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datab => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(31),
	combout => \u0|nios2_gen2_0|cpu|Add1~56_combout\);

-- Location: LCCOMB_X42_Y34_N12
\u0|nios2_gen2_0|cpu|E_arith_src1[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_arith_src1\(31) = \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\u0|nios2_gen2_0|cpu|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1\(31),
	combout => \u0|nios2_gen2_0|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X45_Y35_N4
\u0|nios2_gen2_0|cpu|R_src1[30]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[30]~48_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[30]~48_combout\);

-- Location: FF_X45_Y35_N5
\u0|nios2_gen2_0|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[30]~48_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(30));

-- Location: LCCOMB_X45_Y35_N14
\u0|nios2_gen2_0|cpu|R_src1[29]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[29]~49_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|nios2_gen2_0|cpu|R_src1[29]~49_combout\);

-- Location: FF_X45_Y35_N15
\u0|nios2_gen2_0|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[29]~49_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(29));

-- Location: LCCOMB_X42_Y30_N2
\u0|nios2_gen2_0|cpu|E_src2[29]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[29]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|nios2_gen2_0|cpu|E_src2[29]~14_combout\);

-- Location: LCCOMB_X52_Y27_N2
\u0|nios2_gen2_0|cpu|E_st_data[19]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[19]~10_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[19]~10_combout\);

-- Location: FF_X52_Y27_N3
\u0|nios2_gen2_0|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[19]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(19));

-- Location: LCCOMB_X52_Y27_N4
\u0|mm_interconnect_0|cmd_mux_002|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(19),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: LCCOMB_X42_Y32_N22
\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(11) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(11) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (!\u0|nios2_gen2_0|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\);

-- Location: M9K_X53_Y31_N0
\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_nios2_gen2_0:nios2_gen2_0|celik_lab2_sys_nios2_gen2_0_cpu:cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b_module:celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X47_Y30_N6
\u0|nios2_gen2_0|cpu|R_src2_lo[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(19))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2_combout\);

-- Location: FF_X47_Y30_N7
\u0|nios2_gen2_0|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(13));

-- Location: LCCOMB_X42_Y34_N0
\u0|nios2_gen2_0|cpu|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~4_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(13),
	combout => \u0|nios2_gen2_0|cpu|Add1~4_combout\);

-- Location: LCCOMB_X45_Y32_N26
\u0|nios2_gen2_0|cpu|E_src1[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\);

-- Location: FF_X45_Y32_N27
\u0|nios2_gen2_0|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(12));

-- Location: LCCOMB_X42_Y31_N14
\u0|nios2_gen2_0|cpu|Add1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~7_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(10),
	combout => \u0|nios2_gen2_0|cpu|Add1~7_combout\);

-- Location: LCCOMB_X42_Y31_N18
\u0|nios2_gen2_0|cpu|Add1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~9_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(8),
	combout => \u0|nios2_gen2_0|cpu|Add1~9_combout\);

-- Location: LCCOMB_X47_Y30_N8
\u0|nios2_gen2_0|cpu|R_src2_lo[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(13))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8_combout\);

-- Location: FF_X47_Y30_N9
\u0|nios2_gen2_0|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(7));

-- Location: LCCOMB_X43_Y35_N8
\u0|nios2_gen2_0|cpu|Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~10_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(7) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(7),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~10_combout\);

-- Location: LCCOMB_X47_Y30_N2
\u0|nios2_gen2_0|cpu|R_src2_lo[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(12)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9_combout\);

-- Location: FF_X47_Y30_N3
\u0|nios2_gen2_0|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(6));

-- Location: LCCOMB_X43_Y35_N2
\u0|nios2_gen2_0|cpu|Add1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~11_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(6),
	combout => \u0|nios2_gen2_0|cpu|Add1~11_combout\);

-- Location: LCCOMB_X47_Y30_N4
\u0|nios2_gen2_0|cpu|R_src2_lo[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(11))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10_combout\);

-- Location: FF_X47_Y30_N5
\u0|nios2_gen2_0|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(5));

-- Location: LCCOMB_X40_Y34_N16
\u0|nios2_gen2_0|cpu|Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~12_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(5),
	combout => \u0|nios2_gen2_0|cpu|Add1~12_combout\);

-- Location: LCCOMB_X56_Y29_N16
\u0|mm_interconnect_0|cmd_mux_002|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(9) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: LCCOMB_X42_Y32_N24
\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(12) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(12) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(12) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X54_Y30_N26
\u0|nios2_gen2_0|cpu|E_st_data[20]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[20]~9_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[20]~9_combout\);

-- Location: FF_X54_Y30_N27
\u0|nios2_gen2_0|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[20]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(20));

-- Location: LCCOMB_X54_Y30_N4
\u0|mm_interconnect_0|cmd_mux_002|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: M9K_X73_Y26_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000139C08018854AFA445899E212246E52E1133A4310A95F4885899E2122452290F2BB7C8B133E21224211D05899884890C42E45899C4244C3A480A03001A03001A0300D01801919F54200820000150180680C0060400C30024000804010D0180610034C28010C0102288A4081125442940A0404A06260CA561140148A80040858002014050200000C0018000801421200A82A2000100444210000804C",
	mem_init1 => X"0C02001000008880122001100032809190320000008000040110022000A431200030005118480018481020402020800309004402208580020020000000822B8280A250018010841280C5104651400080031682480480804482000010000080000F0400000001C452540001840A440514354A82804008010C0000000546BD40090002003C0082A003C8880800000000004E11105E44249000000001A2E6791202000040000001222000D0020282000010069210000101A818006C6020000801004E6111805143010000000720ED6A53099E10AD5550C87C86E5442F5555DC44A12E4556E51141A1089DB297CE9044C2630869774FA5EAF4CDEDDEFF105955304C",
	mem_init0 => X"4996C212242D34D3882D13226499FF8437EB544499C7FC444AC88E01677911C059DE43F3C4542DF5842DF58426AAFD12E212247C8A86225799162662122468ED55EA2A9D9CDA7C85C853F109F9C544359B0CD54D7229CE34EEED76D296DDAFE21ACDB914E73035AA9B34EEF576D2DDAFC461454ACA9A92FE4552AD91252444C791248ABD5E8A0B5A49558A22A6AC6266F212A12C2C89E21B6F10C5B10D96F10D96F10B620908C43A21C4423AE34554BF6A9A929749A9752A5AA9708F604EAA10BD503548B969F2379C02CEC701676A224CE3F3105004202802908280148201400B31988610800108663230078F8080AB8F109F6B20821DE08000017208000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y30_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a49\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000F0000F000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026600000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y27_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a52\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a52\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: LCCOMB_X50_Y28_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X54_Y29_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: LCCOMB_X54_Y32_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X54_Y32_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37));

-- Location: LCCOMB_X54_Y32_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X54_Y32_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LCCOMB_X54_Y33_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X54_Y33_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7));

-- Location: LCCOMB_X52_Y31_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X52_Y31_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X51_Y29_N14
\u0|mm_interconnect_0|cmd_mux_001|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: FF_X51_Y29_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X52_Y29_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(6),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\);

-- Location: LCCOMB_X56_Y29_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: FF_X56_Y29_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X56_Y29_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(7),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout\);

-- Location: LCCOMB_X52_Y27_N20
\u0|mm_interconnect_0|cmd_mux_001|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(16) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(16),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: FF_X52_Y27_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X52_Y28_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(16),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\);

-- Location: LCCOMB_X52_Y27_N22
\u0|mm_interconnect_0|cmd_mux_001|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(19),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: FF_X52_Y27_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X54_Y30_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCCOMB_X50_Y32_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X51_Y29_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X51_Y29_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X51_Y29_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X51_Y29_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: FF_X54_Y30_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X55_Y32_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X55_Y32_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X55_Y32_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\);

-- Location: LCCOMB_X56_Y32_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(24)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\);

-- Location: FF_X56_Y32_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(23));

-- Location: LCCOMB_X56_Y32_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X56_Y32_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LCCOMB_X54_Y30_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X54_Y30_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X54_Y30_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(20) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(20),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: FF_X54_Y30_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X54_Y30_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(20),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout\);

-- Location: LCCOMB_X47_Y30_N18
\u0|nios2_gen2_0|cpu|E_st_data[21]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[21]~8_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[21]~8_combout\);

-- Location: FF_X47_Y30_N19
\u0|nios2_gen2_0|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[21]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(21));

-- Location: LCCOMB_X47_Y26_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(21),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: FF_X47_Y26_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X50_Y28_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(21),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout\);

-- Location: LCCOMB_X47_Y30_N26
\u0|nios2_gen2_0|cpu|E_st_data[22]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\);

-- Location: FF_X47_Y30_N27
\u0|nios2_gen2_0|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(22));

-- Location: LCCOMB_X47_Y26_N2
\u0|mm_interconnect_0|cmd_mux_001|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: FF_X47_Y26_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X55_Y29_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(22),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\);

-- Location: LCCOMB_X47_Y26_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: FF_X47_Y26_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X47_Y26_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(23),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\);

-- Location: LCCOMB_X47_Y26_N20
\u0|mm_interconnect_0|cmd_mux_001|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: FF_X47_Y26_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X47_Y26_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(2),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X53_Y29_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_nios2_gen2_0:nios2_gen2_0|celik_lab2_sys_nios2_gen2_0_cpu:cpu|celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci:the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem:the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X52_Y29_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X52_Y29_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(19),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout\);

-- Location: LCCOMB_X51_Y28_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X54_Y30_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\);

-- Location: LCCOMB_X52_Y31_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X52_Y31_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X55_Y31_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\);

-- Location: LCCOMB_X55_Y31_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(21)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X55_Y31_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(20));

-- Location: FF_X55_Y31_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LCCOMB_X55_Y32_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X55_Y32_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X55_Y31_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\);

-- Location: LCCOMB_X55_Y31_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(22)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\);

-- Location: FF_X55_Y31_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(21));

-- Location: LCCOMB_X55_Y31_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X55_Y31_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21));

-- Location: FF_X54_Y30_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X57_Y29_N4
\u0|mm_interconnect_0|cmd_mux_001|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: FF_X57_Y29_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X56_Y29_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(18),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout\);

-- Location: LCCOMB_X54_Y29_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X54_Y29_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X49_Y27_N20
\u0|mm_interconnect_0|cmd_mux_001|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: FF_X49_Y27_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X49_Y27_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(17),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout\);

-- Location: LCCOMB_X54_Y32_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X54_Y32_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LCCOMB_X54_Y29_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X54_Y29_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X55_Y33_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\);

-- Location: LCCOMB_X55_Y33_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(9))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\);

-- Location: LCCOMB_X52_Y32_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\);

-- Location: FF_X55_Y33_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(8));

-- Location: LCCOMB_X54_Y33_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X54_Y33_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8));

-- Location: FF_X54_Y29_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X54_Y29_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: FF_X54_Y29_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X54_Y29_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(5),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13_combout\);

-- Location: LCCOMB_X52_Y31_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\);

-- Location: FF_X52_Y31_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X50_Y30_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: FF_X50_Y30_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X50_Y30_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14_combout\);

-- Location: LCCOMB_X54_Y30_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X54_Y30_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(20));

-- Location: FF_X46_Y27_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X46_Y27_N28
\u0|mm_interconnect_0|rsp_mux_001|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X46_Y27_N20
\u0|nios2_gen2_0|cpu|F_iw[20]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[20]~45_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[20]~45_combout\);

-- Location: FF_X46_Y27_N21
\u0|nios2_gen2_0|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[20]~45_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(20));

-- Location: LCCOMB_X47_Y30_N12
\u0|nios2_gen2_0|cpu|R_src2_lo[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(20)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(20),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1_combout\);

-- Location: FF_X47_Y30_N13
\u0|nios2_gen2_0|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(14));

-- Location: LCCOMB_X40_Y34_N22
\u0|nios2_gen2_0|cpu|Add1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~3_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(14),
	combout => \u0|nios2_gen2_0|cpu|Add1~3_combout\);

-- Location: LCCOMB_X43_Y34_N10
\u0|nios2_gen2_0|cpu|Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~46_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~4_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(13) $ (!\u0|nios2_gen2_0|cpu|Add1~45\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~47\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~4_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(13)) # (!\u0|nios2_gen2_0|cpu|Add1~45\))) # (!\u0|nios2_gen2_0|cpu|Add1~4_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(13) & 
-- !\u0|nios2_gen2_0|cpu|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~45\,
	combout => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~47\);

-- Location: LCCOMB_X43_Y34_N12
\u0|nios2_gen2_0|cpu|Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~48_combout\ = (\u0|nios2_gen2_0|cpu|Add1~3_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(14) & (\u0|nios2_gen2_0|cpu|Add1~47\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(14) & (!\u0|nios2_gen2_0|cpu|Add1~47\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~3_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(14) & (!\u0|nios2_gen2_0|cpu|Add1~47\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(14) & ((\u0|nios2_gen2_0|cpu|Add1~47\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~49\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~3_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(14) & !\u0|nios2_gen2_0|cpu|Add1~47\)) # (!\u0|nios2_gen2_0|cpu|Add1~3_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~47\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(14),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~47\,
	combout => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~49\);

-- Location: LCCOMB_X41_Y32_N12
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~7_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~48_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~7_combout\);

-- Location: FF_X41_Y32_N13
\u0|nios2_gen2_0|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(12));

-- Location: LCCOMB_X40_Y32_N24
\u0|mm_interconnect_0|cmd_mux_002|src_data[50]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(50) = (\u0|nios2_gen2_0|cpu|W_alu_result\(14) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(12))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(14) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|F_pc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(50));

-- Location: LCCOMB_X47_Y26_N30
\u0|mm_interconnect_0|cmd_mux_002|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: M9K_X53_Y22_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000049010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000118C6408812411B54D804C481C40246F1133B91024823488F804C481C41209472FF4E20009C481C500442780D92071440322000DF5038C7B88284A40084B40084A40425200110C610832806F984252021290034E92921A38803C4E834C252020002424800A118020801D8980613C59DE8D400874240CC70D6D982498603DE58184F4C8532284805C410981A09019214D83105667196440718330704",
	mem_init1 => X"180344D000CC980F362348D94CC284BBA544009C52096115AC00D460CC9215A11B30660C8B688D907D03160620140CC2041B60CC7FE582AB29A00108E58B2B40808C502101951F9485A4900A0340D0D8971ACF458886B301A4066E5928E5CA27C316588A619940120294B4CCBACE9DD07C6E0A6841820328B103C14F408503291664101C809884B8FDB28F21111802D41B2125430AA81D49202DA1020C7930420C6CC831FE07200000D08060102C607F6480C16607F68938406C0120000360048060318844030017FFF8972980844402069400B5A4D27F276875042D219C4028323A65C246349AE81C00018894C188C3B20967C1C9CCA02A1405EE14C00C0D10",
	mem_init0 => X"422DFA81C50545076A6F4620C4338CD91182142459D0F08208F000D1277E001A49DF9037080509E70909E70900000F1FE281C43B00A2064F8080037A81C42CCD55F10D1610B0F321603FCE4181054512D21440051000CE32ACA4BFCA0E20199A8960080067013E83283AACA4BFC24AD3342360465642816C4052D5E0811002C1E0008AA95EC8AA4808570F6A603EC000FC8200C40C00C28B86140FBE41A86145A86143420140491E48DC80228B15540504208A8ABBAAC51802A0FB9A60E40A24085035081828EC0105A0CE0069274A122CE0ED10D1102129808082A3348215415830189024000318EE26A5B7F41804132BD41C07004108E12CCCCBBF9998CC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y30_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(10) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: M9K_X53_Y28_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090F55550F3355F555",
	mem_init0 => X"555555555555555555555555555555555554444444444444444444444444444444444444444444444444444444444444444333333333333333333333333333333333333333333333333333333333333333322222222222222222222222222222222222222222222222222222222222222221111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E2300000000000000000000000000000300000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N30
\u0|nios2_gen2_0|cpu|F_iw[9]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[9]~53_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a41\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a41\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[9]~53_combout\);

-- Location: LCCOMB_X54_Y29_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X54_Y29_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(9));

-- Location: FF_X46_Y29_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X46_Y29_N14
\u0|nios2_gen2_0|cpu|F_iw[9]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[9]~54_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[9]~53_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[9]~53_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	combout => \u0|nios2_gen2_0|cpu|F_iw[9]~54_combout\);

-- Location: FF_X46_Y29_N15
\u0|nios2_gen2_0|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[9]~54_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(9));

-- Location: LCCOMB_X44_Y32_N16
\u0|nios2_gen2_0|cpu|R_src2_lo[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(9)))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14_combout\);

-- Location: FF_X44_Y32_N17
\u0|nios2_gen2_0|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(3));

-- Location: LCCOMB_X44_Y35_N0
\u0|nios2_gen2_0|cpu|Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~14_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(3) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~14_combout\);

-- Location: LCCOMB_X44_Y32_N20
\u0|nios2_gen2_0|cpu|E_src1[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\);

-- Location: FF_X44_Y32_N21
\u0|nios2_gen2_0|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(2));

-- Location: LCCOMB_X44_Y35_N28
\u0|nios2_gen2_0|cpu|Add1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~17_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(0) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~17_combout\);

-- Location: LCCOMB_X43_Y35_N14
\u0|nios2_gen2_0|cpu|Add1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~19_cout\ = CARRY(\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => VCC,
	cout => \u0|nios2_gen2_0|cpu|Add1~19_cout\);

-- Location: LCCOMB_X43_Y35_N16
\u0|nios2_gen2_0|cpu|Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~20_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(0) & ((\u0|nios2_gen2_0|cpu|Add1~17_combout\ & (\u0|nios2_gen2_0|cpu|Add1~19_cout\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~17_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~19_cout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(0) & ((\u0|nios2_gen2_0|cpu|Add1~17_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~19_cout\)) # (!\u0|nios2_gen2_0|cpu|Add1~17_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~19_cout\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~21\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(0) & (!\u0|nios2_gen2_0|cpu|Add1~17_combout\ & !\u0|nios2_gen2_0|cpu|Add1~19_cout\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(0) & ((!\u0|nios2_gen2_0|cpu|Add1~19_cout\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datab => \u0|nios2_gen2_0|cpu|Add1~17_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~19_cout\,
	combout => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~21\);

-- Location: LCCOMB_X43_Y35_N18
\u0|nios2_gen2_0|cpu|Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~22_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~16_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(1) $ (!\u0|nios2_gen2_0|cpu|Add1~21\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~23\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~16_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(1)) # (!\u0|nios2_gen2_0|cpu|Add1~21\))) # (!\u0|nios2_gen2_0|cpu|Add1~16_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(1) & 
-- !\u0|nios2_gen2_0|cpu|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~21\,
	combout => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~23\);

-- Location: LCCOMB_X43_Y35_N20
\u0|nios2_gen2_0|cpu|Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~24_combout\ = (\u0|nios2_gen2_0|cpu|Add1~15_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(2) & (\u0|nios2_gen2_0|cpu|Add1~23\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(2) & (!\u0|nios2_gen2_0|cpu|Add1~23\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~15_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(2) & (!\u0|nios2_gen2_0|cpu|Add1~23\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(2) & ((\u0|nios2_gen2_0|cpu|Add1~23\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~25\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~15_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(2) & !\u0|nios2_gen2_0|cpu|Add1~23\)) # (!\u0|nios2_gen2_0|cpu|Add1~15_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~23\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~23\,
	combout => \u0|nios2_gen2_0|cpu|Add1~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~25\);

-- Location: LCCOMB_X43_Y35_N22
\u0|nios2_gen2_0|cpu|Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~26_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(3) $ (\u0|nios2_gen2_0|cpu|Add1~14_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~25\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~27\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(3) & ((\u0|nios2_gen2_0|cpu|Add1~14_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~25\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(3) & (\u0|nios2_gen2_0|cpu|Add1~14_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(3),
	datab => \u0|nios2_gen2_0|cpu|Add1~14_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~25\,
	combout => \u0|nios2_gen2_0|cpu|Add1~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~27\);

-- Location: LCCOMB_X43_Y35_N24
\u0|nios2_gen2_0|cpu|Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~28_combout\ = (\u0|nios2_gen2_0|cpu|Add1~13_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(4) & (\u0|nios2_gen2_0|cpu|Add1~27\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(4) & (!\u0|nios2_gen2_0|cpu|Add1~27\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~13_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(4) & (!\u0|nios2_gen2_0|cpu|Add1~27\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(4) & ((\u0|nios2_gen2_0|cpu|Add1~27\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~29\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~13_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(4) & !\u0|nios2_gen2_0|cpu|Add1~27\)) # (!\u0|nios2_gen2_0|cpu|Add1~13_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~27\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~27\,
	combout => \u0|nios2_gen2_0|cpu|Add1~28_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~29\);

-- Location: LCCOMB_X43_Y35_N26
\u0|nios2_gen2_0|cpu|Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~30_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(5) $ (\u0|nios2_gen2_0|cpu|Add1~12_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~29\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~31\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(5) & ((\u0|nios2_gen2_0|cpu|Add1~12_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~29\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(5) & (\u0|nios2_gen2_0|cpu|Add1~12_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(5),
	datab => \u0|nios2_gen2_0|cpu|Add1~12_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~29\,
	combout => \u0|nios2_gen2_0|cpu|Add1~30_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~31\);

-- Location: LCCOMB_X43_Y35_N28
\u0|nios2_gen2_0|cpu|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~32_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(6) & ((\u0|nios2_gen2_0|cpu|Add1~11_combout\ & (\u0|nios2_gen2_0|cpu|Add1~31\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~11_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~31\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(6) & ((\u0|nios2_gen2_0|cpu|Add1~11_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~31\)) # (!\u0|nios2_gen2_0|cpu|Add1~11_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~31\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~33\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(6) & (!\u0|nios2_gen2_0|cpu|Add1~11_combout\ & !\u0|nios2_gen2_0|cpu|Add1~31\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(6) & ((!\u0|nios2_gen2_0|cpu|Add1~31\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(6),
	datab => \u0|nios2_gen2_0|cpu|Add1~11_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~31\,
	combout => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~33\);

-- Location: LCCOMB_X43_Y35_N30
\u0|nios2_gen2_0|cpu|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~34_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(7) $ (\u0|nios2_gen2_0|cpu|Add1~10_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~33\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~35\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(7) & ((\u0|nios2_gen2_0|cpu|Add1~10_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~33\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(7) & (\u0|nios2_gen2_0|cpu|Add1~10_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(7),
	datab => \u0|nios2_gen2_0|cpu|Add1~10_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~33\,
	combout => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~35\);

-- Location: LCCOMB_X43_Y34_N0
\u0|nios2_gen2_0|cpu|Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~36_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(8) & ((\u0|nios2_gen2_0|cpu|Add1~9_combout\ & (\u0|nios2_gen2_0|cpu|Add1~35\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~9_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~35\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(8) & ((\u0|nios2_gen2_0|cpu|Add1~9_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~35\)) # (!\u0|nios2_gen2_0|cpu|Add1~9_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~35\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~37\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(8) & (!\u0|nios2_gen2_0|cpu|Add1~9_combout\ & !\u0|nios2_gen2_0|cpu|Add1~35\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(8) & ((!\u0|nios2_gen2_0|cpu|Add1~35\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(8),
	datab => \u0|nios2_gen2_0|cpu|Add1~9_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~35\,
	combout => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~37\);

-- Location: LCCOMB_X43_Y34_N2
\u0|nios2_gen2_0|cpu|Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~38_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~8_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(9) $ (!\u0|nios2_gen2_0|cpu|Add1~37\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~39\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~8_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(9)) # (!\u0|nios2_gen2_0|cpu|Add1~37\))) # (!\u0|nios2_gen2_0|cpu|Add1~8_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(9) & 
-- !\u0|nios2_gen2_0|cpu|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~37\,
	combout => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~39\);

-- Location: LCCOMB_X43_Y34_N4
\u0|nios2_gen2_0|cpu|Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~40_combout\ = (\u0|nios2_gen2_0|cpu|Add1~7_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(10) & (\u0|nios2_gen2_0|cpu|Add1~39\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(10) & (!\u0|nios2_gen2_0|cpu|Add1~39\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~7_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(10) & (!\u0|nios2_gen2_0|cpu|Add1~39\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(10) & ((\u0|nios2_gen2_0|cpu|Add1~39\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~41\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~7_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(10) & !\u0|nios2_gen2_0|cpu|Add1~39\)) # (!\u0|nios2_gen2_0|cpu|Add1~7_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~39\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~39\,
	combout => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~41\);

-- Location: LCCOMB_X43_Y34_N6
\u0|nios2_gen2_0|cpu|Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~42_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~6_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(11) $ (!\u0|nios2_gen2_0|cpu|Add1~41\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~43\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~6_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(11)) # (!\u0|nios2_gen2_0|cpu|Add1~41\))) # (!\u0|nios2_gen2_0|cpu|Add1~6_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(11) & 
-- !\u0|nios2_gen2_0|cpu|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~41\,
	combout => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~43\);

-- Location: LCCOMB_X43_Y34_N8
\u0|nios2_gen2_0|cpu|Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~44_combout\ = (\u0|nios2_gen2_0|cpu|Add1~5_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(12) & (\u0|nios2_gen2_0|cpu|Add1~43\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(12) & (!\u0|nios2_gen2_0|cpu|Add1~43\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~5_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(12) & (!\u0|nios2_gen2_0|cpu|Add1~43\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(12) & ((\u0|nios2_gen2_0|cpu|Add1~43\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~45\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~5_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(12) & !\u0|nios2_gen2_0|cpu|Add1~43\)) # (!\u0|nios2_gen2_0|cpu|Add1~5_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~43\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(12),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~43\,
	combout => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~45\);

-- Location: LCCOMB_X41_Y32_N6
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~8_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~46_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~8_combout\);

-- Location: FF_X41_Y32_N7
\u0|nios2_gen2_0|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(11));

-- Location: LCCOMB_X40_Y32_N14
\u0|mm_interconnect_0|cmd_mux_002|src_data[49]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) = (\u0|nios2_gen2_0|cpu|F_pc\(11) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(13) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(11) & (((\u0|nios2_gen2_0|cpu|W_alu_result\(13) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(49));

-- Location: M9K_X33_Y30_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021068A080148FE445889E202242E52E1133A4100291FC885889E2022412090723B7C8B113E20224003705889880890406E45889C4044EBA4C8A02321A02321A0220D01181315D02100C180001501106808C8404008201E2000804000D0110712674028044CF112489A60C10B5442960B0444B06770CA571920148A40040859E03012048200024C00170408019E7202A12E20000804440080008047",
	mem_init1 => X"CC8E2013A001898012F400100032809150220000086000024308023000AD312A00380053184B001A489122502260A0068900C402209590481020000102826B0280A1C4016008641080A4900051200020031682400480400882000006000000500000014008010246404001840A44051EB54AF2804004010F4800000566BD44190002203C0082A003CA847800000000004E130856442390000010018EA5F70E04000040080001222201D0001E2E000010068030000101E818ACEC88A0001001004E6111803106F00000008720ED6A4B059E102D4F50C87C86D5440F53D4DC40A02E4552F51141A1081DB297CE9042C1630829174FA5AAB44DAD5AFF105955102C",
	mem_init0 => X"4594C2022405165388250B216459BF8417B9D44499C7FC404AC80E01677901C059DE40F3C41409F50409F50406AAFD02E202243C8282024599162262022428ED55EA2A9D9CDA7C80C853F101D9C544149B0CD5457229CE34EEDD76D296DDAFE20A4DB914E73035AA8B34EEDD76D2DDAFC421454ACA9A92FE4152A590252444C790248ABD5E8A0B5A49558A23A6AC6266F202992B2C89E2076F1035B103D6F103D6F1000C4900440A2064403AE2C554BEEA9A929741A935265A99708A5C000110000011483969F2179C02CEC701676A224CE3F3185804322C06B8C2C055A32160A870382010000108652928078C80802F8F101F6B31821DE08000013028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y30_N4
\u0|mm_interconnect_0|rsp_mux|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a51\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a51\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X50_Y29_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X50_Y29_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(19));

-- Location: FF_X49_Y30_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X49_Y30_N26
\u0|mm_interconnect_0|rsp_mux_001|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X49_Y30_N0
\u0|nios2_gen2_0|cpu|F_iw[19]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[19]~46_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[19]~46_combout\);

-- Location: FF_X49_Y30_N1
\u0|nios2_gen2_0|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[19]~46_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(19));

-- Location: FF_X42_Y30_N3
\u0|nios2_gen2_0|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[29]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(29));

-- Location: LCCOMB_X42_Y33_N2
\u0|nios2_gen2_0|cpu|Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~58_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(29) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(29),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~58_combout\);

-- Location: LCCOMB_X42_Y30_N28
\u0|nios2_gen2_0|cpu|E_src2[28]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[28]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[28]~2_combout\);

-- Location: FF_X42_Y30_N29
\u0|nios2_gen2_0|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[28]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(28));

-- Location: LCCOMB_X43_Y33_N26
\u0|nios2_gen2_0|cpu|Add1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~59_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(28),
	combout => \u0|nios2_gen2_0|cpu|Add1~59_combout\);

-- Location: LCCOMB_X42_Y30_N22
\u0|nios2_gen2_0|cpu|E_src2[27]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[27]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|nios2_gen2_0|cpu|E_src2[27]~3_combout\);

-- Location: LCCOMB_X54_Y29_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X54_Y29_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(17));

-- Location: FF_X46_Y30_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X46_Y30_N2
\u0|nios2_gen2_0|cpu|F_iw[17]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~50_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|F_iw[17]~49_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|nios2_gen2_0|cpu|F_iw[17]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[17]~49_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~50_combout\);

-- Location: LCCOMB_X37_Y31_N4
\u0|nios2_gen2_0|cpu|D_op_wrctl\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal62~3_combout\ & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\);

-- Location: FF_X37_Y31_N5
\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X44_Y32_N12
\u0|nios2_gen2_0|cpu|E_wrctl_status~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(10) & (!\u0|nios2_gen2_0|cpu|D_iw\(8) & !\u0|nios2_gen2_0|cpu|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X44_Y33_N20
\u0|nios2_gen2_0|cpu|E_wrctl_estatus~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_wrctl_estatus~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(6) & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & \u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X44_Y33_N30
\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|E_wrctl_estatus~0_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(0))) # (!\u0|nios2_gen2_0|cpu|E_wrctl_estatus~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datab => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \u0|nios2_gen2_0|cpu|E_wrctl_estatus~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X44_Y33_N16
\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X44_Y33_N17
\u0|nios2_gen2_0|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X37_Y30_N14
\u0|nios2_gen2_0|cpu|D_op_eret\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_eret~combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal62~8_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_eret~combout\);

-- Location: LCCOMB_X44_Y33_N14
\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(7) & !\u0|nios2_gen2_0|cpu|D_iw\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\);

-- Location: LCCOMB_X44_Y33_N24
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(0)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)))) # (!\u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\ & (((\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1\(0),
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X44_Y33_N0
\u0|nios2_gen2_0|cpu|E_wrctl_bstatus~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|D_iw\(7) & \u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|E_wrctl_status~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X44_Y33_N2
\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & ((\u0|nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(0)))) # (!\u0|nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1\(0),
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X44_Y33_N26
\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\) # ((\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datad => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X44_Y33_N27
\u0|nios2_gen2_0|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X44_Y33_N10
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~8_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & ((\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\))) # (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|Equal62~8_combout\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X44_Y33_N4
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & (\u0|nios2_gen2_0|cpu|W_estatus_reg~q\)) # (!\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|D_op_eret~combout\,
	datad => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: FF_X44_Y33_N5
\u0|nios2_gen2_0|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X54_Y27_N0
\u0|timer_0|control_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_wr_strobe~combout\ = (\u0|timer_0|period_l_wr_strobe~4_combout\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|timer_0|control_wr_strobe~combout\);

-- Location: FF_X57_Y28_N31
\u0|timer_0|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(0));

-- Location: LCCOMB_X57_Y28_N12
\u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout\ = \u0|timer_0|Equal0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|Equal0~10_combout\,
	combout => \u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout\);

-- Location: FF_X57_Y28_N13
\u0|timer_0|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X54_Y27_N22
\u0|timer_0|status_wr_strobe~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|status_wr_strobe~2_combout\ = (\u0|timer_0|period_l_wr_strobe~4_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|timer_0|status_wr_strobe~2_combout\);

-- Location: LCCOMB_X57_Y28_N4
\u0|timer_0|timeout_occurred~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|timeout_occurred~0_combout\ = (!\u0|timer_0|status_wr_strobe~2_combout\ & ((\u0|timer_0|timeout_occurred~q\) # ((!\u0|timer_0|delayed_unxcounter_is_zeroxx0~q\ & \u0|timer_0|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\,
	datab => \u0|timer_0|status_wr_strobe~2_combout\,
	datac => \u0|timer_0|timeout_occurred~q\,
	datad => \u0|timer_0|Equal0~10_combout\,
	combout => \u0|timer_0|timeout_occurred~0_combout\);

-- Location: FF_X57_Y28_N5
\u0|timer_0|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|timeout_occurred~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|timeout_occurred~q\);

-- Location: LCCOMB_X50_Y29_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\ = !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\);

-- Location: FF_X50_Y29_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X55_Y29_N8
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|W_ienable_reg\(1) & (\u0|timer_0|control_register\(0) & (\u0|timer_0|timeout_occurred~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ienable_reg\(1),
	datab => \u0|timer_0|control_register\(0),
	datac => \u0|timer_0|timeout_occurred~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~0_combout\);

-- Location: FF_X55_Y29_N9
\u0|nios2_gen2_0|cpu|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(1));

-- Location: LCCOMB_X50_Y34_N22
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\u0|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = 
-- CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (\u0|jtag_uart_0|fifo_wr~q\)) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X50_Y34_N24
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\u0|jtag_uart_0|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u0|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X50_Y34_N25
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X50_Y34_N26
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\u0|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = 
-- CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (\u0|jtag_uart_0|fifo_wr~q\)) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u0|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X50_Y34_N27
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X50_Y34_N28
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\u0|jtag_uart_0|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u0|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X50_Y34_N29
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X50_Y34_N30
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X50_Y34_N31
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X47_Y34_N24
\u0|jtag_uart_0|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~0_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X47_Y34_N20
\u0|jtag_uart_0|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~1_combout\ = (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & !\u0|jtag_uart_0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \u0|jtag_uart_0|LessThan0~0_combout\,
	combout => \u0|jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X47_Y34_N21
\u0|jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|LessThan0~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AE~q\);

-- Location: LCCOMB_X51_Y33_N10
\u0|jtag_uart_0|ien_AE~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AE~2_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\u0|nios2_gen2_0|cpu|d_write~q\ & (\u0|jtag_uart_0|av_waitrequest~1_combout\ & \u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|jtag_uart_0|ien_AE~2_combout\);

-- Location: FF_X51_Y33_N13
\u0|jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X51_Y33_N14
\u0|jtag_uart_0|av_readdata[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata\(9) = (\u0|jtag_uart_0|fifo_AE~q\ & \u0|jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|fifo_AE~q\,
	datad => \u0|jtag_uart_0|ien_AE~q\,
	combout => \u0|jtag_uart_0|av_readdata\(9));

-- Location: LCCOMB_X47_Y33_N16
\u0|nios2_gen2_0|cpu|W_ienable_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ienable_reg[0]~feeder_combout\ = \u0|nios2_gen2_0|cpu|E_src1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src1\(0),
	combout => \u0|nios2_gen2_0|cpu|W_ienable_reg[0]~feeder_combout\);

-- Location: LCCOMB_X44_Y32_N24
\u0|nios2_gen2_0|cpu|Equal135~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal135~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(10) & !\u0|nios2_gen2_0|cpu|D_iw\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|Equal135~0_combout\);

-- Location: LCCOMB_X44_Y32_N18
\u0|nios2_gen2_0|cpu|Equal135~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal135~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|D_iw\(7) & (!\u0|nios2_gen2_0|cpu|D_iw\(8) & \u0|nios2_gen2_0|cpu|Equal135~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal135~1_combout\);

-- Location: LCCOMB_X47_Y33_N2
\u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & (\u0|nios2_gen2_0|cpu|Equal135~1_combout\ & \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|Equal135~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X47_Y33_N17
\u0|nios2_gen2_0|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ienable_reg[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0));

-- Location: FF_X51_Y33_N17
\u0|jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X51_Y34_N2
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X52_Y38_N24
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\);

-- Location: LCCOMB_X50_Y38_N6
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\);

-- Location: LCCOMB_X50_Y38_N0
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\);

-- Location: FF_X52_Y38_N25
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X51_Y34_N30
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X51_Y34_N31
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: LCCOMB_X49_Y38_N24
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X49_Y38_N25
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X49_Y38_N20
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: LCCOMB_X50_Y38_N22
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\);

-- Location: FF_X49_Y38_N21
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X51_Y34_N18
\u0|jtag_uart_0|t_dav~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|t_dav~feeder_combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|jtag_uart_0|t_dav~feeder_combout\);

-- Location: FF_X51_Y34_N19
\u0|jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|t_dav~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X50_Y38_N10
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|t_dav~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X50_Y38_N11
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X49_Y38_N4
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\);

-- Location: FF_X49_Y38_N5
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X51_Y34_N28
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \u0|jtag_uart_0|t_dav~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X51_Y34_N4
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X51_Y34_N5
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: FF_X51_Y34_N1
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X51_Y34_N14
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X51_Y34_N15
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X54_Y38_N16
\u0|jtag_uart_0|wr_rfifo\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|wr_rfifo~combout\ = (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u0|jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X45_Y34_N16
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X45_Y34_N18
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X45_Y34_N20
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X45_Y34_N21
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X45_Y34_N22
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X45_Y34_N23
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X45_Y34_N24
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X45_Y34_N25
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X45_Y34_N26
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X45_Y34_N27
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X47_Y34_N26
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X47_Y32_N20
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\u0|jtag_uart_0|wr_rfifo~combout\) # 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X51_Y34_N26
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X51_Y33_N2
\u0|jtag_uart_0|fifo_rd~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~3_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|nios2_gen2_0|cpu|d_read~q\ & (\u0|jtag_uart_0|av_waitrequest~1_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|jtag_uart_0|fifo_rd~3_combout\);

-- Location: LCCOMB_X47_Y29_N14
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\u0|jtag_uart_0|fifo_rd~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X47_Y29_N15
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X50_Y38_N8
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\u0|jtag_uart_0|fifo_rd~3_combout\ $ (((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- ((\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|fifo_rd~3_combout\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X45_Y34_N17
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: FF_X45_Y34_N19
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X47_Y34_N28
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X47_Y32_N30
\u0|jtag_uart_0|fifo_rd~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~2_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\u0|jtag_uart_0|av_waitrequest~1_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCCOMB_X47_Y34_N0
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X47_Y34_N22
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|fifo_rd~2_combout\ & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \u0|jtag_uart_0|fifo_rd~2_combout\,
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X47_Y34_N23
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X45_Y34_N2
\u0|jtag_uart_0|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~0_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)))
-- \u0|jtag_uart_0|Add0~1\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|Add0~0_combout\,
	cout => \u0|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X45_Y34_N4
\u0|jtag_uart_0|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~2_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\u0|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\u0|jtag_uart_0|Add0~1\))
-- \u0|jtag_uart_0|Add0~3\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\u0|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~1\,
	combout => \u0|jtag_uart_0|Add0~2_combout\,
	cout => \u0|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X45_Y34_N6
\u0|jtag_uart_0|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~4_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\u0|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart_0|Add0~3\ $ (GND)))
-- \u0|jtag_uart_0|Add0~5\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\u0|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~3\,
	combout => \u0|jtag_uart_0|Add0~4_combout\,
	cout => \u0|jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X45_Y34_N8
\u0|jtag_uart_0|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~6_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\u0|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\u0|jtag_uart_0|Add0~5\))
-- \u0|jtag_uart_0|Add0~7\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\u0|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~5\,
	combout => \u0|jtag_uart_0|Add0~6_combout\,
	cout => \u0|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X45_Y34_N10
\u0|jtag_uart_0|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~8_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\u0|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\u0|jtag_uart_0|Add0~7\ $ (GND)))
-- \u0|jtag_uart_0|Add0~9\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\u0|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~7\,
	combout => \u0|jtag_uart_0|Add0~8_combout\,
	cout => \u0|jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X45_Y34_N12
\u0|jtag_uart_0|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~10_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u0|jtag_uart_0|Add0~9\)) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\u0|jtag_uart_0|Add0~9\ & VCC))
-- \u0|jtag_uart_0|Add0~11\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\u0|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~9\,
	combout => \u0|jtag_uart_0|Add0~10_combout\,
	cout => \u0|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X45_Y34_N14
\u0|jtag_uart_0|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~12_combout\ = \u0|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart_0|Add0~11\,
	combout => \u0|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X45_Y34_N30
\u0|jtag_uart_0|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~1_combout\ = (\u0|jtag_uart_0|Add0~6_combout\) # (\u0|jtag_uart_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Add0~6_combout\,
	datad => \u0|jtag_uart_0|Add0~8_combout\,
	combout => \u0|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X45_Y34_N28
\u0|jtag_uart_0|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~0_combout\ = (\u0|jtag_uart_0|Add0~4_combout\ & ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\u0|jtag_uart_0|Add0~2_combout\) # 
-- (\u0|jtag_uart_0|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Add0~4_combout\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u0|jtag_uart_0|Add0~2_combout\,
	datad => \u0|jtag_uart_0|Add0~0_combout\,
	combout => \u0|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X45_Y34_N0
\u0|jtag_uart_0|LessThan1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~2_combout\ = (!\u0|jtag_uart_0|Add0~10_combout\ & (!\u0|jtag_uart_0|Add0~12_combout\ & (!\u0|jtag_uart_0|LessThan1~1_combout\ & !\u0|jtag_uart_0|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Add0~10_combout\,
	datab => \u0|jtag_uart_0|Add0~12_combout\,
	datac => \u0|jtag_uart_0|LessThan1~1_combout\,
	datad => \u0|jtag_uart_0|LessThan1~0_combout\,
	combout => \u0|jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X45_Y34_N1
\u0|jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|LessThan1~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X50_Y38_N4
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: FF_X50_Y38_N19
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X51_Y34_N21
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X51_Y34_N22
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X51_Y34_N23
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X51_Y34_N0
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always2~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X51_Y34_N10
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datad => \u0|jtag_uart_0|t_dav~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X51_Y34_N16
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X51_Y34_N17
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: FF_X51_Y33_N3
\u0|jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|fifo_rd~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|read_0~q\);

-- Location: LCCOMB_X47_Y33_N10
\u0|jtag_uart_0|pause_irq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|pause_irq~0_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) # 
-- ((\u0|jtag_uart_0|pause_irq~q\ & !\u0|jtag_uart_0|read_0~q\)))) # (!\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & (((\u0|jtag_uart_0|pause_irq~q\ & !\u0|jtag_uart_0|read_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|pause_irq~q\,
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X47_Y33_N11
\u0|jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|pause_irq~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X47_Y33_N28
\u0|jtag_uart_0|av_readdata[8]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[8]~1_combout\ = (\u0|jtag_uart_0|ien_AF~q\ & ((\u0|jtag_uart_0|fifo_AF~q\) # (\u0|jtag_uart_0|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ien_AF~q\,
	datac => \u0|jtag_uart_0|fifo_AF~q\,
	datad => \u0|jtag_uart_0|pause_irq~q\,
	combout => \u0|jtag_uart_0|av_readdata[8]~1_combout\);

-- Location: LCCOMB_X47_Y33_N12
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|W_ienable_reg\(0) & (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- ((\u0|jtag_uart_0|av_readdata\(9)) # (\u0|jtag_uart_0|av_readdata[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_readdata\(9),
	datab => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \u0|jtag_uart_0|av_readdata[8]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~1_combout\);

-- Location: FF_X47_Y33_N13
\u0|nios2_gen2_0|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0));

-- Location: LCCOMB_X47_Y33_N6
\u0|nios2_gen2_0|cpu|D_iw[20]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\ = ((!\u0|nios2_gen2_0|cpu|W_ipending_reg\(1) & !\u0|nios2_gen2_0|cpu|W_ipending_reg\(0))) # (!\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|W_ipending_reg\(1),
	datad => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\);

-- Location: LCCOMB_X46_Y30_N4
\u0|nios2_gen2_0|cpu|F_iw[17]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~69_combout\ = (\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & (\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((\u0|nios2_gen2_0|cpu|F_iw[17]~50_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[17]~50_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[17]~50_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~69_combout\);

-- Location: FF_X46_Y30_N5
\u0|nios2_gen2_0|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[17]~69_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(17));

-- Location: FF_X42_Y30_N23
\u0|nios2_gen2_0|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[27]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(27));

-- Location: LCCOMB_X42_Y33_N12
\u0|nios2_gen2_0|cpu|Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~60_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(27),
	combout => \u0|nios2_gen2_0|cpu|Add1~60_combout\);

-- Location: LCCOMB_X45_Y35_N8
\u0|nios2_gen2_0|cpu|R_src1[27]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[27]~38_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datac => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[27]~38_combout\);

-- Location: FF_X45_Y35_N9
\u0|nios2_gen2_0|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[27]~38_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(27));

-- Location: LCCOMB_X45_Y35_N2
\u0|nios2_gen2_0|cpu|R_src1[26]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[26]~39_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_gen2_0|cpu|R_src1[26]~39_combout\);

-- Location: FF_X45_Y35_N3
\u0|nios2_gen2_0|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[26]~39_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(26));

-- Location: LCCOMB_X42_Y30_N0
\u0|nios2_gen2_0|cpu|E_src2[26]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[26]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_gen2_0|cpu|E_src2[26]~4_combout\);

-- Location: FF_X42_Y30_N1
\u0|nios2_gen2_0|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[26]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(26));

-- Location: LCCOMB_X43_Y33_N28
\u0|nios2_gen2_0|cpu|Add1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~61_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(26),
	combout => \u0|nios2_gen2_0|cpu|Add1~61_combout\);

-- Location: LCCOMB_X43_Y33_N30
\u0|nios2_gen2_0|cpu|Add1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~62_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(25),
	combout => \u0|nios2_gen2_0|cpu|Add1~62_combout\);

-- Location: LCCOMB_X41_Y31_N24
\u0|nios2_gen2_0|cpu|E_src2[24]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[24]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[24]~6_combout\);

-- Location: FF_X41_Y31_N25
\u0|nios2_gen2_0|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[24]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(24));

-- Location: LCCOMB_X40_Y34_N20
\u0|nios2_gen2_0|cpu|Add1~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~63_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(24),
	combout => \u0|nios2_gen2_0|cpu|Add1~63_combout\);

-- Location: LCCOMB_X42_Y30_N4
\u0|nios2_gen2_0|cpu|E_src2[23]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[23]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \u0|nios2_gen2_0|cpu|E_src2[23]~7_combout\);

-- Location: FF_X42_Y30_N5
\u0|nios2_gen2_0|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[23]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(23));

-- Location: LCCOMB_X42_Y33_N22
\u0|nios2_gen2_0|cpu|Add1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~64_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(23),
	combout => \u0|nios2_gen2_0|cpu|Add1~64_combout\);

-- Location: LCCOMB_X45_Y35_N18
\u0|nios2_gen2_0|cpu|R_src1[22]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[22]~43_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|nios2_gen2_0|cpu|R_src1[22]~43_combout\);

-- Location: FF_X45_Y35_N19
\u0|nios2_gen2_0|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[22]~43_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(22));

-- Location: LCCOMB_X42_Y30_N14
\u0|nios2_gen2_0|cpu|E_src2[22]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[22]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|nios2_gen2_0|cpu|E_src2[22]~8_combout\);

-- Location: FF_X42_Y30_N15
\u0|nios2_gen2_0|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[22]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(22));

-- Location: LCCOMB_X42_Y34_N22
\u0|nios2_gen2_0|cpu|Add1~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~65_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(22),
	combout => \u0|nios2_gen2_0|cpu|Add1~65_combout\);

-- Location: LCCOMB_X40_Y34_N14
\u0|nios2_gen2_0|cpu|Add1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~66_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(21),
	combout => \u0|nios2_gen2_0|cpu|Add1~66_combout\);

-- Location: LCCOMB_X45_Y35_N20
\u0|nios2_gen2_0|cpu|R_src1[21]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[21]~44_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datac => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[21]~44_combout\);

-- Location: FF_X45_Y35_N21
\u0|nios2_gen2_0|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[21]~44_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(21));

-- Location: LCCOMB_X45_Y35_N22
\u0|nios2_gen2_0|cpu|R_src1[20]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[20]~45_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datac => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[20]~45_combout\);

-- Location: FF_X45_Y35_N23
\u0|nios2_gen2_0|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[20]~45_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(20));

-- Location: LCCOMB_X40_Y34_N0
\u0|nios2_gen2_0|cpu|Add1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~68_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(19),
	combout => \u0|nios2_gen2_0|cpu|Add1~68_combout\);

-- Location: LCCOMB_X45_Y35_N16
\u0|nios2_gen2_0|cpu|R_src1[19]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[19]~46_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datac => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[19]~46_combout\);

-- Location: FF_X45_Y35_N17
\u0|nios2_gen2_0|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[19]~46_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(19));

-- Location: LCCOMB_X42_Y30_N24
\u0|nios2_gen2_0|cpu|E_src2[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\);

-- Location: FF_X42_Y30_N25
\u0|nios2_gen2_0|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(17));

-- Location: LCCOMB_X40_Y34_N24
\u0|nios2_gen2_0|cpu|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~0_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(17),
	combout => \u0|nios2_gen2_0|cpu|Add1~0_combout\);

-- Location: LCCOMB_X45_Y32_N8
\u0|nios2_gen2_0|cpu|E_src1[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\);

-- Location: LCCOMB_X37_Y30_N16
\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~13_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X37_Y30_N28
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ = ((\u0|nios2_gen2_0|cpu|D_iw\(15)) # (!\u0|nios2_gen2_0|cpu|Equal62~8_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X37_Y30_N20
\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X37_Y30_N21
\u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: FF_X39_Y31_N21
\u0|nios2_gen2_0|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_compare_op\(1));

-- Location: LCCOMB_X40_Y34_N26
\u0|nios2_gen2_0|cpu|E_logic_result[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(17) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(17)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(17) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(17) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(17) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(17),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(17),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\);

-- Location: LCCOMB_X41_Y32_N0
\u0|nios2_gen2_0|cpu|E_src1[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(20),
	combout => \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\);

-- Location: LCCOMB_X41_Y32_N30
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~4_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~4_combout\);

-- Location: LCCOMB_X41_Y32_N16
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~5_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~4_combout\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((!\u0|nios2_gen2_0|cpu|Add1~52_combout\) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~5_combout\);

-- Location: FF_X41_Y32_N17
\u0|nios2_gen2_0|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(14));

-- Location: LCCOMB_X42_Y32_N26
\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(13) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(13) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (!\u0|nios2_gen2_0|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X40_Y34_N12
\u0|nios2_gen2_0|cpu|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~2_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(15),
	combout => \u0|nios2_gen2_0|cpu|Add1~2_combout\);

-- Location: LCCOMB_X41_Y32_N18
\u0|nios2_gen2_0|cpu|E_src1[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\);

-- Location: FF_X41_Y32_N19
\u0|nios2_gen2_0|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(15));

-- Location: LCCOMB_X43_Y34_N14
\u0|nios2_gen2_0|cpu|Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~50_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~2_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(15) $ (!\u0|nios2_gen2_0|cpu|Add1~49\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~51\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~2_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(15)) # (!\u0|nios2_gen2_0|cpu|Add1~49\))) # (!\u0|nios2_gen2_0|cpu|Add1~2_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(15) & 
-- !\u0|nios2_gen2_0|cpu|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(15),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~49\,
	combout => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~51\);

-- Location: LCCOMB_X41_Y32_N26
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~6_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~50_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~6_combout\);

-- Location: FF_X41_Y32_N27
\u0|nios2_gen2_0|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(13));

-- Location: LCCOMB_X42_Y32_N28
\u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(14) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ & VCC)) # (!\u0|nios2_gen2_0|cpu|F_pc\(14) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ $ (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc\(14) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(14),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\);

-- Location: FF_X41_Y32_N1
\u0|nios2_gen2_0|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(16));

-- Location: LCCOMB_X40_Y34_N28
\u0|nios2_gen2_0|cpu|E_logic_result[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(16) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(16)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(16) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(16)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(16),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(16),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\);

-- Location: LCCOMB_X40_Y32_N10
\u0|nios2_gen2_0|cpu|Equal127~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~0_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X42_Y31_N12
\u0|nios2_gen2_0|cpu|E_logic_result[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(12) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(12)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(12) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(12)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(12),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(12),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\);

-- Location: LCCOMB_X42_Y31_N22
\u0|nios2_gen2_0|cpu|Equal127~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~1_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[13]~13_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[13]~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X43_Y35_N10
\u0|nios2_gen2_0|cpu|E_logic_result[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(6) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(6)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(6) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(6)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(6),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(6),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\);

-- Location: LCCOMB_X43_Y31_N30
\u0|nios2_gen2_0|cpu|Equal127~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~2_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X43_Y32_N12
\u0|nios2_gen2_0|cpu|E_logic_result[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(5) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(5) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(5) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(5) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (!\u0|nios2_gen2_0|cpu|E_src2\(5) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(5),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(5),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\);

-- Location: LCCOMB_X43_Y32_N24
\u0|nios2_gen2_0|cpu|E_logic_result[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(2) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(2)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(2) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(2)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(2),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(2),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\);

-- Location: LCCOMB_X43_Y32_N6
\u0|nios2_gen2_0|cpu|Equal127~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~3_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[4]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X40_Y32_N28
\u0|nios2_gen2_0|cpu|Equal127~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~4_combout\ = (\u0|nios2_gen2_0|cpu|Equal127~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~1_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~2_combout\ & \u0|nios2_gen2_0|cpu|Equal127~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal127~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal127~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal127~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal127~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~4_combout\);

-- Location: LCCOMB_X39_Y31_N26
\u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(3)))))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & (((\u0|nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X39_Y31_N27
\u0|nios2_gen2_0|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_compare_op\(0));

-- Location: LCCOMB_X42_Y33_N6
\u0|nios2_gen2_0|cpu|E_logic_result[27]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[27]~18_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(27) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(27)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(27) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(27)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(27),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(27),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[27]~18_combout\);

-- Location: LCCOMB_X43_Y33_N20
\u0|nios2_gen2_0|cpu|E_logic_result[26]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[26]~19_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(26) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(26) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(26) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(26))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(26) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(26),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(26),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[26]~19_combout\);

-- Location: LCCOMB_X43_Y33_N18
\u0|nios2_gen2_0|cpu|E_logic_result[28]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[28]~17_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(28) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(28)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(28) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(28)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(28),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(28),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[28]~17_combout\);

-- Location: LCCOMB_X45_Y33_N12
\u0|nios2_gen2_0|cpu|Equal127~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~5_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[27]~18_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[26]~19_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[25]~20_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[28]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[27]~18_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[26]~19_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[25]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[28]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~5_combout\);

-- Location: LCCOMB_X42_Y33_N8
\u0|nios2_gen2_0|cpu|E_logic_result[24]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[24]~21_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(24) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(24)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(24) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(24)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(24),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(24),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[24]~21_combout\);

-- Location: LCCOMB_X42_Y33_N20
\u0|nios2_gen2_0|cpu|E_logic_result[22]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[22]~23_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(22) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(22)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(22) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(22)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(22),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(22),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[22]~23_combout\);

-- Location: LCCOMB_X42_Y33_N16
\u0|nios2_gen2_0|cpu|Equal127~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~6_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[23]~22_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[24]~21_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[21]~24_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[22]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[23]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[24]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[21]~24_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[22]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~6_combout\);

-- Location: LCCOMB_X42_Y34_N8
\u0|nios2_gen2_0|cpu|E_logic_result[0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[0]~28_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(0) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(0) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(0)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[0]~28_combout\);

-- Location: LCCOMB_X42_Y34_N14
\u0|nios2_gen2_0|cpu|E_logic_result[29]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[29]~31_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(29) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(29)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(29) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(29)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(29),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(29),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[29]~31_combout\);

-- Location: LCCOMB_X42_Y34_N20
\u0|nios2_gen2_0|cpu|E_logic_result[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[30]~30_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(30) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(30)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(30) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(30)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(30),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(30),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[30]~30_combout\);

-- Location: LCCOMB_X42_Y34_N24
\u0|nios2_gen2_0|cpu|Equal127~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~8_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[31]~29_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[0]~28_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[29]~31_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[30]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[31]~29_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[0]~28_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[29]~31_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[30]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~8_combout\);

-- Location: LCCOMB_X42_Y34_N28
\u0|nios2_gen2_0|cpu|E_logic_result[20]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(20) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(20)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(20) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(20)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(20),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(20),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\);

-- Location: LCCOMB_X43_Y35_N4
\u0|nios2_gen2_0|cpu|E_logic_result[1]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(1) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(1)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(1) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(1) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src2\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\);

-- Location: LCCOMB_X42_Y34_N30
\u0|nios2_gen2_0|cpu|E_logic_result[18]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[18]~27_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(18) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(18)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(18) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(18)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(18),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(18),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[18]~27_combout\);

-- Location: LCCOMB_X45_Y33_N6
\u0|nios2_gen2_0|cpu|Equal127~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~7_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[19]~26_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[18]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[19]~26_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[18]~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~7_combout\);

-- Location: LCCOMB_X45_Y33_N16
\u0|nios2_gen2_0|cpu|Equal127~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~9_combout\ = (\u0|nios2_gen2_0|cpu|Equal127~5_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~6_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~8_combout\ & \u0|nios2_gen2_0|cpu|Equal127~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal127~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal127~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal127~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal127~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~9_combout\);

-- Location: LCCOMB_X39_Y31_N4
\u0|nios2_gen2_0|cpu|E_cmp_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\ = (\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|R_compare_op\(0) & ((!\u0|nios2_gen2_0|cpu|Equal127~9_combout\) # (!\u0|nios2_gen2_0|cpu|Equal127~4_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|Equal127~4_combout\ & (!\u0|nios2_gen2_0|cpu|R_compare_op\(0) & \u0|nios2_gen2_0|cpu|Equal127~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_compare_op\(1),
	datab => \u0|nios2_gen2_0|cpu|Equal127~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_compare_op\(0),
	datad => \u0|nios2_gen2_0|cpu|Equal127~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X43_Y33_N14
\u0|nios2_gen2_0|cpu|Add1~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~96_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~56_combout\ $ (\u0|nios2_gen2_0|cpu|E_arith_src1\(31) $ (!\u0|nios2_gen2_0|cpu|Add1~95\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~97\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~56_combout\ & ((\u0|nios2_gen2_0|cpu|E_arith_src1\(31)) # (!\u0|nios2_gen2_0|cpu|Add1~95\))) # (!\u0|nios2_gen2_0|cpu|Add1~56_combout\ & (\u0|nios2_gen2_0|cpu|E_arith_src1\(31) & 
-- !\u0|nios2_gen2_0|cpu|Add1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~56_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~95\,
	combout => \u0|nios2_gen2_0|cpu|Add1~96_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~97\);

-- Location: LCCOMB_X43_Y33_N16
\u0|nios2_gen2_0|cpu|Add1~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~98_combout\ = \u0|nios2_gen2_0|cpu|Add1~97\ $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	cin => \u0|nios2_gen2_0|cpu|Add1~97\,
	combout => \u0|nios2_gen2_0|cpu|Add1~98_combout\);

-- Location: LCCOMB_X39_Y31_N24
\u0|nios2_gen2_0|cpu|E_cmp_result~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\ = (\u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\) # ((\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (!\u0|nios2_gen2_0|cpu|R_compare_op\(0) & \u0|nios2_gen2_0|cpu|Add1~98_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|R_compare_op\(0) & !\u0|nios2_gen2_0|cpu|Add1~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_compare_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_compare_op\(0),
	datad => \u0|nios2_gen2_0|cpu|Add1~98_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\);

-- Location: FF_X39_Y31_N25
\u0|nios2_gen2_0|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X39_Y31_N6
\u0|nios2_gen2_0|cpu|Equal0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~19_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|Equal0~5_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal0~19_combout\);

-- Location: FF_X39_Y31_N7
\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Equal0~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\);

-- Location: LCCOMB_X39_Y31_N0
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\) # ((\u0|nios2_gen2_0|cpu|W_cmp_result~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\,
	datab => \u0|nios2_gen2_0|cpu|W_cmp_result~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X43_Y34_N16
\u0|nios2_gen2_0|cpu|Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~52_combout\ = (\u0|nios2_gen2_0|cpu|Add1~1_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(16) & (\u0|nios2_gen2_0|cpu|Add1~51\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(16) & (!\u0|nios2_gen2_0|cpu|Add1~51\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~1_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(16) & (!\u0|nios2_gen2_0|cpu|Add1~51\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(16) & ((\u0|nios2_gen2_0|cpu|Add1~51\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~53\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~1_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(16) & !\u0|nios2_gen2_0|cpu|Add1~51\)) # (!\u0|nios2_gen2_0|cpu|Add1~1_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~51\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(16),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~51\,
	combout => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~53\);

-- Location: LCCOMB_X43_Y34_N18
\u0|nios2_gen2_0|cpu|Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~54_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~0_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(17) $ (!\u0|nios2_gen2_0|cpu|Add1~53\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~55\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(17)) # (!\u0|nios2_gen2_0|cpu|Add1~53\))) # (!\u0|nios2_gen2_0|cpu|Add1~0_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(17) & 
-- !\u0|nios2_gen2_0|cpu|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(17),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~53\,
	combout => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~55\);

-- Location: LCCOMB_X41_Y32_N20
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~2_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~2_combout\);

-- Location: LCCOMB_X41_Y32_N14
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~3_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~2_combout\) # ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & \u0|nios2_gen2_0|cpu|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~3_combout\);

-- Location: FF_X41_Y32_N15
\u0|nios2_gen2_0|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(15));

-- Location: LCCOMB_X42_Y32_N30
\u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ = \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ $ (\u0|nios2_gen2_0|cpu|F_pc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_pc\(15),
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\);

-- Location: FF_X45_Y32_N9
\u0|nios2_gen2_0|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(17));

-- Location: LCCOMB_X43_Y34_N20
\u0|nios2_gen2_0|cpu|Add1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~70_combout\ = (\u0|nios2_gen2_0|cpu|Add1~69_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(18) & (\u0|nios2_gen2_0|cpu|Add1~55\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(18) & (!\u0|nios2_gen2_0|cpu|Add1~55\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~69_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(18) & (!\u0|nios2_gen2_0|cpu|Add1~55\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(18) & ((\u0|nios2_gen2_0|cpu|Add1~55\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~71\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~69_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(18) & !\u0|nios2_gen2_0|cpu|Add1~55\)) # (!\u0|nios2_gen2_0|cpu|Add1~69_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~55\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~69_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(18),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~55\,
	combout => \u0|nios2_gen2_0|cpu|Add1~70_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~71\);

-- Location: LCCOMB_X43_Y34_N22
\u0|nios2_gen2_0|cpu|Add1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~72_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~68_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(19) $ (!\u0|nios2_gen2_0|cpu|Add1~71\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~73\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~68_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(19)) # (!\u0|nios2_gen2_0|cpu|Add1~71\))) # (!\u0|nios2_gen2_0|cpu|Add1~68_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(19) & 
-- !\u0|nios2_gen2_0|cpu|Add1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~68_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(19),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~71\,
	combout => \u0|nios2_gen2_0|cpu|Add1~72_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~73\);

-- Location: LCCOMB_X43_Y34_N24
\u0|nios2_gen2_0|cpu|Add1~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~74_combout\ = (\u0|nios2_gen2_0|cpu|Add1~67_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(20) & (\u0|nios2_gen2_0|cpu|Add1~73\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(20) & (!\u0|nios2_gen2_0|cpu|Add1~73\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~67_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(20) & (!\u0|nios2_gen2_0|cpu|Add1~73\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(20) & ((\u0|nios2_gen2_0|cpu|Add1~73\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~75\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~67_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(20) & !\u0|nios2_gen2_0|cpu|Add1~73\)) # (!\u0|nios2_gen2_0|cpu|Add1~67_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~73\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~67_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(20),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~73\,
	combout => \u0|nios2_gen2_0|cpu|Add1~74_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~75\);

-- Location: LCCOMB_X43_Y34_N26
\u0|nios2_gen2_0|cpu|Add1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~76_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~66_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(21) $ (!\u0|nios2_gen2_0|cpu|Add1~75\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~77\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~66_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(21)) # (!\u0|nios2_gen2_0|cpu|Add1~75\))) # (!\u0|nios2_gen2_0|cpu|Add1~66_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(21) & 
-- !\u0|nios2_gen2_0|cpu|Add1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~66_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(21),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~75\,
	combout => \u0|nios2_gen2_0|cpu|Add1~76_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~77\);

-- Location: LCCOMB_X43_Y34_N28
\u0|nios2_gen2_0|cpu|Add1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~78_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(22) & ((\u0|nios2_gen2_0|cpu|Add1~65_combout\ & (\u0|nios2_gen2_0|cpu|Add1~77\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~65_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~77\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(22) & ((\u0|nios2_gen2_0|cpu|Add1~65_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~77\)) # (!\u0|nios2_gen2_0|cpu|Add1~65_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~77\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~79\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(22) & (!\u0|nios2_gen2_0|cpu|Add1~65_combout\ & !\u0|nios2_gen2_0|cpu|Add1~77\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(22) & ((!\u0|nios2_gen2_0|cpu|Add1~77\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(22),
	datab => \u0|nios2_gen2_0|cpu|Add1~65_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~77\,
	combout => \u0|nios2_gen2_0|cpu|Add1~78_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~79\);

-- Location: LCCOMB_X43_Y34_N30
\u0|nios2_gen2_0|cpu|Add1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~80_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(23) $ (\u0|nios2_gen2_0|cpu|Add1~64_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~79\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~81\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(23) & ((\u0|nios2_gen2_0|cpu|Add1~64_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~79\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(23) & (\u0|nios2_gen2_0|cpu|Add1~64_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(23),
	datab => \u0|nios2_gen2_0|cpu|Add1~64_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~79\,
	combout => \u0|nios2_gen2_0|cpu|Add1~80_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~81\);

-- Location: LCCOMB_X43_Y33_N0
\u0|nios2_gen2_0|cpu|Add1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~82_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(24) & ((\u0|nios2_gen2_0|cpu|Add1~63_combout\ & (\u0|nios2_gen2_0|cpu|Add1~81\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~63_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~81\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(24) & ((\u0|nios2_gen2_0|cpu|Add1~63_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~81\)) # (!\u0|nios2_gen2_0|cpu|Add1~63_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~81\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~83\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(24) & (!\u0|nios2_gen2_0|cpu|Add1~63_combout\ & !\u0|nios2_gen2_0|cpu|Add1~81\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(24) & ((!\u0|nios2_gen2_0|cpu|Add1~81\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(24),
	datab => \u0|nios2_gen2_0|cpu|Add1~63_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~81\,
	combout => \u0|nios2_gen2_0|cpu|Add1~82_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~83\);

-- Location: LCCOMB_X43_Y33_N2
\u0|nios2_gen2_0|cpu|Add1~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~84_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(25) $ (\u0|nios2_gen2_0|cpu|Add1~62_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~83\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~85\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(25) & ((\u0|nios2_gen2_0|cpu|Add1~62_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~83\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(25) & (\u0|nios2_gen2_0|cpu|Add1~62_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(25),
	datab => \u0|nios2_gen2_0|cpu|Add1~62_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~83\,
	combout => \u0|nios2_gen2_0|cpu|Add1~84_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~85\);

-- Location: LCCOMB_X43_Y33_N4
\u0|nios2_gen2_0|cpu|Add1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~86_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(26) & ((\u0|nios2_gen2_0|cpu|Add1~61_combout\ & (\u0|nios2_gen2_0|cpu|Add1~85\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~61_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~85\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(26) & ((\u0|nios2_gen2_0|cpu|Add1~61_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~85\)) # (!\u0|nios2_gen2_0|cpu|Add1~61_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~85\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~87\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(26) & (!\u0|nios2_gen2_0|cpu|Add1~61_combout\ & !\u0|nios2_gen2_0|cpu|Add1~85\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(26) & ((!\u0|nios2_gen2_0|cpu|Add1~85\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(26),
	datab => \u0|nios2_gen2_0|cpu|Add1~61_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~85\,
	combout => \u0|nios2_gen2_0|cpu|Add1~86_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~87\);

-- Location: LCCOMB_X43_Y33_N6
\u0|nios2_gen2_0|cpu|Add1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~88_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~60_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(27) $ (!\u0|nios2_gen2_0|cpu|Add1~87\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~89\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~60_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(27)) # (!\u0|nios2_gen2_0|cpu|Add1~87\))) # (!\u0|nios2_gen2_0|cpu|Add1~60_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(27) & 
-- !\u0|nios2_gen2_0|cpu|Add1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~60_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(27),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~87\,
	combout => \u0|nios2_gen2_0|cpu|Add1~88_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~89\);

-- Location: LCCOMB_X43_Y33_N8
\u0|nios2_gen2_0|cpu|Add1~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~90_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(28) & ((\u0|nios2_gen2_0|cpu|Add1~59_combout\ & (\u0|nios2_gen2_0|cpu|Add1~89\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~59_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~89\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(28) & ((\u0|nios2_gen2_0|cpu|Add1~59_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~89\)) # (!\u0|nios2_gen2_0|cpu|Add1~59_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~89\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~91\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(28) & (!\u0|nios2_gen2_0|cpu|Add1~59_combout\ & !\u0|nios2_gen2_0|cpu|Add1~89\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(28) & ((!\u0|nios2_gen2_0|cpu|Add1~89\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(28),
	datab => \u0|nios2_gen2_0|cpu|Add1~59_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~89\,
	combout => \u0|nios2_gen2_0|cpu|Add1~90_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~91\);

-- Location: LCCOMB_X43_Y33_N10
\u0|nios2_gen2_0|cpu|Add1~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~92_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(29) $ (\u0|nios2_gen2_0|cpu|Add1~58_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~91\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~93\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(29) & ((\u0|nios2_gen2_0|cpu|Add1~58_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~91\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(29) & (\u0|nios2_gen2_0|cpu|Add1~58_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(29),
	datab => \u0|nios2_gen2_0|cpu|Add1~58_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~91\,
	combout => \u0|nios2_gen2_0|cpu|Add1~92_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~93\);

-- Location: LCCOMB_X43_Y33_N12
\u0|nios2_gen2_0|cpu|Add1~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~94_combout\ = (\u0|nios2_gen2_0|cpu|Add1~57_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(30) & (\u0|nios2_gen2_0|cpu|Add1~93\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(30) & (!\u0|nios2_gen2_0|cpu|Add1~93\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~57_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(30) & (!\u0|nios2_gen2_0|cpu|Add1~93\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(30) & ((\u0|nios2_gen2_0|cpu|Add1~93\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~95\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~57_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(30) & !\u0|nios2_gen2_0|cpu|Add1~93\)) # (!\u0|nios2_gen2_0|cpu|Add1~57_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~93\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~57_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(30),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~93\,
	combout => \u0|nios2_gen2_0|cpu|Add1~94_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~95\);

-- Location: LCCOMB_X42_Y33_N28
\u0|nios2_gen2_0|cpu|W_alu_result[31]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[31]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[31]~29_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[31]~29_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~96_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[31]~29_combout\);

-- Location: LCCOMB_X36_Y30_N8
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ = (\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~6_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~5_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\);

-- Location: LCCOMB_X37_Y30_N2
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\);

-- Location: LCCOMB_X37_Y30_N4
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & 
-- ((\u0|nios2_gen2_0|cpu|Equal62~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\);

-- Location: LCCOMB_X37_Y30_N0
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\);

-- Location: FF_X37_Y30_N1
\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X42_Y33_N29
\u0|nios2_gen2_0|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[31]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(31));

-- Location: LCCOMB_X47_Y32_N2
\u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(31) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(31),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\);

-- Location: LCCOMB_X42_Y30_N8
\u0|nios2_gen2_0|cpu|E_src2[30]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[30]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \u0|nios2_gen2_0|cpu|E_src2[30]~13_combout\);

-- Location: FF_X42_Y30_N9
\u0|nios2_gen2_0|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[30]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(30));

-- Location: LCCOMB_X43_Y33_N24
\u0|nios2_gen2_0|cpu|Add1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~57_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(30),
	combout => \u0|nios2_gen2_0|cpu|Add1~57_combout\);

-- Location: LCCOMB_X45_Y33_N18
\u0|nios2_gen2_0|cpu|W_alu_result[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[30]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[30]~30_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~94_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[30]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[30]~30_combout\);

-- Location: FF_X45_Y33_N19
\u0|nios2_gen2_0|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[30]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(30));

-- Location: LCCOMB_X45_Y28_N28
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X47_Y32_N0
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X47_Y32_N1
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6));

-- Location: LCCOMB_X45_Y33_N4
\u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(30) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(30),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33_combout\);

-- Location: LCCOMB_X47_Y30_N24
\u0|nios2_gen2_0|cpu|d_writedata[29]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X47_Y30_N25
\u0|nios2_gen2_0|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(29));

-- Location: LCCOMB_X49_Y28_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: M9K_X33_Y24_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BDEC4F100108DA445809E110026E50E1031A2200211B4885809E1100251288E2325C8B013E11002201505809844008802645809C220003A3CE0801A20801A2080300400C22400010A000401E08401802006898100180000BC0681006040181F17F0A70024EFC4EFB202448000029024403E2001CD06C012018084400C10A3AE040000000411C693A0255B7EC0D0A0E02000200018000000010007D",
	mem_init1 => X"E3BCAF1FAA32198907500005000000000020DE00080000000006184801CC40C7800400E32031C007050A143EDD547CFC044BA96C4E93A2840B88106F7779F03105A0020010000001402087AA000800000012062110400000494000020000001007000067700052048020B8100000002008000012B00280004800560218408EE060022A26E16020000224A1200020008800800500400084B00201C40C0000000C8000400887C098080880540404960AA8800014B0AAB856056FC4C983459F6D2827DDDCB30420190000000310CD6A42011A088D4540C07402C542275154DC24110E4552C51141A1049DB297C68840804304611647A5AA304DAD5AD70849441008",
	mem_init0 => X"4114C11002251453842502204411BF8237A9544498C7BC244AC48E01637891C058DE22F7C24221A50221A50226AAFC02E110027C4844004589160261100240ED55EA2A9D8CDA7C44E853F089D8C542209B0495457229C614EECD76D294DDAFE1104DB914E330152A8B14EED576D2DDAFC261450A889A106E24528589242444C789048A295A881B5249448222A6AC6266F1108528AC89E1136F0885B08996F08996F089210088422A1144221A8205549A6A9A909541A935225A897F824422A008854A95049969F1379C02C6C701636A224C6370685E3953261C0542E3A0553121D13098120880010864202007800008838D088D6B01821DE04000213148000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N16
\u0|nios2_gen2_0|cpu|d_writedata[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\);

-- Location: FF_X49_Y27_N17
\u0|nios2_gen2_0|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(28));

-- Location: LCCOMB_X49_Y27_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: M9K_X33_Y28_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a60\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000F0000F000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA00000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y28_N0
\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[29]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a61\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a61\,
	combout => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\);

-- Location: LCCOMB_X45_Y29_N0
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X46_Y33_N4
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: FF_X46_Y33_N5
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5));

-- Location: LCCOMB_X43_Y32_N0
\u0|nios2_gen2_0|cpu|W_alu_result[29]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[29]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[29]~31_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[29]~31_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~92_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[29]~31_combout\);

-- Location: FF_X43_Y32_N1
\u0|nios2_gen2_0|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[29]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(29));

-- Location: LCCOMB_X46_Y33_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~34_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(29),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~34_combout\);

-- Location: LCCOMB_X45_Y35_N30
\u0|nios2_gen2_0|cpu|R_src1[28]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[28]~37_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[28]~37_combout\);

-- Location: FF_X45_Y35_N31
\u0|nios2_gen2_0|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[28]~37_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(28));

-- Location: LCCOMB_X45_Y33_N10
\u0|nios2_gen2_0|cpu|W_alu_result[28]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[28]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[28]~17_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~90_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[28]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[28]~19_combout\);

-- Location: FF_X45_Y33_N11
\u0|nios2_gen2_0|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[28]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(28));

-- Location: M9K_X33_Y16_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A52A63E5282525BBA1A21FEBFF91A91AECC1FCA504A4B77A1A21FEBFF8FC7F094023743441FEBFFCA623A1A27FAFFF2889BA1A23FD7F841F302FC7352FC7352FC4597E39554008000D947EA1F17E22CBF1CD4F5E926FCE073FAF5EA997E22D7F8A0D4665B420EE1C441E3CC8301F49E0D3680D232D9130E62646F441C237911D4D42C0DCBAD01905E5A24602B08F2E45800BFFCE487E0083A06277",
	mem_init1 => X"C44145245B7B1D62C0A35428FFE001C5021083FC212580889769E78FFF0B40007FE7FF8AE3003FF782C58B3F130A77006B77BB7697691D6DEDFFE6FE7E60504E72150D3A5FCF500CBD8C37B0C5AFE00000ED9186C9FE1FB3977FF80200010010091000400FFD10CA2BBD4731AC41562A0010E1095FC4591259BC29FC2217611B3FFD55A403861FFE3516568BDDBEFD3718020000A400315F4DBA3B9205142B00FE351735093F8FB3FCBF29E14B4BF5547E6DCEFFFFC703FAD12435AC6B4001D3F66530CD1B1A0E000007BCFF3215886401FF322ABF3F8BFD18BFC88AA223F8FE313AA13AEEBE4EFF224D68307F92190CFF8488085A158D02102100FF968B4721",
	mem_init0 => X"A40B3FEBFFC000007FC2C8590A42007FC810ABAB461803FBB03F11FA1807E23F8601FC083F9FCC58BFCC58BFC95500AD1FEBFF83F3F9412816E8689FEBFF8112AA149562612583F826AC0FF2061A3FC324036A988DD6300B111289212322401FE19246EB18400AD5340B110A892122403F80BAD14665A781F9AD187EDB4BBB387E1B7556A577E42DB6AB05DD59538D990FE65CD393741FE490FF3A4FF2690FF2690FF0000FF23FC5FE3BFC257CFA2B249165636202560AC5A51600781B8020FF0040817F26920FC823F43008FE1815D5A30C0E77B2016F590005BDA00056F4D0044C2610FF32FAD691494BF878FAAF0C70FF10903E5D6007BFFFDE8897FDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y26_N2
\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a28~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	combout => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\);

-- Location: LCCOMB_X45_Y29_N12
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ = (\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))) # (!\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X46_Y33_N12
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X46_Y33_N13
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4));

-- Location: LCCOMB_X45_Y33_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(28) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(28),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\);

-- Location: LCCOMB_X52_Y27_N24
\u0|nios2_gen2_0|cpu|d_writedata[27]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\);

-- Location: FF_X52_Y27_N25
\u0|nios2_gen2_0|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(27));

-- Location: LCCOMB_X52_Y27_N14
\u0|mm_interconnect_0|cmd_mux_002|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: M9K_X53_Y23_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000F0000F000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B00000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y17_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010008C9E42020040001001FE03F8080022041FC84040080001001FE03F8FC7F080000002001FE03FC800001007F80FF2000001003FC07801F506F85176F85176F865B7C2170440031A0417E05FB7C32DBE145DF5E83EFD40E5FEF5E8FB7C32C7F8AAD432DB408AA2414264C0000044A6431C8032FDD0101200A00303E092B2BE54341885C20002014030204822DCA20420003FFC28814107F848202",
	mem_init1 => X"0194E63FF20B058300A0C8C9FFE000804010DFFC30410002104DFF4FFF2D13027FE7FF9308C13FF0074E9D001B5E05C483182A4E51591FA5FC3F428F507C906F63A408F81FC30064FDA087A2042FE000000C8002C9FE20031F7FF002007C7FB40A0000400FFD52002BBC876905BBD6C24A344C32BFD7FFE2A7755AFE031270083FFD403401003FFE30881801DC3E9F0718400D00A402101F40A0728400000208FF80061400BF8A3A749201ED4E97EAA86A6DD01E000703FFB02E78F57D4D36F3E3348821001A0E00000110FF0004000001FF200201008008003FC8008003F8FE202080180800007F000420107F800000FF84000000010800000000FF900A0001",
	mem_init0 => X"00003FE03FC000007FC000000000007FC0000081020003F8903F00220807E0048201FC083F9FC8003FC8003FC00000801FE03F83F3F901000000401FE03F800000001020200003F804000FF002003FC02400420008001001110208210120001FE01204000840088404011102082120003F80108104010101F908007E000200007E0201040003E40020200005004000000FE4080112001FE000FF200FF2000FF2000FF0000FF03FC1FE03FC0000000000000521200000000000000078080080FF0102047F22820FC0004410001208004081000E79EC3178761805CF43005785A140000000FF0000000000000078082F0400FF000020042007FFFFFF385FFDFF06",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y21_N16
\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[27]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a59\)) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a27~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a59\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	combout => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\);

-- Location: LCCOMB_X45_Y29_N24
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X46_Y33_N26
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X46_Y33_N27
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X42_Y33_N24
\u0|nios2_gen2_0|cpu|W_alu_result[27]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[27]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[27]~18_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[27]~18_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|Add1~88_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[27]~20_combout\);

-- Location: FF_X42_Y33_N25
\u0|nios2_gen2_0|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[27]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(27));

-- Location: LCCOMB_X46_Y33_N2
\u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(27),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout\);

-- Location: LCCOMB_X49_Y31_N28
\u0|nios2_gen2_0|cpu|d_writedata[26]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\);

-- Location: FF_X49_Y31_N29
\u0|nios2_gen2_0|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(26));

-- Location: LCCOMB_X51_Y30_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(26) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(26),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: M9K_X73_Y23_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001842268E00000000000001EE01D8000000001DC00000000000001EE01D8EC77000000000001EE01DC000000007B80770000000003DC03801C0007845D07845D0784F83C23D000800000003E01F03C27C1E117470E026FC0001F870E0983C27C0000000000000000000000000020080804000000000000240000060000E30000000000A01820000144C050023001664D400001FFC000250801C04420",
	mem_init1 => X"000006000002044C85280430FFE90000038101FA000210000201E607FE7215F0FFE3FF3C8B7C7FF000000000000000000000000000000001E00000000000004E00000BC02FC214C8BF8000000007E00000140162CFBE0803163FF7C0007D0001FFF8000817FD0000039C07010000000000000246AFC04000000400FC004500521FFD003C7E98CFFE00000000001E0003780000000000000F00003280000000007E010010003F0000000001E00041E1007A01C00E000701E00000002004448103C0000000001A0600000000EF80000180C1F7000000000000003DC0000003D86E000000000000007B0000000077C06030FB80000000000000000000F7C0000006",
	mem_init0 => X"00C03EE01DC000007BE00180300C007DC0000000000003D8003B0000000760000001DC003D8DC0003DC0003DC00000001EE01D83B1B800000000001EE01D800000000000000003B800000F7000003DC00000000000000000000000000000001EE00000000000000000000000000000003D80000000000001D800007600000000760000000000000000000000000000000EE0000000001EE000F7000F70000F70000F700007703DC1EE03DC0000000000000000000000000000000078000000F70000003B00000EC0000000000000000000000E0000000000000000000000000000000000F7000000000000007800F70000F7000000000007E000180800000300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y24_N0
\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[26]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a58\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a26~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a58\,
	combout => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\);

-- Location: LCCOMB_X45_Y29_N28
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X46_Y33_N8
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X46_Y33_N9
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2));

-- Location: LCCOMB_X45_Y33_N28
\u0|nios2_gen2_0|cpu|W_alu_result[26]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[26]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[26]~19_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[26]~19_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~86_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[26]~21_combout\);

-- Location: FF_X45_Y33_N29
\u0|nios2_gen2_0|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[26]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(26));

-- Location: LCCOMB_X45_Y33_N22
\u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(26),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\);

-- Location: LCCOMB_X45_Y35_N28
\u0|nios2_gen2_0|cpu|R_src1[25]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[25]~40_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[25]~40_combout\);

-- Location: FF_X45_Y35_N29
\u0|nios2_gen2_0|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[25]~40_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(25));

-- Location: LCCOMB_X43_Y33_N22
\u0|nios2_gen2_0|cpu|E_logic_result[25]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[25]~20_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(25) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(25)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(25) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(25)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(25),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(25),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[25]~20_combout\);

-- Location: LCCOMB_X45_Y33_N30
\u0|nios2_gen2_0|cpu|W_alu_result[25]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[25]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[25]~20_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[25]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~84_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[25]~22_combout\);

-- Location: FF_X45_Y33_N31
\u0|nios2_gen2_0|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[25]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(25));

-- Location: LCCOMB_X45_Y33_N0
\u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(25),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout\);

-- Location: LCCOMB_X45_Y35_N6
\u0|nios2_gen2_0|cpu|R_src1[24]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[24]~41_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[24]~41_combout\);

-- Location: FF_X45_Y35_N7
\u0|nios2_gen2_0|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[24]~41_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(24));

-- Location: LCCOMB_X42_Y33_N18
\u0|nios2_gen2_0|cpu|W_alu_result[24]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[24]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[24]~21_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~82_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[24]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[24]~23_combout\);

-- Location: FF_X42_Y33_N19
\u0|nios2_gen2_0|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[24]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(24));

-- Location: LCCOMB_X46_Y33_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(24),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout\);

-- Location: LCCOMB_X45_Y35_N0
\u0|nios2_gen2_0|cpu|R_src1[23]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[23]~42_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[23]~42_combout\);

-- Location: FF_X45_Y35_N1
\u0|nios2_gen2_0|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[23]~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(23));

-- Location: LCCOMB_X42_Y33_N10
\u0|nios2_gen2_0|cpu|E_logic_result[23]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[23]~22_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(23) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(23)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(23) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(23)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(23),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(23),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[23]~22_combout\);

-- Location: LCCOMB_X42_Y33_N4
\u0|nios2_gen2_0|cpu|W_alu_result[23]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[23]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[23]~22_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[23]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~80_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[23]~24_combout\);

-- Location: FF_X42_Y33_N5
\u0|nios2_gen2_0|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[23]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(23));

-- Location: LCCOMB_X49_Y29_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\);

-- Location: FF_X49_Y29_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(23));

-- Location: FF_X45_Y30_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X45_Y30_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23)) # ((\u0|nios2_gen2_0|cpu|F_iw[23]~10_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|nios2_gen2_0|cpu|F_iw[23]~10_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[23]~10_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LCCOMB_X46_Y31_N14
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~3_combout\);

-- Location: FF_X46_Y31_N15
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X46_Y31_N26
\u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(23) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(23),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\);

-- Location: LCCOMB_X49_Y31_N10
\u0|nios2_gen2_0|cpu|d_writedata[25]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\);

-- Location: FF_X49_Y31_N11
\u0|nios2_gen2_0|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(25));

-- Location: LCCOMB_X54_Y30_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: FF_X54_Y30_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X54_Y30_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(25),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\);

-- Location: LCCOMB_X55_Y28_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: FF_X55_Y28_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X55_Y28_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(26),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\);

-- Location: LCCOMB_X51_Y28_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X51_Y28_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X52_Y27_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: FF_X52_Y27_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X52_Y27_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(27),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X49_Y27_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: FF_X49_Y27_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X49_Y27_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(28),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X54_Y29_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: FF_X54_Y29_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X54_Y29_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(29),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X52_Y27_N28
\u0|mm_interconnect_0|cmd_mux_001|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(30) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(30),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: FF_X52_Y27_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X52_Y29_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(30),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X49_Y27_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\);

-- Location: FF_X49_Y27_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X50_Y27_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X43_Y28_N12
\u0|mm_interconnect_0|cmd_mux_001|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: FF_X43_Y28_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X43_Y28_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X53_Y29_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_nios2_gen2_0:nios2_gen2_0|celik_lab2_sys_nios2_gen2_0_cpu:cpu|celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci:the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem:the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y29_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X51_Y29_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X49_Y31_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: FF_X49_Y31_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X49_Y31_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(24),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\);

-- Location: LCCOMB_X55_Y32_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X55_Y32_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X55_Y31_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\);

-- Location: LCCOMB_X55_Y31_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(19) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(19) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\);

-- Location: FF_X55_Y31_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(18));

-- Location: LCCOMB_X55_Y31_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X55_Y31_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LCCOMB_X52_Y31_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X52_Y31_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X54_Y27_N26
\u0|mm_interconnect_0|cmd_mux_001|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(15) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: FF_X54_Y27_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X54_Y27_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(15),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\);

-- Location: LCCOMB_X51_Y29_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X51_Y29_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X55_Y32_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\);

-- Location: FF_X55_Y32_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X54_Y31_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\);

-- Location: LCCOMB_X54_Y31_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(12))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\);

-- Location: FF_X54_Y31_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(11));

-- Location: LCCOMB_X54_Y31_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X54_Y31_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11));

-- Location: LCCOMB_X54_Y33_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X54_Y33_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X54_Y31_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\);

-- Location: LCCOMB_X54_Y31_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(13))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\);

-- Location: FF_X54_Y31_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(12));

-- Location: LCCOMB_X54_Y31_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X54_Y31_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12));

-- Location: LCCOMB_X54_Y33_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X54_Y33_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X54_Y31_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\);

-- Location: LCCOMB_X54_Y31_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(14))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\);

-- Location: FF_X54_Y31_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(13));

-- Location: FF_X54_Y31_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13));

-- Location: LCCOMB_X52_Y31_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X52_Y31_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X54_Y31_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\);

-- Location: LCCOMB_X54_Y31_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\);

-- Location: FF_X54_Y31_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(14));

-- Location: FF_X54_Y31_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14));

-- Location: LCCOMB_X52_Y31_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X52_Y31_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X51_Y32_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\);

-- Location: LCCOMB_X51_Y32_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\);

-- Location: FF_X51_Y32_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(15));

-- Location: LCCOMB_X51_Y32_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X51_Y32_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15));

-- Location: LCCOMB_X52_Y31_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X52_Y31_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X52_Y31_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\);

-- Location: LCCOMB_X55_Y31_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(17)) # 
-- ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\);

-- Location: FF_X55_Y31_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(16));

-- Location: LCCOMB_X51_Y32_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X51_Y32_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LCCOMB_X51_Y29_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X51_Y29_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X47_Y30_N14
\u0|nios2_gen2_0|cpu|E_st_data[13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[13]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[13]~3_combout\);

-- Location: FF_X47_Y30_N15
\u0|nios2_gen2_0|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[13]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(13));

-- Location: LCCOMB_X55_Y28_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: FF_X55_Y28_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X55_Y28_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(13),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout\);

-- Location: LCCOMB_X52_Y31_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\);

-- Location: FF_X52_Y31_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X52_Y29_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(12),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout\);

-- Location: LCCOMB_X52_Y31_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X52_Y31_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X54_Y31_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(11),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout\);

-- Location: LCCOMB_X52_Y31_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X52_Y31_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X54_Y29_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(10),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\);

-- Location: LCCOMB_X54_Y29_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\);

-- Location: FF_X54_Y29_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X55_Y32_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X55_Y32_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X54_Y31_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\);

-- Location: LCCOMB_X54_Y31_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(11))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\);

-- Location: FF_X54_Y31_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(10));

-- Location: LCCOMB_X50_Y28_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X54_Y29_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\);

-- Location: FF_X54_Y29_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X54_Y33_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X54_Y33_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X55_Y33_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\);

-- Location: LCCOMB_X55_Y33_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(10))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\);

-- Location: FF_X55_Y33_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(9));

-- Location: LCCOMB_X54_Y32_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X54_Y32_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LCCOMB_X51_Y29_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X51_Y29_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X52_Y31_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X52_Y31_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X52_Y32_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\);

-- Location: LCCOMB_X52_Y32_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(7)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X55_Y33_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\);

-- Location: FF_X55_Y33_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(7));

-- Location: LCCOMB_X55_Y32_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X55_Y32_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X55_Y33_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\);

-- Location: LCCOMB_X55_Y33_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(5))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\);

-- Location: FF_X55_Y33_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(4));

-- Location: LCCOMB_X54_Y33_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X54_Y33_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LCCOMB_X55_Y32_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X55_Y32_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X55_Y33_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\);

-- Location: LCCOMB_X55_Y33_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(6))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\);

-- Location: FF_X55_Y33_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(5));

-- Location: FF_X54_Y33_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LCCOMB_X55_Y32_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X55_Y32_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X55_Y33_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\);

-- Location: LCCOMB_X55_Y33_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X55_Y33_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(6));

-- Location: LCCOMB_X54_Y33_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X54_Y33_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6));

-- Location: LCCOMB_X52_Y29_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X52_Y29_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X50_Y29_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: FF_X50_Y29_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X52_Y29_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X54_Y29_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\);

-- Location: FF_X54_Y29_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X52_Y29_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X54_Y30_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\);

-- Location: FF_X54_Y30_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(22));

-- Location: FF_X46_Y27_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X47_Y34_N6
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X47_Y34_N8
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X47_Y34_N10
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X47_Y34_N12
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X47_Y34_N14
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X47_Y34_N16
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X47_Y34_N18
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X47_Y34_N19
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X46_Y27_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X46_Y27_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[22]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[22]~7_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: LCCOMB_X46_Y31_N8
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~4_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~4_combout\);

-- Location: FF_X46_Y31_N9
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X42_Y33_N14
\u0|nios2_gen2_0|cpu|W_alu_result[22]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[22]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[22]~23_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~78_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[22]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[22]~25_combout\);

-- Location: FF_X42_Y33_N15
\u0|nios2_gen2_0|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[22]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(22));

-- Location: LCCOMB_X46_Y31_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(22),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\);

-- Location: LCCOMB_X42_Y30_N16
\u0|nios2_gen2_0|cpu|E_src2[21]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[21]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[21]~9_combout\);

-- Location: FF_X42_Y30_N17
\u0|nios2_gen2_0|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[21]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(21));

-- Location: LCCOMB_X42_Y33_N30
\u0|nios2_gen2_0|cpu|E_logic_result[21]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[21]~24_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(21) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(21) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(21) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(21))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(21) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(21),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(21),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[21]~24_combout\);

-- Location: LCCOMB_X42_Y33_N0
\u0|nios2_gen2_0|cpu|W_alu_result[21]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[21]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[21]~24_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[21]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~76_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[21]~26_combout\);

-- Location: FF_X42_Y33_N1
\u0|nios2_gen2_0|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[21]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(21));

-- Location: FF_X47_Y34_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X49_Y29_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X49_Y29_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(21));

-- Location: FF_X46_Y27_N5
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X46_Y27_N4
\u0|mm_interconnect_0|rsp_mux|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X46_Y27_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LCCOMB_X46_Y33_N24
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~5_combout\);

-- Location: FF_X46_Y33_N25
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X46_Y33_N6
\u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(21),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~29_combout\);

-- Location: LCCOMB_X42_Y30_N10
\u0|nios2_gen2_0|cpu|E_src2[20]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[20]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \u0|nios2_gen2_0|cpu|E_src2[20]~10_combout\);

-- Location: FF_X42_Y30_N11
\u0|nios2_gen2_0|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[20]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(20));

-- Location: LCCOMB_X42_Y34_N16
\u0|nios2_gen2_0|cpu|Add1~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~67_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(20),
	combout => \u0|nios2_gen2_0|cpu|Add1~67_combout\);

-- Location: LCCOMB_X45_Y33_N24
\u0|nios2_gen2_0|cpu|W_alu_result[20]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[20]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~74_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[20]~27_combout\);

-- Location: FF_X45_Y33_N25
\u0|nios2_gen2_0|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[20]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(20));

-- Location: FF_X47_Y34_N15
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X46_Y27_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: LCCOMB_X46_Y27_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: LCCOMB_X46_Y31_N30
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~6_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~6_combout\);

-- Location: FF_X46_Y31_N31
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X45_Y33_N2
\u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(20),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~30_combout\);

-- Location: LCCOMB_X42_Y30_N12
\u0|nios2_gen2_0|cpu|E_src2[19]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[19]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \u0|nios2_gen2_0|cpu|E_src2[19]~11_combout\);

-- Location: FF_X42_Y30_N13
\u0|nios2_gen2_0|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[19]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(19));

-- Location: LCCOMB_X40_Y34_N2
\u0|nios2_gen2_0|cpu|E_logic_result[19]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[19]~26_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(19) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(19)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(19) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(19)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(19),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(19),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[19]~26_combout\);

-- Location: LCCOMB_X42_Y33_N26
\u0|nios2_gen2_0|cpu|W_alu_result[19]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[19]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[19]~26_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[19]~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|Add1~72_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[19]~28_combout\);

-- Location: FF_X42_Y33_N27
\u0|nios2_gen2_0|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[19]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(19));

-- Location: FF_X47_Y34_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X49_Y30_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: LCCOMB_X49_Y30_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: LCCOMB_X46_Y31_N4
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~7_combout\);

-- Location: FF_X46_Y31_N5
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X46_Y31_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(19) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(19),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~31_combout\);

-- Location: LCCOMB_X45_Y35_N12
\u0|nios2_gen2_0|cpu|R_src1[18]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[18]~36_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[18]~36_combout\);

-- Location: FF_X45_Y35_N13
\u0|nios2_gen2_0|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[18]~36_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(18));

-- Location: LCCOMB_X45_Y33_N8
\u0|nios2_gen2_0|cpu|W_alu_result[18]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[18]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[18]~27_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~70_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[18]~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[18]~18_combout\);

-- Location: FF_X45_Y33_N9
\u0|nios2_gen2_0|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[18]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(18));

-- Location: FF_X47_Y34_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X52_Y30_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X52_Y30_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(18));

-- Location: FF_X46_Y30_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X46_Y30_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: LCCOMB_X46_Y30_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[18]~47_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[18]~47_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: LCCOMB_X46_Y33_N18
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~2_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~2_combout\);

-- Location: FF_X46_Y33_N19
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X45_Y33_N26
\u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(18) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(18),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~21_combout\);

-- Location: LCCOMB_X57_Y29_N12
\u0|nios2_gen2_0|cpu|E_st_data[18]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[18]~11_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[18]~11_combout\);

-- Location: FF_X57_Y29_N13
\u0|nios2_gen2_0|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[18]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(18));

-- Location: LCCOMB_X57_Y29_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: M9K_X33_Y31_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021020219094CFA445829E21A046E52EB133A4321299F4885829E21A0452290F33B7C8B053E21A04221705829886810C82E45829C4340EBA4C0A020E1A020E1A0218D010E1319F5420082800215010C68083840400820060280804080D010C79283450801040112A88A60C1535443D60A0544A06EF2CB571100148A10240959E02010240608400C1013A008A10C5300A02A2000000444002040C04C",
	mem_init1 => X"0C862037E20188C092200030003680911832000000B400001002023000AC312E00380053184B00184A952A40266880032900442220958D480027404100866B12A0B0C049200226B080C5104651400020031682481480406082000004000000400E0001000001C456540001840A040514354A92804008000D0000260556BD40090002003C20828003C8880840000058084E11105E44259000000005AAE6FB1702000041000081223E35D0020A8A000010869210000101BC18306CACA0001003204E6111801147310000002720ED6A42011E10AD5550C87C86E5442F5555DC44212E55D6E51551AB089DB297CE904080430869B74FA5ABB14DEDDEFF105D565008",
	mem_init0 => X"4114C21A04210413882D02204411FF8437B9D4E5D9C7FC446AC88ED9677911DB59DE42F3C44429F50429F50426AAFD22E21A047C8886426799160A621A0468ED55EA2A9F9CDAFC84C877F109F9C5C4349B0CD5457329CE34EEEDF6D2D6DDAFE21A4DB994E73035AA8B34EEFD76DADDAFC461454ACA9A92FE4552A591A52464C79124CBBD5E8A3B5A4D758A22A6AC6266F2128DA9ACC9E2136F1095B109D6F109D6F108084108C42A21E4423AE24554BE6A9BD2D741A935225A89708E4BE0001080001108B969F2379DB2CEC76D676A72ECE3F3197804383C0298CBC054A381E02C7038201082A1087460624F8C8AA08BDF109F6B20C71DE08000013008020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N14
\u0|nios2_gen2_0|cpu|F_iw[17]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~49_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a49~portadataout\)) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~49_combout\);

-- Location: FF_X47_Y34_N9
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X46_Y30_N16
\u0|mm_interconnect_0|rsp_mux|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: LCCOMB_X46_Y30_N20
\u0|mm_interconnect_0|rsp_mux|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[17]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[17]~49_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: LCCOMB_X46_Y33_N16
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\);

-- Location: FF_X46_Y33_N17
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X40_Y32_N0
\u0|nios2_gen2_0|cpu|W_alu_result[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\);

-- Location: FF_X40_Y32_N1
\u0|nios2_gen2_0|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(17));

-- Location: LCCOMB_X47_Y32_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(17),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~7_combout\);

-- Location: LCCOMB_X51_Y30_N12
\u0|nios2_gen2_0|cpu|d_writedata[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout\ = \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout\);

-- Location: FF_X51_Y30_N13
\u0|nios2_gen2_0|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(6));

-- Location: LCCOMB_X51_Y29_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: M9K_X33_Y27_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a36\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090F77BB0FCCAAF998",
	mem_init0 => X"88877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA9900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E3000000000000000000000000000000600000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X5_Y27_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"06000000000000000000000049110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000189000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000631866A0A104000010040000000000200080001420800003004000000000000100800000800000000440400400000005400000400000008000C00300000300000300001000880A10000020000000180000C0000400800020000004000001000081810D000010AA609300828008911008040110A000028084442003081080004104404492000012081108108010110500A0100001200010102040000",
	mem_init1 => X"300010001684020020090A0100000A0480082400048002A4000000000000113000000000084C0000810904010090021100A008110000408A00002D1400200400024830810010068002124805204000000A02024002000040800000200000000800E800008002A521140000001040081100080001000001080000000000000001000000040281C00080010010000001402221000A000000000100004140208002001054100000008002CC040080000410011000004100000E03000340000000440000D10080C100080000400002000080400000100412092400000004020001000080000040040400000000000000201400082100004082000200280000908002",
	mem_init0 => X"004000000002C92C000800801004000000000081000000020500010080000020200000000000020040020040000000000000000000028202000010000000000000004040000000001100000020000014000000000000000200000008020000000A000002000000000002000000000000000020400200809000002000100000000000008004608000000101800003100000022200400200000000000004000000000002D0300180100000000108120100100008080000004081020005801550001AB56A800000000002010000808000408000008910821808414048880A418044028140CD00044218803010020105500002000080010402000000200240020001",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y27_N4
\u0|nios2_gen2_0|cpu|F_iw[6]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[6]~43_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a38\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a38\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[6]~43_combout\);

-- Location: LCCOMB_X51_Y29_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X51_Y29_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(6));

-- Location: FF_X47_Y29_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X44_Y29_N16
\u0|nios2_gen2_0|cpu|F_iw[6]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[6]~44_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[6]~43_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[6]~43_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	combout => \u0|nios2_gen2_0|cpu|F_iw[6]~44_combout\);

-- Location: FF_X44_Y29_N17
\u0|nios2_gen2_0|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[6]~44_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(6));

-- Location: FF_X42_Y30_N27
\u0|nios2_gen2_0|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(16));

-- Location: LCCOMB_X40_Y34_N10
\u0|nios2_gen2_0|cpu|Add1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~1_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(16) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(16),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~1_combout\);

-- Location: LCCOMB_X40_Y32_N2
\u0|nios2_gen2_0|cpu|W_alu_result[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\);

-- Location: FF_X40_Y32_N3
\u0|nios2_gen2_0|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(16));

-- Location: LCCOMB_X49_Y29_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X49_Y29_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(16));

-- Location: FF_X46_Y30_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: FF_X47_Y34_N7
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X46_Y30_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: LCCOMB_X45_Y30_N4
\u0|mm_interconnect_0|rsp_mux|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: LCCOMB_X46_Y33_N30
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\);

-- Location: FF_X46_Y33_N31
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X45_Y32_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(16) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(16),
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\);

-- Location: LCCOMB_X44_Y32_N0
\u0|nios2_gen2_0|cpu|E_src1[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\);

-- Location: FF_X44_Y32_N1
\u0|nios2_gen2_0|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(14));

-- Location: LCCOMB_X40_Y34_N8
\u0|nios2_gen2_0|cpu|E_logic_result[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(14) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(14)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(14) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(14)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(14),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(14),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\);

-- Location: LCCOMB_X40_Y32_N6
\u0|nios2_gen2_0|cpu|W_alu_result[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\);

-- Location: FF_X40_Y32_N7
\u0|nios2_gen2_0|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(14));

-- Location: LCCOMB_X40_Y32_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~10_combout\);

-- Location: FF_X56_Y27_N11
\u0|nios2_gen2_0|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(5));

-- Location: M9K_X53_Y34_N0
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_jtag_uart_0:jtag_uart_0|celik_lab2_sys_jtag_uart_0_scfifo_w:the_celik_lab2_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \u0|jtag_uart_0|r_val~0_combout\,
	ena2 => \u0|jtag_uart_0|fifo_wr~q\,
	clr0 => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	portadatain => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y38_N8
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X52_Y38_N9
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X49_Y38_N10
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: FF_X49_Y38_N11
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X49_Y38_N14
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X49_Y38_N7
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: FF_X50_Y34_N9
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: FF_X50_Y34_N5
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X50_Y38_N12
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~2_combout\);

-- Location: LCCOMB_X50_Y38_N14
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X51_Y38_N0
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X50_Y34_N10
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\);

-- Location: FF_X50_Y34_N11
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X52_Y38_N10
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X52_Y38_N11
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X52_Y38_N28
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X52_Y38_N20
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X52_Y38_N21
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X52_Y38_N30
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X52_Y38_N6
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X52_Y38_N7
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X52_Y38_N2
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X52_Y38_N18
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X52_Y38_N19
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X51_Y38_N22
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X51_Y38_N2
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X51_Y38_N3
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X51_Y38_N28
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X51_Y38_N14
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X51_Y38_N15
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X51_Y38_N8
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCCOMB_X51_Y38_N12
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X51_Y38_N13
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X51_Y38_N30
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X51_Y38_N10
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X51_Y38_N11
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X51_Y38_N20
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X51_Y38_N24
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X51_Y38_N25
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X50_Y38_N28
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~2_combout\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X50_Y38_N29
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X50_Y34_N4
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X50_Y34_N18
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X50_Y34_N19
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X50_Y34_N12
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|r_val~q\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X50_Y34_N13
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X47_Y34_N4
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X47_Y34_N2
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- (((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # (!\u0|jtag_uart_0|r_val~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \u0|jtag_uart_0|r_val~0_combout\,
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X50_Y34_N16
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|fifo_wr~q\) # ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u0|jtag_uart_0|fifo_wr~q\,
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X50_Y34_N17
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X50_Y34_N14
\u0|jtag_uart_0|r_val~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|r_val~0_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & ((!\u0|jtag_uart_0|r_val~q\) # 
-- (!\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|r_val~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \u0|jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X50_Y34_N0
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \u0|jtag_uart_0|fifo_wr~q\ $ (\u0|jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|fifo_wr~q\,
	datad => \u0|jtag_uart_0|r_val~0_combout\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X50_Y34_N21
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: FF_X50_Y34_N23
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X47_Y34_N30
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X50_Y34_N6
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\u0|jtag_uart_0|fifo_wr~q\ & 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \u0|jtag_uart_0|fifo_wr~q\,
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X49_Y33_N18
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|r_val~0_combout\ & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \u0|jtag_uart_0|r_val~0_combout\,
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X49_Y33_N19
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X47_Y27_N14
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X47_Y27_N15
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X55_Y28_N28
\u0|timer_0|period_l_register[13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[13]~8_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	combout => \u0|timer_0|period_l_register[13]~8_combout\);

-- Location: FF_X55_Y28_N29
\u0|timer_0|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[13]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(13));

-- Location: LCCOMB_X56_Y29_N6
\u0|timer_0|Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~1_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|timer_0|Equal6~1_combout\);

-- Location: LCCOMB_X54_Y27_N28
\u0|timer_0|period_h_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_wr_strobe~combout\ = (\u0|timer_0|period_l_wr_strobe~4_combout\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|timer_0|period_h_wr_strobe~combout\);

-- Location: FF_X56_Y27_N5
\u0|timer_0|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(13));

-- Location: LCCOMB_X57_Y29_N18
\u0|timer_0|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|Equal6~0_combout\);

-- Location: LCCOMB_X56_Y27_N4
\u0|timer_0|read_mux_out[13]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~19_combout\ = (\u0|timer_0|period_l_register\(13) & (\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|period_h_register\(13)))) # (!\u0|timer_0|period_l_register\(13) & ((\u0|timer_0|Equal6~0_combout\) # 
-- ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(13),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(13),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[13]~19_combout\);

-- Location: LCCOMB_X55_Y27_N30
\u0|timer_0|counter_snapshot[13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[13]~8_combout\ = !\u0|timer_0|internal_counter\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(13),
	combout => \u0|timer_0|counter_snapshot[13]~8_combout\);

-- Location: LCCOMB_X54_Y27_N6
\u0|timer_0|snap_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|snap_strobe~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|timer_0|period_l_wr_strobe~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|timer_0|period_l_wr_strobe~4_combout\,
	combout => \u0|timer_0|snap_strobe~0_combout\);

-- Location: FF_X55_Y27_N31
\u0|timer_0|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[13]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(13));

-- Location: LCCOMB_X55_Y27_N24
\u0|timer_0|read_mux_out~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~20_combout\ = (\u0|timer_0|counter_snapshot\(13) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(13),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~20_combout\);

-- Location: FF_X55_Y27_N27
\u0|timer_0|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(29));

-- Location: LCCOMB_X59_Y27_N4
\u0|timer_0|Equal6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~2_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|nios2_gen2_0|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|Equal6~2_combout\);

-- Location: LCCOMB_X55_Y27_N8
\u0|timer_0|read_mux_out[13]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~21_combout\ = (\u0|timer_0|read_mux_out[13]~19_combout\) # ((\u0|timer_0|read_mux_out~20_combout\) # ((\u0|timer_0|counter_snapshot\(29) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[13]~19_combout\,
	datab => \u0|timer_0|read_mux_out~20_combout\,
	datac => \u0|timer_0|counter_snapshot\(29),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[13]~21_combout\);

-- Location: FF_X55_Y27_N9
\u0|timer_0|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[13]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(13));

-- Location: FF_X47_Y27_N29
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X47_Y27_N28
\u0|mm_interconnect_0|rsp_mux|src_data[13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[13]~9_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[13]~9_combout\);

-- Location: LCCOMB_X51_Y29_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X51_Y29_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(13));

-- Location: FF_X47_Y27_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X55_Y28_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(13) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: M9K_X53_Y24_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0E00000000000000000000004900C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AD688F080148FA447889E30A063E53E133FE6110A95F4887889E30A061309872BA7C8B113E30A060055058898C2818402E45889C6140EBA780A82001A83001A8200D41001151A500048040201D41006A0C0048500C20024000A85010D41004700340080004AD0A080880010010C1542001042068E6D9520140158A80040978000114050600005D0038821A0D449202A80A6200100C44310000A944",
	mem_init1 => X"0D1AC03001C1A8A0522017F80020000182128200218080040410022800AC3121803400531848C018100000002820802301004406009580060060010810863B8200825001901086B280C597E6500800800316826804C080408340001000008000050400074001D652502001840A400514110A82805000110C0002080546B946A12002143C10828002871A8600032002104A03000A6420B050080201A2C478120A800042150001AA3C3BD02A0282020010061210100101AA18006C1020000001206E65118611420807FFFC8730ED6A43019E180D555CCE7CE6E7460F5555DC61300E5556E55555BB0C3DB297FF9840C0630C29574FA5EBB45DBD5AFF184955100C",
	mem_init0 => X"41B4C30A060975978C250320641BBF861FAB5464DFF7FC62CBCC1FF57FF983FE5FFE60F3C60609F50609F50606AAFD02E30A063CC0C20245991622630A0609ED55EA2A9FFEDFFCC1C877F183FFE546149B04D545F229FF16EEED76DA96DDBFE30A4DF914FFB035AA8B16EEF576D2DDAFC621654ACA9B987E6152A598A52444C798048BAD5ECB8B5A49758B22A6AE6B66F302A5ACAC89E3036F1805B18196F18196F182220182460A3044601AFB7554BF6A9B939749AD752A7AE9F08E63EC0A182810310C3969F31FBFEAFFCFF97FEA326FF3F3705005642802948280149241400C3018001802A318F460627F8D88882BDF180F6BA0C33DF08000213028020104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y27_N18
\u0|mm_interconnect_0|rsp_mux|src_data[13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[13]~8_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a45\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a45\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[13]~8_combout\);

-- Location: LCCOMB_X47_Y27_N8
\u0|mm_interconnect_0|rsp_mux|src_data[13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[13]~9_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[13]~8_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[13]~9_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[13]~8_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout\);

-- Location: LCCOMB_X46_Y31_N24
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\);

-- Location: LCCOMB_X47_Y30_N0
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (((\u0|nios2_gen2_0|cpu|D_iw\(4)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X46_Y31_N25
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X45_Y31_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(13) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~11_combout\);

-- Location: LCCOMB_X49_Y27_N28
\u0|nios2_gen2_0|cpu|E_st_data[17]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[17]~12_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[17]~12_combout\);

-- Location: FF_X49_Y27_N29
\u0|nios2_gen2_0|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[17]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(17));

-- Location: LCCOMB_X49_Y27_N14
\u0|mm_interconnect_0|cmd_mux_002|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: M9K_X73_Y30_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BDEE06198D5EFE445D39E21A046ED2EB337E4331ABDFC885D39E21A0452290F7BB7C8BA73E21A04331D05D39886810CD2E45D39C4340C3A4A1A03103A03103A0300D01803831D80000840100150100680C40E0008C300C6300900090D01807928341080004D112CACA448902444AD44A25CCE26AE6CB463140348A80040948006214070E00001C10D868688143300AA86A3000102C5A210000E04F",
	mem_init1 => X"CD128834420380E0D2008914003680919A220000081000040118023001AC312C003800D3184A001A4A1428502C28A1020804D420A0848D02006FC4410A861B82903250018032841300A080001900018003968240108180048A800012000080100004006008010A00400201960A44051CB5CAB3804020090D48080405D6BD40890002003C00808003CA840840000158000E1100765520900080000084A471030A0100410000C1763C34D0400606000010028010000101FC18906C84A0001001285E631186500261A000012720ED6A72191E10ED4751C8FC8EC5443F51D4DC44212E55D2E51551AB089DB297DF904C8643086B976FA5ABB9CDAD5AFF107D5670C8",
	mem_init0 => X"5914C21A04210613882532264591BF8437A955C79BE7FC45FBC8AEFF6FF915DFDBFE42F3C4442DF5842DF58436AAFD22E21A047C88864AE5D9174E621A046AED55EA2ABFBEDAFC84E877F109DBE5C434BB0CD5457329DF35FFCF76F397DDAFE21A5DB994EFB035AA8B35FFD776F3DDAFC461554ACA9A907E4752A591A52464C79124CBBD5E8A1B7A4D758A26A6AC6266F21281A82CC9E2136F1085B109D6F109D6F109250108442A2144423AE24554BE6A9FF3F741A935225A89708A47A2A01085400408B969F237DDFEDFD77F6FEAE3CDF3F315700CAEB80692AB80D48AEBC0AD349A021092A94A7460624F8C8020EBDF109F7BA28E3DF08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N8
\u0|nios2_gen2_0|cpu|F_iw[18]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~47_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a50\)) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a50\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~47_combout\);

-- Location: LCCOMB_X46_Y30_N12
\u0|nios2_gen2_0|cpu|F_iw[18]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~48_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18)) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|F_iw[18]~47_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|nios2_gen2_0|cpu|F_iw[18]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[18]~47_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~48_combout\);

-- Location: LCCOMB_X46_Y30_N10
\u0|nios2_gen2_0|cpu|F_iw[18]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~68_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[18]~48_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\) # ((!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|F_iw[18]~48_combout\ & (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & (\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[18]~48_combout\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~68_combout\);

-- Location: FF_X46_Y30_N11
\u0|nios2_gen2_0|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[18]~68_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(18));

-- Location: LCCOMB_X42_Y30_N20
\u0|nios2_gen2_0|cpu|R_src2_lo[12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(18))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3_combout\);

-- Location: FF_X42_Y30_N21
\u0|nios2_gen2_0|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(12));

-- Location: LCCOMB_X42_Y31_N8
\u0|nios2_gen2_0|cpu|Add1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~5_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(12),
	combout => \u0|nios2_gen2_0|cpu|Add1~5_combout\);

-- Location: LCCOMB_X43_Y31_N24
\u0|nios2_gen2_0|cpu|W_alu_result[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\);

-- Location: FF_X43_Y31_N25
\u0|nios2_gen2_0|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(12));

-- Location: LCCOMB_X55_Y27_N20
\u0|timer_0|counter_snapshot[12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[12]~9_combout\ = !\u0|timer_0|internal_counter\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(12),
	combout => \u0|timer_0|counter_snapshot[12]~9_combout\);

-- Location: FF_X55_Y27_N21
\u0|timer_0|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[12]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(12));

-- Location: LCCOMB_X55_Y27_N6
\u0|timer_0|read_mux_out~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~23_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|counter_snapshot\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|counter_snapshot\(12),
	combout => \u0|timer_0|read_mux_out~23_combout\);

-- Location: LCCOMB_X55_Y28_N18
\u0|timer_0|period_l_register[12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[12]~7_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	combout => \u0|timer_0|period_l_register[12]~7_combout\);

-- Location: FF_X55_Y28_N19
\u0|timer_0|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[12]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(12));

-- Location: FF_X56_Y27_N19
\u0|timer_0|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(12));

-- Location: LCCOMB_X56_Y27_N18
\u0|timer_0|read_mux_out[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~22_combout\ = (\u0|timer_0|period_l_register\(12) & (\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|period_h_register\(12)))) # (!\u0|timer_0|period_l_register\(12) & ((\u0|timer_0|Equal6~0_combout\) # 
-- ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(12),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(12),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[12]~22_combout\);

-- Location: FF_X55_Y27_N5
\u0|timer_0|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(28));

-- Location: LCCOMB_X55_Y27_N2
\u0|timer_0|read_mux_out[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~24_combout\ = (\u0|timer_0|read_mux_out~23_combout\) # ((\u0|timer_0|read_mux_out[12]~22_combout\) # ((\u0|timer_0|counter_snapshot\(28) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~23_combout\,
	datab => \u0|timer_0|read_mux_out[12]~22_combout\,
	datac => \u0|timer_0|counter_snapshot\(28),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[12]~24_combout\);

-- Location: FF_X55_Y27_N3
\u0|timer_0|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[12]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(12));

-- Location: LCCOMB_X55_Y27_N0
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\ = \u0|timer_0|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(12),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X55_Y27_N1
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12));

-- Location: FF_X47_Y29_N27
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X47_Y29_N26
\u0|mm_interconnect_0|rsp_mux|src_data[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12) & ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout\);

-- Location: LCCOMB_X49_Y27_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: M9K_X53_Y27_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a43\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010FCCDD0FCCDDFDDD",
	mem_init0 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B2600000000000000000000000000000A00000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N14
\u0|mm_interconnect_0|rsp_mux|src_data[12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[12]~11_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a44\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a44\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[12]~11_combout\);

-- Location: LCCOMB_X49_Y29_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X49_Y29_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(12));

-- Location: FF_X47_Y29_N5
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X47_Y29_N4
\u0|mm_interconnect_0|rsp_mux|src_data[12]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[12]~13_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[12]~11_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[12]~11_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[12]~13_combout\);

-- Location: LCCOMB_X46_Y31_N18
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_data[12]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[12]~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: FF_X46_Y31_N19
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X43_Y31_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~12_combout\);

-- Location: LCCOMB_X45_Y32_N20
\u0|nios2_gen2_0|cpu|E_src1[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\);

-- Location: FF_X45_Y32_N21
\u0|nios2_gen2_0|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(11));

-- Location: LCCOMB_X42_Y30_N6
\u0|nios2_gen2_0|cpu|R_src2_lo[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(17)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(17),
	datad => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4_combout\);

-- Location: FF_X42_Y30_N7
\u0|nios2_gen2_0|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(11));

-- Location: LCCOMB_X42_Y31_N6
\u0|nios2_gen2_0|cpu|E_logic_result[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(11) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(11)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(11) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(11)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(11),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(11),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\);

-- Location: LCCOMB_X45_Y31_N0
\u0|nios2_gen2_0|cpu|W_alu_result[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\);

-- Location: FF_X45_Y31_N1
\u0|nios2_gen2_0|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(11));

-- Location: FF_X59_Y27_N7
\u0|timer_0|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(11));

-- Location: LCCOMB_X59_Y27_N6
\u0|timer_0|read_mux_out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~11_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(11) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(11),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~11_combout\);

-- Location: LCCOMB_X59_Y27_N24
\u0|timer_0|counter_snapshot[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[27]~feeder_combout\ = \u0|timer_0|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(27),
	combout => \u0|timer_0|counter_snapshot[27]~feeder_combout\);

-- Location: FF_X59_Y27_N25
\u0|timer_0|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[27]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(27));

-- Location: LCCOMB_X52_Y27_N8
\u0|timer_0|period_h_register[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[11]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	combout => \u0|timer_0|period_h_register[11]~feeder_combout\);

-- Location: FF_X52_Y27_N9
\u0|timer_0|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(11));

-- Location: FF_X56_Y28_N9
\u0|timer_0|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(11));

-- Location: LCCOMB_X56_Y28_N8
\u0|timer_0|read_mux_out[11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~10_combout\ = (\u0|timer_0|Equal6~0_combout\ & ((\u0|timer_0|period_l_register\(11)) # ((\u0|timer_0|period_h_register\(11) & \u0|timer_0|Equal6~1_combout\)))) # (!\u0|timer_0|Equal6~0_combout\ & 
-- (\u0|timer_0|period_h_register\(11) & ((\u0|timer_0|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~0_combout\,
	datab => \u0|timer_0|period_h_register\(11),
	datac => \u0|timer_0|period_l_register\(11),
	datad => \u0|timer_0|Equal6~1_combout\,
	combout => \u0|timer_0|read_mux_out[11]~10_combout\);

-- Location: LCCOMB_X59_Y27_N2
\u0|timer_0|read_mux_out[11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~12_combout\ = (\u0|timer_0|read_mux_out~11_combout\) # ((\u0|timer_0|read_mux_out[11]~10_combout\) # ((\u0|timer_0|counter_snapshot\(27) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~11_combout\,
	datab => \u0|timer_0|counter_snapshot\(27),
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|read_mux_out[11]~10_combout\,
	combout => \u0|timer_0|read_mux_out[11]~12_combout\);

-- Location: FF_X59_Y27_N3
\u0|timer_0|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[11]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(11));

-- Location: FF_X49_Y30_N17
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X52_Y30_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X52_Y30_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(11));

-- Location: FF_X49_Y30_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X49_Y30_N16
\u0|mm_interconnect_0|rsp_mux|src_data[11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[11]~1_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[11]~1_combout\);

-- Location: LCCOMB_X49_Y30_N2
\u0|mm_interconnect_0|rsp_mux|src_data[11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[11]~2_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[11]~1_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[11]~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[11]~2_combout\);

-- Location: LCCOMB_X46_Y31_N16
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_data[11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[11]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\);

-- Location: FF_X46_Y31_N17
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X47_Y31_N4
\u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(11) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~13_combout\);

-- Location: LCCOMB_X42_Y31_N28
\u0|nios2_gen2_0|cpu|R_src2_lo[10]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(16))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5_combout\);

-- Location: FF_X42_Y31_N29
\u0|nios2_gen2_0|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(10));

-- Location: LCCOMB_X42_Y31_N16
\u0|nios2_gen2_0|cpu|E_logic_result[10]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(10) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(10)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(10) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(10)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(10),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(10),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\);

-- Location: LCCOMB_X43_Y31_N26
\u0|nios2_gen2_0|cpu|W_alu_result[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\);

-- Location: FF_X43_Y31_N27
\u0|nios2_gen2_0|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(10));

-- Location: LCCOMB_X51_Y34_N8
\u0|jtag_uart_0|ac~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~0_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\) # (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \u0|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X51_Y33_N8
\u0|jtag_uart_0|ac~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~1_combout\ = (\u0|jtag_uart_0|ac~0_combout\) # ((\u0|jtag_uart_0|ac~q\ & ((!\u0|jtag_uart_0|ien_AE~2_combout\) # (!\u0|nios2_gen2_0|cpu|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	datab => \u0|jtag_uart_0|ac~0_combout\,
	datac => \u0|jtag_uart_0|ac~q\,
	datad => \u0|jtag_uart_0|ien_AE~2_combout\,
	combout => \u0|jtag_uart_0|ac~1_combout\);

-- Location: FF_X51_Y33_N9
\u0|jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|ac~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ac~q\);

-- Location: FF_X51_Y33_N31
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|ac~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X59_Y27_N30
\u0|timer_0|counter_snapshot[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[26]~feeder_combout\ = \u0|timer_0|internal_counter\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(26),
	combout => \u0|timer_0|counter_snapshot[26]~feeder_combout\);

-- Location: FF_X59_Y27_N31
\u0|timer_0|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[26]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(26));

-- Location: LCCOMB_X55_Y28_N16
\u0|timer_0|period_l_register[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[10]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	combout => \u0|timer_0|period_l_register[10]~feeder_combout\);

-- Location: FF_X55_Y28_N17
\u0|timer_0|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(10));

-- Location: FF_X56_Y27_N25
\u0|timer_0|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(10));

-- Location: LCCOMB_X56_Y27_N24
\u0|timer_0|read_mux_out[10]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~25_combout\ = (\u0|timer_0|period_l_register\(10) & ((\u0|timer_0|Equal6~0_combout\) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(10))))) # (!\u0|timer_0|period_l_register\(10) & 
-- (\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|period_h_register\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(10),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(10),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[10]~25_combout\);

-- Location: FF_X59_Y27_N13
\u0|timer_0|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(10));

-- Location: LCCOMB_X59_Y27_N12
\u0|timer_0|read_mux_out~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~26_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(10) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(10),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~26_combout\);

-- Location: LCCOMB_X59_Y27_N18
\u0|timer_0|read_mux_out[10]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~27_combout\ = (\u0|timer_0|read_mux_out[10]~25_combout\) # ((\u0|timer_0|read_mux_out~26_combout\) # ((\u0|timer_0|counter_snapshot\(26) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(26),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|read_mux_out[10]~25_combout\,
	datad => \u0|timer_0|read_mux_out~26_combout\,
	combout => \u0|timer_0|read_mux_out[10]~27_combout\);

-- Location: FF_X59_Y27_N19
\u0|timer_0|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[10]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(10));

-- Location: LCCOMB_X59_Y27_N16
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\ = \u0|timer_0|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(10),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X59_Y27_N17
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X51_Y33_N30
\u0|mm_interconnect_0|rsp_mux|src_data[10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[10]~15_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[10]~15_combout\);

-- Location: LCCOMB_X50_Y29_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X50_Y29_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(10));

-- Location: FF_X46_Y29_N5
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: M9K_X33_Y32_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000094000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B5A6A40AC5CBCB300099FC01442D7A11D53B8158B9796600099FC01441209010C19EAB132FC014404CC87899880510522665899C8028C3A40280600180600180700C03801812D004393020B014030060180060404828420410004170C030061103420F82044C030C03DFB74203C1101CE804ACE0405852D700158A00C000781B21A0004200100D4010821A290011208029001E00044418018000C4",
	mem_init1 => X"0C42401001F8AC091623421A3C2060100030518319812C08041406003CA0732007601E5038C803B03DFAE1C0C0378001210064002007828000200100108A2B022020400B08401610A000804C014426CE0346B249402081548201E859C006F0210F0780802879840080016180505079306B4A08906850B158A5400020440D080B01E2001E81A0838AC8000802031600D30611C1D60650036052E100A0B0202082420640971410220000C00300100D00120283006801218008404C003FE0008190486033C844030007FFF80F20CDFB5309BB602DD544C27C26C54807755CDF80203F555ECD7DDFBB9019B2974EE044C263080860078032B49040E20F104B55304D",
	mem_init0 => X"4994C401440155179028110220883F7810E534244111BC424AC80E00443E01C0110F80F3F80409E70409E70406AAFC4AFC01443C8082B65F8DD62664014420C0001EBA9E11DBFC81C865FE01D9C57814DF06D7C50229083EAEECF7CE36777FE40A6F811484307DAE8F36AEF4F7C669BFC80065CCCADA904F805FA7908300000060240096A550A5BA4113010800E60B663C02C5AC2C89FC0B6FE005B10196FE0596FE02200100441A20C450028810172419D80202242EB5010284F4866306A81030009108396BF206180208C000272A3264E27D009604000B18900482308004504830980010000358E63230078C880003AF20016F00C355670F0F017609E0F102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N12
\u0|mm_interconnect_0|rsp_mux|src_data[10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[10]~14_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a42\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a10~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a42\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[10]~14_combout\);

-- Location: LCCOMB_X46_Y29_N4
\u0|mm_interconnect_0|rsp_mux|src_data[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[10]~16_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[10]~15_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[10]~14_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[10]~15_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[10]~14_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[10]~16_combout\);

-- Location: LCCOMB_X46_Y31_N22
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[10]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~0_combout\);

-- Location: FF_X46_Y31_N23
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X47_Y31_N22
\u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(10) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~14_combout\);

-- Location: LCCOMB_X41_Y32_N28
\u0|nios2_gen2_0|cpu|E_src1[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(17),
	combout => \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\);

-- Location: FF_X41_Y32_N29
\u0|nios2_gen2_0|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(13));

-- Location: LCCOMB_X42_Y34_N10
\u0|nios2_gen2_0|cpu|E_logic_result[13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[13]~13_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(13) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(13)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(13) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(13)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(13),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(13),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[13]~13_combout\);

-- Location: LCCOMB_X40_Y32_N8
\u0|nios2_gen2_0|cpu|W_alu_result[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[13]~13_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[13]~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\);

-- Location: FF_X40_Y32_N9
\u0|nios2_gen2_0|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(13));

-- Location: LCCOMB_X40_Y32_N26
\u0|mm_interconnect_0|router|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(14) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(15) & (\u0|nios2_gen2_0|cpu|W_alu_result\(17) & !\u0|nios2_gen2_0|cpu|W_alu_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(17),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(16),
	combout => \u0|mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X45_Y31_N12
\u0|mm_interconnect_0|router|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(9) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(11) & (\u0|nios2_gen2_0|cpu|W_alu_result\(12) & !\u0|nios2_gen2_0|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	combout => \u0|mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X45_Y31_N4
\u0|mm_interconnect_0|router|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~2_combout\ = (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(13) & (\u0|mm_interconnect_0|router|Equal1~0_combout\ & \u0|mm_interconnect_0|router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X45_Y31_N20
\u0|mm_interconnect_0|router|Equal5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal5~2_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & \u0|nios2_gen2_0|cpu|W_alu_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	combout => \u0|mm_interconnect_0|router|Equal5~2_combout\);

-- Location: LCCOMB_X45_Y31_N30
\u0|mm_interconnect_0|router|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal6~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & \u0|mm_interconnect_0|router|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datad => \u0|mm_interconnect_0|router|Equal5~2_combout\,
	combout => \u0|mm_interconnect_0|router|Equal6~0_combout\);

-- Location: LCCOMB_X50_Y30_N18
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\u0|mm_interconnect_0|router|Equal6~0_combout\ & (\u0|jtag_uart_0|av_waitrequest~q\ & 
-- \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal6~0_combout\,
	datac => \u0|jtag_uart_0|av_waitrequest~q\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X50_Y30_N4
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\) # ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X50_Y30_N5
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X50_Y30_N8
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X50_Y30_N9
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X50_Y30_N30
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X50_Y30_N26
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & (\u0|mm_interconnect_0|router|Equal6~0_combout\ & 
-- (\u0|jtag_uart_0|av_waitrequest~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal6~0_combout\,
	datac => \u0|jtag_uart_0|av_waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X50_Y30_N27
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X56_Y27_N12
\u0|timer_0|period_h_register[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[9]~6_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	combout => \u0|timer_0|period_h_register[9]~6_combout\);

-- Location: FF_X56_Y27_N13
\u0|timer_0|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[9]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(9));

-- Location: FF_X56_Y29_N11
\u0|timer_0|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(9));

-- Location: LCCOMB_X56_Y29_N10
\u0|timer_0|read_mux_out[9]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~28_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((\u0|timer_0|period_l_register\(9) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_h_register\(9)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((\u0|timer_0|period_l_register\(9) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_h_register\(9),
	datac => \u0|timer_0|period_l_register\(9),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[9]~28_combout\);

-- Location: LCCOMB_X57_Y25_N16
\u0|timer_0|counter_snapshot[25]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[25]~10_combout\ = !\u0|timer_0|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(25),
	combout => \u0|timer_0|counter_snapshot[25]~10_combout\);

-- Location: FF_X57_Y25_N17
\u0|timer_0|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[25]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(25));

-- Location: FF_X59_Y27_N9
\u0|timer_0|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(9));

-- Location: LCCOMB_X59_Y27_N8
\u0|timer_0|read_mux_out~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~29_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(9) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(9),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~29_combout\);

-- Location: LCCOMB_X56_Y29_N14
\u0|timer_0|read_mux_out[9]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~30_combout\ = (\u0|timer_0|read_mux_out[9]~28_combout\) # ((\u0|timer_0|read_mux_out~29_combout\) # ((\u0|timer_0|counter_snapshot\(25) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[9]~28_combout\,
	datab => \u0|timer_0|counter_snapshot\(25),
	datac => \u0|timer_0|read_mux_out~29_combout\,
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[9]~30_combout\);

-- Location: FF_X56_Y29_N15
\u0|timer_0|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[9]~30_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(9));

-- Location: FF_X56_Y29_N13
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9));

-- Location: FF_X51_Y33_N15
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X56_Y29_N12
\u0|mm_interconnect_0|rsp_mux|src_data[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~18_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~18_combout\);

-- Location: LCCOMB_X46_Y29_N6
\u0|mm_interconnect_0|rsp_mux|src_data[9]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~17_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a41\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a41\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~17_combout\);

-- Location: LCCOMB_X46_Y29_N8
\u0|mm_interconnect_0|rsp_mux|src_data[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~19_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[9]~18_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[9]~17_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[9]~18_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[9]~17_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~19_combout\);

-- Location: LCCOMB_X46_Y31_N12
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~6_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[9]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[9]~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~6_combout\);

-- Location: FF_X46_Y31_N13
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X43_Y31_N12
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~15_combout\);

-- Location: LCCOMB_X44_Y32_N26
\u0|nios2_gen2_0|cpu|E_src1[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\);

-- Location: FF_X44_Y32_N27
\u0|nios2_gen2_0|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(10));

-- Location: FF_X42_Y31_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X42_Y31_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5_combout\);

-- Location: FF_X42_Y31_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X41_Y33_N8
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4_combout\);

-- Location: FF_X41_Y33_N9
\u0|nios2_gen2_0|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X41_Y33_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(14))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout\);

-- Location: FF_X41_Y33_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X41_Y33_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(15)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3_combout\);

-- Location: FF_X41_Y33_N31
\u0|nios2_gen2_0|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X41_Y33_N12
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(16)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2_combout\);

-- Location: FF_X41_Y33_N13
\u0|nios2_gen2_0|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X41_Y33_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(17))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1_combout\);

-- Location: FF_X41_Y33_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X41_Y33_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(18))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0_combout\);

-- Location: FF_X41_Y33_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X41_Y33_N28
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\);

-- Location: FF_X41_Y33_N29
\u0|nios2_gen2_0|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X41_Y33_N14
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18_combout\);

-- Location: FF_X41_Y33_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X41_Y33_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20_combout\);

-- Location: FF_X41_Y33_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X41_Y33_N26
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(22))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout\);

-- Location: FF_X41_Y33_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X41_Y33_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24_combout\);

-- Location: FF_X41_Y33_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X41_Y33_N6
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31_combout\);

-- Location: FF_X41_Y33_N7
\u0|nios2_gen2_0|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X41_Y33_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(25))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30_combout\);

-- Location: FF_X41_Y33_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X41_Y33_N2
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout\);

-- Location: FF_X41_Y33_N3
\u0|nios2_gen2_0|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X41_Y33_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout\);

-- Location: FF_X41_Y33_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X41_Y33_N22
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(28)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout\);

-- Location: FF_X41_Y33_N23
\u0|nios2_gen2_0|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(27),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X38_Y32_N22
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(29))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26_combout\);

-- Location: FF_X38_Y32_N23
\u0|nios2_gen2_0|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X38_Y32_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(30)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~25_combout\);

-- Location: FF_X38_Y32_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X38_Y32_N26
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\);

-- Location: FF_X38_Y32_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X38_Y32_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21_combout\);

-- Location: FF_X38_Y32_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X37_Y30_N18
\u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal62~7_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\);

-- Location: FF_X37_Y30_N19
\u0|nios2_gen2_0|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X38_Y32_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(0)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	datac => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X38_Y32_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(1)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\);

-- Location: FF_X38_Y32_N31
\u0|nios2_gen2_0|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X38_Y32_N28
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\);

-- Location: FF_X38_Y32_N29
\u0|nios2_gen2_0|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X38_Y32_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(3))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\);

-- Location: FF_X38_Y32_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X38_Y32_N8
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(4)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\);

-- Location: FF_X38_Y32_N9
\u0|nios2_gen2_0|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X38_Y32_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(5)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout\);

-- Location: FF_X38_Y32_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X38_Y32_N14
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(6))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\);

-- Location: FF_X38_Y32_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X38_Y32_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10_combout\);

-- Location: FF_X38_Y32_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X38_Y32_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout\);

-- Location: FF_X38_Y32_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X42_Y31_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8_combout\);

-- Location: FF_X42_Y31_N31
\u0|nios2_gen2_0|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8));

-- Location: FF_X45_Y31_N19
\u0|nios2_gen2_0|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(8));

-- Location: FF_X47_Y33_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[8]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: FF_X59_Y27_N27
\u0|timer_0|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(8));

-- Location: LCCOMB_X59_Y27_N26
\u0|timer_0|read_mux_out~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~32_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(8) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(8),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~32_combout\);

-- Location: FF_X59_Y27_N21
\u0|timer_0|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(24));

-- Location: FF_X55_Y28_N31
\u0|timer_0|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(8));

-- Location: FF_X56_Y27_N23
\u0|timer_0|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(8));

-- Location: LCCOMB_X56_Y27_N22
\u0|timer_0|read_mux_out[8]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~31_combout\ = (\u0|timer_0|period_l_register\(8) & ((\u0|timer_0|Equal6~0_combout\) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(8))))) # (!\u0|timer_0|period_l_register\(8) & 
-- (\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|period_h_register\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(8),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(8),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[8]~31_combout\);

-- Location: LCCOMB_X59_Y27_N28
\u0|timer_0|read_mux_out[8]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~33_combout\ = (\u0|timer_0|read_mux_out~32_combout\) # ((\u0|timer_0|read_mux_out[8]~31_combout\) # ((\u0|timer_0|counter_snapshot\(24) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~32_combout\,
	datab => \u0|timer_0|counter_snapshot\(24),
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|read_mux_out[8]~31_combout\,
	combout => \u0|timer_0|read_mux_out[8]~33_combout\);

-- Location: FF_X59_Y27_N29
\u0|timer_0|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[8]~33_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(8));

-- Location: FF_X47_Y29_N11
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X47_Y29_N10
\u0|mm_interconnect_0|rsp_mux|src_data[8]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~21_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~21_combout\);

-- Location: M9K_X53_Y15_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0800000000000000000000004911C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001086CA28104112447A8DBA2C89237E21D622451288626A85A8DBA2C891C8E172FAC66051BBA2C8841DC85A8DE8B22146A665A84B459150A412A57051A57051A560CD2B831010C3982A280AE0AD2B0669581471E32B1AA38C05C1E22C52B8661102C06802D90C0A0805DB2E4253A1B5FACE222A92491AC4234CC68C8A5278E00EAEB5152341558B88308108210112358C9B05AA94C7A0750C999750",
	mem_init1 => X"1A22454009DCC0953D00B74A9562C4AA257040AA5A8969112C515545542075612D22AA501BD896917579D7CA710714A90049254C138C00534A801322705A8387A4A8520B0A900F9A09E1801642154C4536462AC20C8A0B53802AA548B4D52D25A50174917AA9C4408319834CD2EEA850786C0ED80A8083A8A282D81F00E583415AA8033C01C289969500040A880A207257142417484C188A18A602802A3020D3548A409020232260C0D000A21000A05048A8500201442158005E11A000039E154FC111C90D100457FFF883CAC0510542A8A11DD444924B2487F444244C1890223C755FCFDD552BEA05F3F788E54140A850B81912C8188477D467BD255B411C1D",
	mem_init0 => X"03B02A2C88455116EAA10568A42852A85682262049D1AB524AB20C002731418009CC4552B50445E53445E53445896A41442C8937208A1609291EA37A2C8914CB12D0000A9DA028888193A21009CD484C9B536B8400804E6242690018BADE9F5A264DB04027356CD62B6A027000006A9EB5296F5FC203B93B91A967146F6C5617E408AAB5E5D88E128A57A322B65A6B68FC26A138A8A9A4290D2144321090D21090D213200210F44FA2475442C9108A3F14029C9FEB90F208A2A2E2E262C2A0D11540041231D15C97840088660027393268835D121420000A0A819690248405581D349812D103A21090C0436896DA0102A7D11F4784C30996AAAA8576AD54A900",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y29_N16
\u0|mm_interconnect_0|rsp_mux|src_data[8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~20_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a40~portadataout\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~20_combout\);

-- Location: LCCOMB_X47_Y29_N30
\u0|mm_interconnect_0|rsp_mux|src_data[8]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~22_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[8]~21_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[8]~20_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[8]~21_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[8]~20_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~22_combout\);

-- Location: LCCOMB_X46_Y31_N28
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[8]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[8]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~7_combout\);

-- Location: FF_X46_Y31_N29
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X45_Y31_N28
\u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(8) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~16_combout\);

-- Location: LCCOMB_X45_Y32_N30
\u0|nios2_gen2_0|cpu|E_src1[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\);

-- Location: FF_X45_Y32_N31
\u0|nios2_gen2_0|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(9));

-- Location: LCCOMB_X42_Y31_N2
\u0|nios2_gen2_0|cpu|E_logic_result[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(9) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(9) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(9) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(9))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(9) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(9),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(9),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\);

-- Location: LCCOMB_X43_Y31_N28
\u0|nios2_gen2_0|cpu|W_alu_result[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\);

-- Location: FF_X43_Y31_N29
\u0|nios2_gen2_0|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(9));

-- Location: LCCOMB_X43_Y31_N4
\u0|mm_interconnect_0|cmd_mux_002|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(7)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(9))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: M9K_X53_Y18_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019095CFE445DB9E21A246ED2E3133A4331ABDFC885DB9E21A2472390F7BB7C8BB73E21A24331F05DB9886890CD2E45DB9C4344EBE4E9A023A3A033A3A0330D019C3A3DD86300C581061501986808E8E0400CB01E63C0904092D0118792E74D28054CF112EAD82448190009124125C8126710CA4338603088D0240849E47206238A00124D10F7E67A8D98F008A96430001824DA21A040C94F",
	mem_init1 => X"CC862837E30281CA96D49DD4003680D1DA22000008F00006001A0A3001AD312E803800D3184B40124A952A502E68A1068804D420A0849D4A106FC4410A824BB29031D541603A6FD340E100041920012003968260108140ECCA800006000000500100016748018E04404209960A44051EB5CBF384402C010F48000605F6BD40190002203C6C80A003CA8C7840000158080E1118765527F000801044ACA7F70F020100410001C1762204D0421E2E000010828230000109FC18BCECECA0001C13285E6311827067F1A00001A720ED6A7B1D9E10ED4F51C8FC8EF5443F53D5DC46A1EE55D2F51551AB08DDB297CE906EC763086BD76FA5EABDCDAD5AFF107D5770EC",
	mem_init0 => X"5D94C21A2439369388353B2765D9BF8437FBD5C799C7FC457AC8EEDB67791DDFD9DE43F3C4743DF5843DF58436AAFD32E21A247C8E866AF5D9176E621A246AED55EA2ABF9CDAFC87E877F10DD9C5C434BBACD5657329CEB7FFDF76FB97DDAFE21A5DB994E73AB5AACBB7FFDF76F3DDAFC475554ACA9A92FE4752A591A52464C791E4CABD5ECA1B7E4D55DB27A6AE62E6F21A9DAF2CC9E2176F10B5B10BD6F10BD6F10F6C490C443A21E443BAE3C554BFEA9EF2F749A9752E5AB9708B5FAEAF10F5408448F969F237DDB6CED77F676AE3CCE3F31D780CBEBC06BAEBC0D5ABEBE0AF71B83610C2A10875696A5F8E8000EFDF10FF7B738E1DE88000013008000102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y29_N12
\u0|mm_interconnect_0|rsp_mux|src_data[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[15]~3_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a47\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a47\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[15]~3_combout\);

-- Location: LCCOMB_X55_Y27_N22
\u0|timer_0|counter_snapshot[15]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[15]~6_combout\ = !\u0|timer_0|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(15),
	combout => \u0|timer_0|counter_snapshot[15]~6_combout\);

-- Location: FF_X55_Y27_N23
\u0|timer_0|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[15]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(15));

-- Location: LCCOMB_X54_Y27_N12
\u0|timer_0|read_mux_out~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~14_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|timer_0|counter_snapshot\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|timer_0|counter_snapshot\(15),
	combout => \u0|timer_0|read_mux_out~14_combout\);

-- Location: FF_X54_Y27_N9
\u0|timer_0|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(15));

-- Location: LCCOMB_X54_Y27_N8
\u0|timer_0|read_mux_out[15]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~13_combout\ = (\u0|timer_0|period_l_register\(15) & (((\u0|timer_0|period_h_register\(15) & \u0|timer_0|Equal6~1_combout\)))) # (!\u0|timer_0|period_l_register\(15) & ((\u0|timer_0|Equal6~0_combout\) # 
-- ((\u0|timer_0|period_h_register\(15) & \u0|timer_0|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(15),
	datab => \u0|timer_0|Equal6~0_combout\,
	datac => \u0|timer_0|period_h_register\(15),
	datad => \u0|timer_0|Equal6~1_combout\,
	combout => \u0|timer_0|read_mux_out[15]~13_combout\);

-- Location: FF_X59_Y27_N11
\u0|timer_0|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(31));

-- Location: LCCOMB_X54_Y27_N4
\u0|timer_0|read_mux_out[15]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~15_combout\ = (\u0|timer_0|read_mux_out~14_combout\) # ((\u0|timer_0|read_mux_out[15]~13_combout\) # ((\u0|timer_0|counter_snapshot\(31) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~14_combout\,
	datab => \u0|timer_0|read_mux_out[15]~13_combout\,
	datac => \u0|timer_0|counter_snapshot\(31),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[15]~15_combout\);

-- Location: FF_X54_Y27_N5
\u0|timer_0|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[15]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(15));

-- Location: FF_X54_Y27_N17
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X47_Y29_N8
\u0|jtag_uart_0|rvalid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|rvalid~0_combout\ = (\u0|jtag_uart_0|fifo_rd~3_combout\ & (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # (!\u0|jtag_uart_0|fifo_rd~3_combout\ & 
-- ((\u0|jtag_uart_0|rvalid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|rvalid~q\,
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X47_Y29_N9
\u0|jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|rvalid~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|rvalid~q\);

-- Location: FF_X47_Y29_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|rvalid~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X47_Y29_N28
\u0|mm_interconnect_0|rsp_mux|src_data[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[15]~4_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15) & ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[15]~4_combout\);

-- Location: LCCOMB_X47_Y29_N18
\u0|mm_interconnect_0|rsp_mux|src_data[15]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[15]~5_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[15]~3_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[15]~4_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[15]~3_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[15]~4_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[15]~5_combout\);

-- Location: LCCOMB_X46_Y31_N2
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_data[15]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[15]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\);

-- Location: FF_X46_Y31_N3
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X39_Y27_N6
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a39\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a39\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\);

-- Location: LCCOMB_X54_Y29_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X54_Y29_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(7));

-- Location: FF_X47_Y29_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: FF_X55_Y25_N11
\u0|timer_0|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(7));

-- Location: LCCOMB_X55_Y25_N10
\u0|timer_0|read_mux_out~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~35_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(7) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(7),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~35_combout\);

-- Location: LCCOMB_X55_Y25_N28
\u0|timer_0|counter_snapshot[23]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[23]~11_combout\ = !\u0|timer_0|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(23),
	combout => \u0|timer_0|counter_snapshot[23]~11_combout\);

-- Location: FF_X55_Y25_N29
\u0|timer_0|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[23]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(23));

-- Location: LCCOMB_X56_Y27_N2
\u0|timer_0|period_h_register[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[7]~5_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|timer_0|period_h_register[7]~5_combout\);

-- Location: FF_X56_Y27_N3
\u0|timer_0|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[7]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(7));

-- Location: FF_X56_Y29_N29
\u0|timer_0|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(7));

-- Location: LCCOMB_X56_Y29_N28
\u0|timer_0|read_mux_out[7]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~34_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((\u0|timer_0|period_l_register\(7) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_h_register\(7)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((\u0|timer_0|period_l_register\(7) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_h_register\(7),
	datac => \u0|timer_0|period_l_register\(7),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[7]~34_combout\);

-- Location: LCCOMB_X55_Y25_N4
\u0|timer_0|read_mux_out[7]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~36_combout\ = (\u0|timer_0|read_mux_out~35_combout\) # ((\u0|timer_0|read_mux_out[7]~34_combout\) # ((\u0|timer_0|counter_snapshot\(23) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~35_combout\,
	datab => \u0|timer_0|counter_snapshot\(23),
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|read_mux_out[7]~34_combout\,
	combout => \u0|timer_0|read_mux_out[7]~36_combout\);

-- Location: FF_X55_Y25_N5
\u0|timer_0|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[7]~36_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(7));

-- Location: FF_X51_Y33_N25
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7));

-- Location: FF_X49_Y38_N19
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X54_Y38_N2
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X54_Y38_N3
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X54_Y38_N4
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X54_Y38_N5
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X54_Y38_N6
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X54_Y38_N7
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X54_Y38_N8
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X54_Y38_N9
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X54_Y38_N10
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X54_Y38_N11
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X54_Y38_N12
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X54_Y38_N13
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X54_Y38_N18
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X54_Y38_N19
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X54_Y38_N20
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) 
-- # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X54_Y38_N21
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X54_Y38_N22
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X54_Y38_N23
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X54_Y38_N24
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) 
-- # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X54_Y38_N25
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X54_Y38_N26
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X54_Y38_N27
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X54_Y38_N28
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X54_Y38_N29
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X52_Y38_N16
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X52_Y38_N17
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X52_Y38_N14
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X52_Y38_N15
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X52_Y38_N12
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X52_Y38_N13
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X52_Y38_N4
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X52_Y38_N5
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X52_Y38_N26
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X52_Y38_N27
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X52_Y38_N0
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X52_Y38_N1
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X52_Y38_N22
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X52_Y38_N23
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X53_Y38_N0
\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_jtag_uart_0:jtag_uart_0|celik_lab2_sys_jtag_uart_0_scfifo_r:the_celik_lab2_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart_0|fifo_rd~2_combout\,
	portadatain => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y33_N18
\u0|jtag_uart_0|av_readdata[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[7]~5_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~q\,
	datac => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7),
	combout => \u0|jtag_uart_0|av_readdata[7]~5_combout\);

-- Location: FF_X51_Y33_N19
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[7]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X51_Y33_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\);

-- Location: LCCOMB_X47_Y29_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\);

-- Location: LCCOMB_X47_Y31_N0
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\) # (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datab => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\);

-- Location: LCCOMB_X46_Y31_N6
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\);

-- Location: FF_X47_Y31_N1
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X47_Y32_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~17_combout\);

-- Location: LCCOMB_X47_Y30_N16
\u0|nios2_gen2_0|cpu|E_st_data[15]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[15]~7_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[15]~7_combout\);

-- Location: FF_X47_Y30_N17
\u0|nios2_gen2_0|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[15]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(15));

-- Location: LCCOMB_X55_Y28_N0
\u0|timer_0|period_l_register[15]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[15]~10_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	combout => \u0|timer_0|period_l_register[15]~10_combout\);

-- Location: FF_X55_Y28_N1
\u0|timer_0|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[15]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(15));

-- Location: FF_X56_Y28_N15
\u0|timer_0|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(1));

-- Location: LCCOMB_X56_Y28_N14
\u0|timer_0|counter_is_running~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~0_combout\ = (!\u0|timer_0|force_reload~q\ & (\u0|timer_0|counter_is_running~q\ & ((\u0|timer_0|control_register\(1)) # (!\u0|timer_0|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~10_combout\,
	datab => \u0|timer_0|force_reload~q\,
	datac => \u0|timer_0|control_register\(1),
	datad => \u0|timer_0|counter_is_running~q\,
	combout => \u0|timer_0|counter_is_running~0_combout\);

-- Location: LCCOMB_X57_Y28_N26
\u0|timer_0|counter_is_running~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~1_combout\ = (\u0|timer_0|control_wr_strobe~combout\ & ((\u0|nios2_gen2_0|cpu|d_writedata\(2)) # ((!\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|timer_0|counter_is_running~0_combout\)))) # 
-- (!\u0|timer_0|control_wr_strobe~combout\ & (((\u0|timer_0|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datac => \u0|timer_0|control_wr_strobe~combout\,
	datad => \u0|timer_0|counter_is_running~0_combout\,
	combout => \u0|timer_0|counter_is_running~1_combout\);

-- Location: FF_X57_Y28_N27
\u0|timer_0|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_is_running~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_is_running~q\);

-- Location: LCCOMB_X56_Y28_N20
\u0|timer_0|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~1_combout\ = (\u0|timer_0|force_reload~q\) # (\u0|timer_0|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|force_reload~q\,
	datad => \u0|timer_0|counter_is_running~q\,
	combout => \u0|timer_0|always0~1_combout\);

-- Location: FF_X56_Y26_N31
\u0|timer_0|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[15]~62_combout\,
	asdata => \u0|timer_0|period_l_register\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(15));

-- Location: LCCOMB_X56_Y25_N0
\u0|timer_0|internal_counter[16]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[16]~64_combout\ = (\u0|timer_0|internal_counter\(16) & ((GND) # (!\u0|timer_0|internal_counter[15]~63\))) # (!\u0|timer_0|internal_counter\(16) & (\u0|timer_0|internal_counter[15]~63\ $ (GND)))
-- \u0|timer_0|internal_counter[16]~65\ = CARRY((\u0|timer_0|internal_counter\(16)) # (!\u0|timer_0|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(16),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[15]~63\,
	combout => \u0|timer_0|internal_counter[16]~64_combout\,
	cout => \u0|timer_0|internal_counter[16]~65\);

-- Location: FF_X56_Y27_N29
\u0|timer_0|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(0));

-- Location: FF_X56_Y25_N1
\u0|timer_0|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[16]~64_combout\,
	asdata => \u0|timer_0|period_h_register\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(16));

-- Location: LCCOMB_X56_Y25_N2
\u0|timer_0|internal_counter[17]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[17]~66_combout\ = (\u0|timer_0|internal_counter\(17) & (\u0|timer_0|internal_counter[16]~65\ $ (GND))) # (!\u0|timer_0|internal_counter\(17) & (!\u0|timer_0|internal_counter[16]~65\ & VCC))
-- \u0|timer_0|internal_counter[17]~67\ = CARRY((\u0|timer_0|internal_counter\(17) & !\u0|timer_0|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(17),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[16]~65\,
	combout => \u0|timer_0|internal_counter[17]~66_combout\,
	cout => \u0|timer_0|internal_counter[17]~67\);

-- Location: LCCOMB_X56_Y27_N26
\u0|timer_0|period_h_register[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[1]~1_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|timer_0|period_h_register[1]~1_combout\);

-- Location: FF_X56_Y27_N27
\u0|timer_0|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(1));

-- Location: FF_X56_Y25_N3
\u0|timer_0|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[17]~66_combout\,
	asdata => \u0|timer_0|period_h_register\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(17));

-- Location: LCCOMB_X56_Y25_N4
\u0|timer_0|internal_counter[18]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[18]~68_combout\ = (\u0|timer_0|internal_counter\(18) & ((GND) # (!\u0|timer_0|internal_counter[17]~67\))) # (!\u0|timer_0|internal_counter\(18) & (\u0|timer_0|internal_counter[17]~67\ $ (GND)))
-- \u0|timer_0|internal_counter[18]~69\ = CARRY((\u0|timer_0|internal_counter\(18)) # (!\u0|timer_0|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(18),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[17]~67\,
	combout => \u0|timer_0|internal_counter[18]~68_combout\,
	cout => \u0|timer_0|internal_counter[18]~69\);

-- Location: FF_X57_Y29_N23
\u0|timer_0|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(2));

-- Location: FF_X56_Y25_N5
\u0|timer_0|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[18]~68_combout\,
	asdata => \u0|timer_0|period_h_register\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(18));

-- Location: LCCOMB_X56_Y25_N6
\u0|timer_0|internal_counter[19]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[19]~70_combout\ = (\u0|timer_0|internal_counter\(19) & (\u0|timer_0|internal_counter[18]~69\ $ (GND))) # (!\u0|timer_0|internal_counter\(19) & (!\u0|timer_0|internal_counter[18]~69\ & VCC))
-- \u0|timer_0|internal_counter[19]~71\ = CARRY((\u0|timer_0|internal_counter\(19) & !\u0|timer_0|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(19),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[18]~69\,
	combout => \u0|timer_0|internal_counter[19]~70_combout\,
	cout => \u0|timer_0|internal_counter[19]~71\);

-- Location: LCCOMB_X56_Y27_N0
\u0|timer_0|period_h_register[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[3]~0_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|timer_0|period_h_register[3]~0_combout\);

-- Location: FF_X56_Y27_N1
\u0|timer_0|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[3]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(3));

-- Location: FF_X56_Y25_N7
\u0|timer_0|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[19]~70_combout\,
	asdata => \u0|timer_0|period_h_register\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(19));

-- Location: LCCOMB_X56_Y25_N8
\u0|timer_0|internal_counter[20]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[20]~72_combout\ = (\u0|timer_0|internal_counter\(20) & (!\u0|timer_0|internal_counter[19]~71\)) # (!\u0|timer_0|internal_counter\(20) & ((\u0|timer_0|internal_counter[19]~71\) # (GND)))
-- \u0|timer_0|internal_counter[20]~73\ = CARRY((!\u0|timer_0|internal_counter[19]~71\) # (!\u0|timer_0|internal_counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(20),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[19]~71\,
	combout => \u0|timer_0|internal_counter[20]~72_combout\,
	cout => \u0|timer_0|internal_counter[20]~73\);

-- Location: LCCOMB_X51_Y30_N18
\u0|timer_0|period_h_register[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[4]~2_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|timer_0|period_h_register[4]~2_combout\);

-- Location: FF_X51_Y30_N19
\u0|timer_0|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[4]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(4));

-- Location: FF_X56_Y25_N9
\u0|timer_0|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[20]~72_combout\,
	asdata => \u0|timer_0|period_h_register\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(20));

-- Location: LCCOMB_X56_Y25_N10
\u0|timer_0|internal_counter[21]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[21]~74_combout\ = (\u0|timer_0|internal_counter\(21) & (\u0|timer_0|internal_counter[20]~73\ $ (GND))) # (!\u0|timer_0|internal_counter\(21) & (!\u0|timer_0|internal_counter[20]~73\ & VCC))
-- \u0|timer_0|internal_counter[21]~75\ = CARRY((\u0|timer_0|internal_counter\(21) & !\u0|timer_0|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(21),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[20]~73\,
	combout => \u0|timer_0|internal_counter[21]~74_combout\,
	cout => \u0|timer_0|internal_counter[21]~75\);

-- Location: LCCOMB_X56_Y27_N30
\u0|timer_0|period_h_register[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[5]~3_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|timer_0|period_h_register[5]~3_combout\);

-- Location: FF_X56_Y27_N31
\u0|timer_0|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[5]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(5));

-- Location: FF_X56_Y25_N11
\u0|timer_0|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[21]~74_combout\,
	asdata => \u0|timer_0|period_h_register\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(21));

-- Location: LCCOMB_X56_Y25_N12
\u0|timer_0|internal_counter[22]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[22]~76_combout\ = (\u0|timer_0|internal_counter\(22) & (!\u0|timer_0|internal_counter[21]~75\)) # (!\u0|timer_0|internal_counter\(22) & ((\u0|timer_0|internal_counter[21]~75\) # (GND)))
-- \u0|timer_0|internal_counter[22]~77\ = CARRY((!\u0|timer_0|internal_counter[21]~75\) # (!\u0|timer_0|internal_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(22),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[21]~75\,
	combout => \u0|timer_0|internal_counter[22]~76_combout\,
	cout => \u0|timer_0|internal_counter[22]~77\);

-- Location: LCCOMB_X56_Y27_N16
\u0|timer_0|period_h_register[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[6]~4_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|timer_0|period_h_register[6]~4_combout\);

-- Location: FF_X56_Y27_N17
\u0|timer_0|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[6]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(6));

-- Location: FF_X56_Y25_N13
\u0|timer_0|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[22]~76_combout\,
	asdata => \u0|timer_0|period_h_register\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(22));

-- Location: LCCOMB_X56_Y25_N14
\u0|timer_0|internal_counter[23]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[23]~78_combout\ = (\u0|timer_0|internal_counter\(23) & (\u0|timer_0|internal_counter[22]~77\ $ (GND))) # (!\u0|timer_0|internal_counter\(23) & (!\u0|timer_0|internal_counter[22]~77\ & VCC))
-- \u0|timer_0|internal_counter[23]~79\ = CARRY((\u0|timer_0|internal_counter\(23) & !\u0|timer_0|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(23),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[22]~77\,
	combout => \u0|timer_0|internal_counter[23]~78_combout\,
	cout => \u0|timer_0|internal_counter[23]~79\);

-- Location: FF_X56_Y25_N15
\u0|timer_0|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[23]~78_combout\,
	asdata => \u0|timer_0|period_h_register\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(23));

-- Location: LCCOMB_X56_Y25_N16
\u0|timer_0|internal_counter[24]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[24]~80_combout\ = (\u0|timer_0|internal_counter\(24) & ((GND) # (!\u0|timer_0|internal_counter[23]~79\))) # (!\u0|timer_0|internal_counter\(24) & (\u0|timer_0|internal_counter[23]~79\ $ (GND)))
-- \u0|timer_0|internal_counter[24]~81\ = CARRY((\u0|timer_0|internal_counter\(24)) # (!\u0|timer_0|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(24),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[23]~79\,
	combout => \u0|timer_0|internal_counter[24]~80_combout\,
	cout => \u0|timer_0|internal_counter[24]~81\);

-- Location: FF_X56_Y25_N17
\u0|timer_0|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[24]~80_combout\,
	asdata => \u0|timer_0|period_h_register\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(24));

-- Location: LCCOMB_X56_Y25_N18
\u0|timer_0|internal_counter[25]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[25]~82_combout\ = (\u0|timer_0|internal_counter\(25) & (\u0|timer_0|internal_counter[24]~81\ $ (GND))) # (!\u0|timer_0|internal_counter\(25) & (!\u0|timer_0|internal_counter[24]~81\ & VCC))
-- \u0|timer_0|internal_counter[25]~83\ = CARRY((\u0|timer_0|internal_counter\(25) & !\u0|timer_0|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(25),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[24]~81\,
	combout => \u0|timer_0|internal_counter[25]~82_combout\,
	cout => \u0|timer_0|internal_counter[25]~83\);

-- Location: FF_X56_Y25_N19
\u0|timer_0|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[25]~82_combout\,
	asdata => \u0|timer_0|period_h_register\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(25));

-- Location: LCCOMB_X56_Y25_N20
\u0|timer_0|internal_counter[26]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[26]~84_combout\ = (\u0|timer_0|internal_counter\(26) & ((GND) # (!\u0|timer_0|internal_counter[25]~83\))) # (!\u0|timer_0|internal_counter\(26) & (\u0|timer_0|internal_counter[25]~83\ $ (GND)))
-- \u0|timer_0|internal_counter[26]~85\ = CARRY((\u0|timer_0|internal_counter\(26)) # (!\u0|timer_0|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(26),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[25]~83\,
	combout => \u0|timer_0|internal_counter[26]~84_combout\,
	cout => \u0|timer_0|internal_counter[26]~85\);

-- Location: FF_X56_Y25_N21
\u0|timer_0|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[26]~84_combout\,
	asdata => \u0|timer_0|period_h_register\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(26));

-- Location: LCCOMB_X56_Y25_N22
\u0|timer_0|internal_counter[27]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[27]~86_combout\ = (\u0|timer_0|internal_counter\(27) & (\u0|timer_0|internal_counter[26]~85\ & VCC)) # (!\u0|timer_0|internal_counter\(27) & (!\u0|timer_0|internal_counter[26]~85\))
-- \u0|timer_0|internal_counter[27]~87\ = CARRY((!\u0|timer_0|internal_counter\(27) & !\u0|timer_0|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(27),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[26]~85\,
	combout => \u0|timer_0|internal_counter[27]~86_combout\,
	cout => \u0|timer_0|internal_counter[27]~87\);

-- Location: FF_X56_Y25_N23
\u0|timer_0|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[27]~86_combout\,
	asdata => \u0|timer_0|period_h_register\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(27));

-- Location: LCCOMB_X56_Y25_N24
\u0|timer_0|internal_counter[28]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[28]~88_combout\ = (\u0|timer_0|internal_counter\(28) & ((GND) # (!\u0|timer_0|internal_counter[27]~87\))) # (!\u0|timer_0|internal_counter\(28) & (\u0|timer_0|internal_counter[27]~87\ $ (GND)))
-- \u0|timer_0|internal_counter[28]~89\ = CARRY((\u0|timer_0|internal_counter\(28)) # (!\u0|timer_0|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(28),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[27]~87\,
	combout => \u0|timer_0|internal_counter[28]~88_combout\,
	cout => \u0|timer_0|internal_counter[28]~89\);

-- Location: FF_X56_Y25_N25
\u0|timer_0|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[28]~88_combout\,
	asdata => \u0|timer_0|period_h_register\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(28));

-- Location: LCCOMB_X56_Y25_N26
\u0|timer_0|internal_counter[29]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[29]~90_combout\ = (\u0|timer_0|internal_counter\(29) & (\u0|timer_0|internal_counter[28]~89\ & VCC)) # (!\u0|timer_0|internal_counter\(29) & (!\u0|timer_0|internal_counter[28]~89\))
-- \u0|timer_0|internal_counter[29]~91\ = CARRY((!\u0|timer_0|internal_counter\(29) & !\u0|timer_0|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(29),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[28]~89\,
	combout => \u0|timer_0|internal_counter[29]~90_combout\,
	cout => \u0|timer_0|internal_counter[29]~91\);

-- Location: FF_X56_Y25_N27
\u0|timer_0|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[29]~90_combout\,
	asdata => \u0|timer_0|period_h_register\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(29));

-- Location: LCCOMB_X56_Y25_N28
\u0|timer_0|internal_counter[30]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[30]~92_combout\ = (\u0|timer_0|internal_counter\(30) & ((GND) # (!\u0|timer_0|internal_counter[29]~91\))) # (!\u0|timer_0|internal_counter\(30) & (\u0|timer_0|internal_counter[29]~91\ $ (GND)))
-- \u0|timer_0|internal_counter[30]~93\ = CARRY((\u0|timer_0|internal_counter\(30)) # (!\u0|timer_0|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(30),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[29]~91\,
	combout => \u0|timer_0|internal_counter[30]~92_combout\,
	cout => \u0|timer_0|internal_counter[30]~93\);

-- Location: FF_X56_Y27_N7
\u0|timer_0|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(14));

-- Location: FF_X56_Y25_N29
\u0|timer_0|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[30]~92_combout\,
	asdata => \u0|timer_0|period_h_register\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(30));

-- Location: LCCOMB_X56_Y25_N30
\u0|timer_0|internal_counter[31]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[31]~94_combout\ = \u0|timer_0|internal_counter\(31) $ (!\u0|timer_0|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(31),
	cin => \u0|timer_0|internal_counter[30]~93\,
	combout => \u0|timer_0|internal_counter[31]~94_combout\);

-- Location: FF_X56_Y25_N31
\u0|timer_0|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[31]~94_combout\,
	asdata => \u0|timer_0|period_h_register\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(31));

-- Location: LCCOMB_X55_Y27_N4
\u0|timer_0|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~9_combout\ = (!\u0|timer_0|internal_counter\(31) & (!\u0|timer_0|internal_counter\(29) & (!\u0|timer_0|internal_counter\(28) & !\u0|timer_0|internal_counter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(31),
	datab => \u0|timer_0|internal_counter\(29),
	datac => \u0|timer_0|internal_counter\(28),
	datad => \u0|timer_0|internal_counter\(30),
	combout => \u0|timer_0|Equal0~9_combout\);

-- Location: LCCOMB_X59_Y27_N0
\u0|timer_0|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~2_combout\ = (!\u0|timer_0|internal_counter\(11) & (!\u0|timer_0|internal_counter\(10) & (!\u0|timer_0|internal_counter\(8) & !\u0|timer_0|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(11),
	datab => \u0|timer_0|internal_counter\(10),
	datac => \u0|timer_0|internal_counter\(8),
	datad => \u0|timer_0|internal_counter\(9),
	combout => \u0|timer_0|Equal0~2_combout\);

-- Location: LCCOMB_X55_Y25_N16
\u0|timer_0|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~1_combout\ = (!\u0|timer_0|internal_counter\(7) & (\u0|timer_0|internal_counter\(6) & (\u0|timer_0|internal_counter\(5) & \u0|timer_0|internal_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(7),
	datab => \u0|timer_0|internal_counter\(6),
	datac => \u0|timer_0|internal_counter\(5),
	datad => \u0|timer_0|internal_counter\(4),
	combout => \u0|timer_0|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y27_N18
\u0|timer_0|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~3_combout\ = (\u0|timer_0|internal_counter\(14) & (\u0|timer_0|internal_counter\(13) & (\u0|timer_0|internal_counter\(12) & \u0|timer_0|internal_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(14),
	datab => \u0|timer_0|internal_counter\(13),
	datac => \u0|timer_0|internal_counter\(12),
	datad => \u0|timer_0|internal_counter\(15),
	combout => \u0|timer_0|Equal0~3_combout\);

-- Location: LCCOMB_X56_Y24_N24
\u0|timer_0|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~0_combout\ = (\u0|timer_0|internal_counter\(2) & (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter\(0) & \u0|timer_0|internal_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(2),
	datab => \u0|timer_0|internal_counter\(3),
	datac => \u0|timer_0|internal_counter\(0),
	datad => \u0|timer_0|internal_counter\(1),
	combout => \u0|timer_0|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y24_N2
\u0|timer_0|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~4_combout\ = (\u0|timer_0|Equal0~2_combout\ & (\u0|timer_0|Equal0~1_combout\ & (\u0|timer_0|Equal0~3_combout\ & \u0|timer_0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~2_combout\,
	datab => \u0|timer_0|Equal0~1_combout\,
	datac => \u0|timer_0|Equal0~3_combout\,
	datad => \u0|timer_0|Equal0~0_combout\,
	combout => \u0|timer_0|Equal0~4_combout\);

-- Location: LCCOMB_X56_Y24_N12
\u0|timer_0|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~5_combout\ = (!\u0|timer_0|internal_counter\(18) & \u0|timer_0|internal_counter\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(18),
	datad => \u0|timer_0|internal_counter\(19),
	combout => \u0|timer_0|Equal0~5_combout\);

-- Location: LCCOMB_X55_Y25_N26
\u0|timer_0|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~6_combout\ = (\u0|timer_0|internal_counter\(20) & (\u0|timer_0|internal_counter\(22) & (\u0|timer_0|internal_counter\(23) & \u0|timer_0|internal_counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(20),
	datab => \u0|timer_0|internal_counter\(22),
	datac => \u0|timer_0|internal_counter\(23),
	datad => \u0|timer_0|internal_counter\(21),
	combout => \u0|timer_0|Equal0~6_combout\);

-- Location: LCCOMB_X56_Y24_N30
\u0|timer_0|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~7_combout\ = (\u0|timer_0|Equal0~5_combout\ & (\u0|timer_0|internal_counter\(17) & (!\u0|timer_0|internal_counter\(16) & \u0|timer_0|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~5_combout\,
	datab => \u0|timer_0|internal_counter\(17),
	datac => \u0|timer_0|internal_counter\(16),
	datad => \u0|timer_0|Equal0~6_combout\,
	combout => \u0|timer_0|Equal0~7_combout\);

-- Location: LCCOMB_X57_Y28_N18
\u0|timer_0|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~8_combout\ = (\u0|timer_0|internal_counter\(25) & (!\u0|timer_0|internal_counter\(27) & (!\u0|timer_0|internal_counter\(26) & !\u0|timer_0|internal_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(25),
	datab => \u0|timer_0|internal_counter\(27),
	datac => \u0|timer_0|internal_counter\(26),
	datad => \u0|timer_0|internal_counter\(24),
	combout => \u0|timer_0|Equal0~8_combout\);

-- Location: LCCOMB_X56_Y28_N22
\u0|timer_0|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~10_combout\ = (\u0|timer_0|Equal0~9_combout\ & (\u0|timer_0|Equal0~4_combout\ & (\u0|timer_0|Equal0~7_combout\ & \u0|timer_0|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~9_combout\,
	datab => \u0|timer_0|Equal0~4_combout\,
	datac => \u0|timer_0|Equal0~7_combout\,
	datad => \u0|timer_0|Equal0~8_combout\,
	combout => \u0|timer_0|Equal0~10_combout\);

-- Location: LCCOMB_X56_Y28_N2
\u0|timer_0|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~0_combout\ = (\u0|timer_0|force_reload~q\) # (\u0|timer_0|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|force_reload~q\,
	datac => \u0|timer_0|Equal0~10_combout\,
	combout => \u0|timer_0|always0~0_combout\);

-- Location: FF_X56_Y26_N1
\u0|timer_0|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[0]~32_combout\,
	asdata => \u0|timer_0|period_l_register\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(0));

-- Location: LCCOMB_X56_Y26_N2
\u0|timer_0|internal_counter[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[1]~34_combout\ = (\u0|timer_0|internal_counter\(1) & (\u0|timer_0|internal_counter[0]~33\ $ (GND))) # (!\u0|timer_0|internal_counter\(1) & (!\u0|timer_0|internal_counter[0]~33\ & VCC))
-- \u0|timer_0|internal_counter[1]~35\ = CARRY((\u0|timer_0|internal_counter\(1) & !\u0|timer_0|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(1),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[0]~33\,
	combout => \u0|timer_0|internal_counter[1]~34_combout\,
	cout => \u0|timer_0|internal_counter[1]~35\);

-- Location: LCCOMB_X56_Y28_N18
\u0|timer_0|period_l_register[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[1]~2_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|timer_0|period_l_register[1]~2_combout\);

-- Location: FF_X56_Y28_N19
\u0|timer_0|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(1));

-- Location: FF_X56_Y26_N3
\u0|timer_0|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[1]~34_combout\,
	asdata => \u0|timer_0|period_l_register\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(1));

-- Location: LCCOMB_X56_Y26_N4
\u0|timer_0|internal_counter[2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[2]~36_combout\ = (\u0|timer_0|internal_counter\(2) & (!\u0|timer_0|internal_counter[1]~35\)) # (!\u0|timer_0|internal_counter\(2) & ((\u0|timer_0|internal_counter[1]~35\) # (GND)))
-- \u0|timer_0|internal_counter[2]~37\ = CARRY((!\u0|timer_0|internal_counter[1]~35\) # (!\u0|timer_0|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(2),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[1]~35\,
	combout => \u0|timer_0|internal_counter[2]~36_combout\,
	cout => \u0|timer_0|internal_counter[2]~37\);

-- Location: LCCOMB_X56_Y28_N0
\u0|timer_0|period_l_register[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[2]~1_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|timer_0|period_l_register[2]~1_combout\);

-- Location: FF_X56_Y28_N1
\u0|timer_0|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[2]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(2));

-- Location: FF_X56_Y26_N5
\u0|timer_0|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[2]~36_combout\,
	asdata => \u0|timer_0|period_l_register\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(2));

-- Location: LCCOMB_X56_Y26_N6
\u0|timer_0|internal_counter[3]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[3]~38_combout\ = (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter[2]~37\ $ (GND))) # (!\u0|timer_0|internal_counter\(3) & (!\u0|timer_0|internal_counter[2]~37\ & VCC))
-- \u0|timer_0|internal_counter[3]~39\ = CARRY((\u0|timer_0|internal_counter\(3) & !\u0|timer_0|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(3),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[2]~37\,
	combout => \u0|timer_0|internal_counter[3]~38_combout\,
	cout => \u0|timer_0|internal_counter[3]~39\);

-- Location: LCCOMB_X56_Y28_N26
\u0|timer_0|period_l_register[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[3]~0_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|timer_0|period_l_register[3]~0_combout\);

-- Location: FF_X56_Y28_N27
\u0|timer_0|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[3]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(3));

-- Location: FF_X56_Y26_N7
\u0|timer_0|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[3]~38_combout\,
	asdata => \u0|timer_0|period_l_register\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(3));

-- Location: LCCOMB_X56_Y26_N8
\u0|timer_0|internal_counter[4]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[4]~40_combout\ = (\u0|timer_0|internal_counter\(4) & (!\u0|timer_0|internal_counter[3]~39\)) # (!\u0|timer_0|internal_counter\(4) & ((\u0|timer_0|internal_counter[3]~39\) # (GND)))
-- \u0|timer_0|internal_counter[4]~41\ = CARRY((!\u0|timer_0|internal_counter[3]~39\) # (!\u0|timer_0|internal_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(4),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[3]~39\,
	combout => \u0|timer_0|internal_counter[4]~40_combout\,
	cout => \u0|timer_0|internal_counter[4]~41\);

-- Location: LCCOMB_X55_Y28_N20
\u0|timer_0|period_l_register[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[4]~4_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|timer_0|period_l_register[4]~4_combout\);

-- Location: FF_X55_Y28_N21
\u0|timer_0|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[4]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(4));

-- Location: FF_X56_Y26_N9
\u0|timer_0|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[4]~40_combout\,
	asdata => \u0|timer_0|period_l_register\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(4));

-- Location: LCCOMB_X56_Y26_N10
\u0|timer_0|internal_counter[5]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[5]~42_combout\ = (\u0|timer_0|internal_counter\(5) & (\u0|timer_0|internal_counter[4]~41\ $ (GND))) # (!\u0|timer_0|internal_counter\(5) & (!\u0|timer_0|internal_counter[4]~41\ & VCC))
-- \u0|timer_0|internal_counter[5]~43\ = CARRY((\u0|timer_0|internal_counter\(5) & !\u0|timer_0|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(5),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[4]~41\,
	combout => \u0|timer_0|internal_counter[5]~42_combout\,
	cout => \u0|timer_0|internal_counter[5]~43\);

-- Location: LCCOMB_X56_Y28_N30
\u0|timer_0|period_l_register[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[5]~5_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|timer_0|period_l_register[5]~5_combout\);

-- Location: FF_X56_Y28_N31
\u0|timer_0|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[5]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(5));

-- Location: FF_X56_Y26_N11
\u0|timer_0|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[5]~42_combout\,
	asdata => \u0|timer_0|period_l_register\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(5));

-- Location: LCCOMB_X56_Y26_N12
\u0|timer_0|internal_counter[6]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[6]~44_combout\ = (\u0|timer_0|internal_counter\(6) & (!\u0|timer_0|internal_counter[5]~43\)) # (!\u0|timer_0|internal_counter\(6) & ((\u0|timer_0|internal_counter[5]~43\) # (GND)))
-- \u0|timer_0|internal_counter[6]~45\ = CARRY((!\u0|timer_0|internal_counter[5]~43\) # (!\u0|timer_0|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(6),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[5]~43\,
	combout => \u0|timer_0|internal_counter[6]~44_combout\,
	cout => \u0|timer_0|internal_counter[6]~45\);

-- Location: LCCOMB_X56_Y28_N24
\u0|timer_0|period_l_register[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[6]~6_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|timer_0|period_l_register[6]~6_combout\);

-- Location: FF_X56_Y28_N25
\u0|timer_0|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[6]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(6));

-- Location: FF_X56_Y26_N13
\u0|timer_0|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[6]~44_combout\,
	asdata => \u0|timer_0|period_l_register\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(6));

-- Location: LCCOMB_X56_Y26_N14
\u0|timer_0|internal_counter[7]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[7]~46_combout\ = (\u0|timer_0|internal_counter\(7) & (\u0|timer_0|internal_counter[6]~45\ & VCC)) # (!\u0|timer_0|internal_counter\(7) & (!\u0|timer_0|internal_counter[6]~45\))
-- \u0|timer_0|internal_counter[7]~47\ = CARRY((!\u0|timer_0|internal_counter\(7) & !\u0|timer_0|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(7),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[6]~45\,
	combout => \u0|timer_0|internal_counter[7]~46_combout\,
	cout => \u0|timer_0|internal_counter[7]~47\);

-- Location: FF_X56_Y26_N15
\u0|timer_0|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[7]~46_combout\,
	asdata => \u0|timer_0|period_l_register\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(7));

-- Location: LCCOMB_X56_Y26_N16
\u0|timer_0|internal_counter[8]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[8]~48_combout\ = (\u0|timer_0|internal_counter\(8) & ((GND) # (!\u0|timer_0|internal_counter[7]~47\))) # (!\u0|timer_0|internal_counter\(8) & (\u0|timer_0|internal_counter[7]~47\ $ (GND)))
-- \u0|timer_0|internal_counter[8]~49\ = CARRY((\u0|timer_0|internal_counter\(8)) # (!\u0|timer_0|internal_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(8),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[7]~47\,
	combout => \u0|timer_0|internal_counter[8]~48_combout\,
	cout => \u0|timer_0|internal_counter[8]~49\);

-- Location: FF_X56_Y26_N17
\u0|timer_0|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[8]~48_combout\,
	asdata => \u0|timer_0|period_l_register\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(8));

-- Location: LCCOMB_X56_Y26_N18
\u0|timer_0|internal_counter[9]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[9]~50_combout\ = (\u0|timer_0|internal_counter\(9) & (\u0|timer_0|internal_counter[8]~49\ & VCC)) # (!\u0|timer_0|internal_counter\(9) & (!\u0|timer_0|internal_counter[8]~49\))
-- \u0|timer_0|internal_counter[9]~51\ = CARRY((!\u0|timer_0|internal_counter\(9) & !\u0|timer_0|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(9),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[8]~49\,
	combout => \u0|timer_0|internal_counter[9]~50_combout\,
	cout => \u0|timer_0|internal_counter[9]~51\);

-- Location: FF_X56_Y26_N19
\u0|timer_0|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[9]~50_combout\,
	asdata => \u0|timer_0|period_l_register\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(9));

-- Location: LCCOMB_X56_Y26_N20
\u0|timer_0|internal_counter[10]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[10]~52_combout\ = (\u0|timer_0|internal_counter\(10) & ((GND) # (!\u0|timer_0|internal_counter[9]~51\))) # (!\u0|timer_0|internal_counter\(10) & (\u0|timer_0|internal_counter[9]~51\ $ (GND)))
-- \u0|timer_0|internal_counter[10]~53\ = CARRY((\u0|timer_0|internal_counter\(10)) # (!\u0|timer_0|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(10),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[9]~51\,
	combout => \u0|timer_0|internal_counter[10]~52_combout\,
	cout => \u0|timer_0|internal_counter[10]~53\);

-- Location: FF_X56_Y26_N21
\u0|timer_0|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[10]~52_combout\,
	asdata => \u0|timer_0|period_l_register\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(10));

-- Location: LCCOMB_X56_Y26_N22
\u0|timer_0|internal_counter[11]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[11]~54_combout\ = (\u0|timer_0|internal_counter\(11) & (\u0|timer_0|internal_counter[10]~53\ & VCC)) # (!\u0|timer_0|internal_counter\(11) & (!\u0|timer_0|internal_counter[10]~53\))
-- \u0|timer_0|internal_counter[11]~55\ = CARRY((!\u0|timer_0|internal_counter\(11) & !\u0|timer_0|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(11),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[10]~53\,
	combout => \u0|timer_0|internal_counter[11]~54_combout\,
	cout => \u0|timer_0|internal_counter[11]~55\);

-- Location: FF_X56_Y26_N23
\u0|timer_0|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[11]~54_combout\,
	asdata => \u0|timer_0|period_l_register\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(11));

-- Location: LCCOMB_X56_Y26_N24
\u0|timer_0|internal_counter[12]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[12]~56_combout\ = (\u0|timer_0|internal_counter\(12) & (!\u0|timer_0|internal_counter[11]~55\)) # (!\u0|timer_0|internal_counter\(12) & ((\u0|timer_0|internal_counter[11]~55\) # (GND)))
-- \u0|timer_0|internal_counter[12]~57\ = CARRY((!\u0|timer_0|internal_counter[11]~55\) # (!\u0|timer_0|internal_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(12),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[11]~55\,
	combout => \u0|timer_0|internal_counter[12]~56_combout\,
	cout => \u0|timer_0|internal_counter[12]~57\);

-- Location: FF_X56_Y26_N25
\u0|timer_0|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[12]~56_combout\,
	asdata => \u0|timer_0|period_l_register\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(12));

-- Location: LCCOMB_X56_Y26_N26
\u0|timer_0|internal_counter[13]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[13]~58_combout\ = (\u0|timer_0|internal_counter\(13) & (\u0|timer_0|internal_counter[12]~57\ $ (GND))) # (!\u0|timer_0|internal_counter\(13) & (!\u0|timer_0|internal_counter[12]~57\ & VCC))
-- \u0|timer_0|internal_counter[13]~59\ = CARRY((\u0|timer_0|internal_counter\(13) & !\u0|timer_0|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(13),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[12]~57\,
	combout => \u0|timer_0|internal_counter[13]~58_combout\,
	cout => \u0|timer_0|internal_counter[13]~59\);

-- Location: FF_X56_Y26_N27
\u0|timer_0|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[13]~58_combout\,
	asdata => \u0|timer_0|period_l_register\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(13));

-- Location: LCCOMB_X55_Y28_N22
\u0|timer_0|period_l_register[14]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[14]~9_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|timer_0|period_l_register[14]~9_combout\);

-- Location: FF_X55_Y28_N23
\u0|timer_0|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[14]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(14));

-- Location: FF_X56_Y26_N29
\u0|timer_0|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[14]~60_combout\,
	asdata => \u0|timer_0|period_l_register\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(14));

-- Location: LCCOMB_X55_Y27_N16
\u0|timer_0|counter_snapshot[14]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[14]~7_combout\ = !\u0|timer_0|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(14),
	combout => \u0|timer_0|counter_snapshot[14]~7_combout\);

-- Location: FF_X55_Y27_N17
\u0|timer_0|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[14]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(14));

-- Location: LCCOMB_X55_Y27_N10
\u0|timer_0|read_mux_out~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~17_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|counter_snapshot\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|counter_snapshot\(14),
	combout => \u0|timer_0|read_mux_out~17_combout\);

-- Location: LCCOMB_X56_Y27_N6
\u0|timer_0|read_mux_out[14]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~16_combout\ = (\u0|timer_0|period_l_register\(14) & (\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|period_h_register\(14)))) # (!\u0|timer_0|period_l_register\(14) & ((\u0|timer_0|Equal6~0_combout\) # 
-- ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(14),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(14),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[14]~16_combout\);

-- Location: LCCOMB_X55_Y27_N12
\u0|timer_0|counter_snapshot[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[30]~feeder_combout\ = \u0|timer_0|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(30),
	combout => \u0|timer_0|counter_snapshot[30]~feeder_combout\);

-- Location: FF_X55_Y27_N13
\u0|timer_0|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[30]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(30));

-- Location: LCCOMB_X55_Y27_N14
\u0|timer_0|read_mux_out[14]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~18_combout\ = (\u0|timer_0|read_mux_out~17_combout\) # ((\u0|timer_0|read_mux_out[14]~16_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~17_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|read_mux_out[14]~16_combout\,
	datad => \u0|timer_0|counter_snapshot\(30),
	combout => \u0|timer_0|read_mux_out[14]~18_combout\);

-- Location: FF_X55_Y27_N15
\u0|timer_0|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[14]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(14));

-- Location: FF_X51_Y33_N27
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X51_Y33_N20
\u0|jtag_uart_0|woverflow~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~3_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\u0|nios2_gen2_0|cpu|d_write~q\ & (\u0|jtag_uart_0|av_waitrequest~1_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|jtag_uart_0|woverflow~3_combout\);

-- Location: LCCOMB_X51_Y33_N22
\u0|jtag_uart_0|woverflow~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~2_combout\ = (\u0|jtag_uart_0|woverflow~3_combout\ & (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\u0|jtag_uart_0|woverflow~3_combout\ & 
-- ((\u0|jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|woverflow~q\,
	datad => \u0|jtag_uart_0|woverflow~3_combout\,
	combout => \u0|jtag_uart_0|woverflow~2_combout\);

-- Location: FF_X51_Y33_N23
\u0|jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|woverflow~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|woverflow~q\);

-- Location: FF_X51_Y33_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|woverflow~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X51_Y33_N28
\u0|mm_interconnect_0|rsp_mux|src_data[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[14]~6_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14) & ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[14]~6_combout\);

-- Location: LCCOMB_X49_Y29_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X49_Y29_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(14));

-- Location: FF_X45_Y28_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X45_Y28_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: LCCOMB_X45_Y28_N4
\u0|mm_interconnect_0|rsp_mux|src_data[14]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[14]~7_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[14]~6_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[14]~6_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[14]~7_combout\);

-- Location: LCCOMB_X46_Y31_N0
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[14]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[14]~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\);

-- Location: FF_X46_Y31_N1
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X39_Y27_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a38\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a38\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\);

-- Location: LCCOMB_X55_Y25_N14
\u0|timer_0|counter_snapshot[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[6]~12_combout\ = !\u0|timer_0|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(6),
	combout => \u0|timer_0|counter_snapshot[6]~12_combout\);

-- Location: FF_X55_Y25_N15
\u0|timer_0|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[6]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(6));

-- Location: LCCOMB_X56_Y29_N20
\u0|timer_0|read_mux_out~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~38_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|timer_0|counter_snapshot\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|timer_0|counter_snapshot\(6),
	combout => \u0|timer_0|read_mux_out~38_combout\);

-- Location: LCCOMB_X56_Y29_N30
\u0|timer_0|read_mux_out[6]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~37_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((!\u0|timer_0|period_l_register\(6) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_h_register\(6)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((!\u0|timer_0|period_l_register\(6) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_h_register\(6),
	datac => \u0|timer_0|period_l_register\(6),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[6]~37_combout\);

-- Location: LCCOMB_X55_Y25_N8
\u0|timer_0|counter_snapshot[22]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[22]~13_combout\ = !\u0|timer_0|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(22),
	combout => \u0|timer_0|counter_snapshot[22]~13_combout\);

-- Location: FF_X55_Y25_N9
\u0|timer_0|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[22]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(22));

-- Location: LCCOMB_X56_Y29_N4
\u0|timer_0|read_mux_out[6]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~39_combout\ = (\u0|timer_0|read_mux_out~38_combout\) # ((\u0|timer_0|read_mux_out[6]~37_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|read_mux_out~38_combout\,
	datac => \u0|timer_0|read_mux_out[6]~37_combout\,
	datad => \u0|timer_0|counter_snapshot\(22),
	combout => \u0|timer_0|read_mux_out[6]~39_combout\);

-- Location: FF_X56_Y29_N5
\u0|timer_0|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[6]~39_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(6));

-- Location: FF_X56_Y29_N1
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X56_Y36_N8
\u0|jtag_uart_0|av_readdata[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[6]~6_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6),
	datac => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[6]~6_combout\);

-- Location: FF_X56_Y36_N9
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[6]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X56_Y29_N0
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\);

-- Location: LCCOMB_X47_Y29_N0
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\);

-- Location: LCCOMB_X47_Y31_N10
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\) # (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	datab => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\);

-- Location: FF_X47_Y31_N11
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X47_Y31_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~18_combout\);

-- Location: FF_X56_Y29_N9
\u0|nios2_gen2_0|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(7));

-- Location: LCCOMB_X56_Y29_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: M9K_X33_Y23_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0400000000000000000000004900C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008844200010000000000000204082001108840001000000000000000108900000000000000048000000000004400000000000020000000200800200800302001808800A1000000000000010100080230400910031800004004001810000C10C000010A8209118428200381018020080A000028002400082000000000100C000020042000801881081141109000010000000000C000000000",
	mem_init1 => X"10000800428400002000820300000300A0000400000000250000108000009120000000000A480000308914000050000110000000000000400000850000000200080A0005800086800000000000000000060202400000000080000000210208020000400080000000100000004040201000080001000001080000000000000001000000040080800080400000000004400201000A000400000400000042200002004040100000000000C80400802000100010010001000008018003000000004400001180C00100000000240000000000000000100412092420000004010001000000000040040000000000080000000400086000000080000084080000100000",
	mem_init0 => X"0000000000086184000800000000000000020091210040020100010004000020010001000000000000000000000001500000000000022212000000000000280000000000100000010100000021000010000000000004080200200008020000000800000004000000000200200000000000002040422082100000000000000000000000000440800000110100000200000002200400000008000000000000000400000000800000000000000009100101102008080800404800200000000C020030000000000000000200080080040048908080001000000800000080000000400233010400080731861694840100000002000000012480000000000200000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y27_N10
\u0|nios2_gen2_0|cpu|F_iw[7]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[7]~41_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a39\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a39\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[7]~41_combout\);

-- Location: LCCOMB_X44_Y29_N22
\u0|nios2_gen2_0|cpu|F_iw[7]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[7]~42_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[7]~41_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[7]~41_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	combout => \u0|nios2_gen2_0|cpu|F_iw[7]~42_combout\);

-- Location: FF_X44_Y29_N23
\u0|nios2_gen2_0|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[7]~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(7));

-- Location: LCCOMB_X44_Y32_N4
\u0|nios2_gen2_0|cpu|R_src2_lo[1]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(7)))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(7),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16_combout\);

-- Location: FF_X44_Y32_N5
\u0|nios2_gen2_0|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(1));

-- Location: LCCOMB_X43_Y35_N6
\u0|nios2_gen2_0|cpu|Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~16_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(1),
	combout => \u0|nios2_gen2_0|cpu|Add1~16_combout\);

-- Location: LCCOMB_X44_Y31_N8
\u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~22_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|Add1~20_combout\ & !\u0|nios2_gen2_0|cpu|Add1~22_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\);

-- Location: FF_X44_Y31_N9
\u0|nios2_gen2_0|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(0));

-- Location: LCCOMB_X49_Y28_N30
\u0|mm_interconnect_0|cmd_mux_001|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(0) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: FF_X49_Y28_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X49_Y28_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(0)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|byteenable\(0),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X54_Y29_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X54_Y29_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(5));

-- Location: FF_X47_Y27_N5
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X47_Y31_N6
\u0|jtag_uart_0|av_readdata[5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[5]~7_combout\ = (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5),
	datac => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[5]~7_combout\);

-- Location: FF_X47_Y31_N7
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[5]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X55_Y25_N18
\u0|timer_0|counter_snapshot[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[5]~14_combout\ = !\u0|timer_0|internal_counter\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(5),
	combout => \u0|timer_0|counter_snapshot[5]~14_combout\);

-- Location: FF_X55_Y25_N19
\u0|timer_0|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[5]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(5));

-- Location: LCCOMB_X55_Y25_N12
\u0|timer_0|read_mux_out~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~41_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|timer_0|counter_snapshot\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|timer_0|counter_snapshot\(5),
	combout => \u0|timer_0|read_mux_out~41_combout\);

-- Location: LCCOMB_X56_Y28_N10
\u0|timer_0|read_mux_out[5]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~40_combout\ = (\u0|timer_0|period_h_register\(5) & (((!\u0|timer_0|period_l_register\(5) & \u0|timer_0|Equal6~0_combout\)))) # (!\u0|timer_0|period_h_register\(5) & ((\u0|timer_0|Equal6~1_combout\) # 
-- ((!\u0|timer_0|period_l_register\(5) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_h_register\(5),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_l_register\(5),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[5]~40_combout\);

-- Location: LCCOMB_X55_Y25_N6
\u0|timer_0|counter_snapshot[21]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[21]~15_combout\ = !\u0|timer_0|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(21),
	combout => \u0|timer_0|counter_snapshot[21]~15_combout\);

-- Location: FF_X55_Y25_N7
\u0|timer_0|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[21]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(21));

-- Location: LCCOMB_X55_Y25_N30
\u0|timer_0|read_mux_out[5]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~42_combout\ = (\u0|timer_0|read_mux_out~41_combout\) # ((\u0|timer_0|read_mux_out[5]~40_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~41_combout\,
	datab => \u0|timer_0|read_mux_out[5]~40_combout\,
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|counter_snapshot\(21),
	combout => \u0|timer_0|read_mux_out[5]~42_combout\);

-- Location: FF_X55_Y25_N31
\u0|timer_0|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[5]~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(5));

-- Location: FF_X47_Y27_N3
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X47_Y27_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\);

-- Location: LCCOMB_X47_Y27_N4
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\);

-- Location: M9K_X33_Y20_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0A00000000000000000000000010C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BDE88D110814242225600112A250811620C42221028484225600112A26130885002044AC00112A2322202560044A88890822560022542C437B2843AA2843AA284321421CA2E40831A0D5C12E0942190A10EA881010801C27C0381082142191E3E50F20054AF418F650264C290808426131C8132DF6010D2820200050200325E55342229C45325150E766729C9CE0CE0144120008289B10A040680B",
	mem_init1 => X"C59CE827E3032368C4DCDCAC000400014A0882000570000A060A0818010F400F000C0083A003800202C58B100E4A21049884902580325D6C104FC6491A0C543118518546702E696142124FB12828012000C11000124141A849C000060000005000E8016000023925806258122800542E8081F1045026801759220600B214459A20003142EC212000020C78420161581820020D2051038050C0B2C44D01960D0881A401250BC0DC3E3742681C2C0200058100201000585600FCA0FC80001C12383206000F38A4F9A000056810000028944008C00A011080081002300280002791C020803008080004E0000031082A25100442802810014B0010000008340AC0A2",
	mem_init0 => X"14420112A2320A2004102885114400022810A19326200025B104F12E18809E258620220002723A10423A1042300000210112A2404E4448A05089580112A2430000001020620500461200008E0632822224A040208900318111120921212000011112448018CA88804081110A09212000025410A025014280270810090282222009D2411020041029242350051140191001191A03424001140008B0008A40008A40008C9CC88E022011202380008000008025636000000004201200001C115508C2A54AC4C0020128625C3118961890C99314006FEA19DFF50C2F7F62C13DFFB1A0CA652908E814A501090890009558EC2008E010F32CE01840002001A0020005",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y27_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a37\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a37\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\);

-- Location: LCCOMB_X47_Y31_N30
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~39_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~39_combout\);

-- Location: FF_X47_Y31_N31
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~39_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X47_Y31_N8
\u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~19_combout\);

-- Location: LCCOMB_X45_Y32_N16
\u0|nios2_gen2_0|cpu|E_src1[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\);

-- Location: FF_X45_Y32_N17
\u0|nios2_gen2_0|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(8));

-- Location: LCCOMB_X43_Y32_N18
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~36_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13_combout\);

-- Location: FF_X43_Y32_N19
\u0|nios2_gen2_0|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(6));

-- Location: LCCOMB_X43_Y28_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(8)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(6))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|F_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: LCCOMB_X39_Y27_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\);

-- Location: LCCOMB_X52_Y30_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X52_Y30_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(4));

-- Location: FF_X47_Y27_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X47_Y27_N30
\u0|jtag_uart_0|av_readdata[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[4]~8_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4),
	combout => \u0|jtag_uart_0|av_readdata[4]~8_combout\);

-- Location: FF_X47_Y27_N31
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[4]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X55_Y25_N2
\u0|timer_0|counter_snapshot[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[4]~16_combout\ = !\u0|timer_0|internal_counter\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(4),
	combout => \u0|timer_0|counter_snapshot[4]~16_combout\);

-- Location: FF_X55_Y25_N3
\u0|timer_0|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[4]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(4));

-- Location: LCCOMB_X55_Y25_N20
\u0|timer_0|read_mux_out~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~44_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|timer_0|counter_snapshot\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|timer_0|counter_snapshot\(4),
	combout => \u0|timer_0|read_mux_out~44_combout\);

-- Location: LCCOMB_X55_Y25_N22
\u0|timer_0|counter_snapshot[20]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[20]~17_combout\ = !\u0|timer_0|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(20),
	combout => \u0|timer_0|counter_snapshot[20]~17_combout\);

-- Location: FF_X55_Y25_N23
\u0|timer_0|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[20]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(20));

-- Location: LCCOMB_X55_Y25_N24
\u0|timer_0|read_mux_out[4]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~43_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((!\u0|timer_0|period_l_register\(4) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_h_register\(4)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((!\u0|timer_0|period_l_register\(4) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_h_register\(4),
	datac => \u0|timer_0|period_l_register\(4),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[4]~43_combout\);

-- Location: LCCOMB_X55_Y25_N0
\u0|timer_0|read_mux_out[4]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~45_combout\ = (\u0|timer_0|read_mux_out~44_combout\) # ((\u0|timer_0|read_mux_out[4]~43_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|read_mux_out~44_combout\,
	datac => \u0|timer_0|counter_snapshot\(20),
	datad => \u0|timer_0|read_mux_out[4]~43_combout\,
	combout => \u0|timer_0|read_mux_out[4]~45_combout\);

-- Location: FF_X55_Y25_N1
\u0|timer_0|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[4]~45_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(4));

-- Location: FF_X47_Y27_N21
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X47_Y27_N20
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\);

-- Location: LCCOMB_X47_Y27_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~42_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~42_combout\);

-- Location: LCCOMB_X47_Y31_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~43_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~42_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~43_combout\);

-- Location: FF_X47_Y31_N27
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~43_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X47_Y31_N28
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~20_combout\);

-- Location: FF_X46_Y32_N9
\u0|nios2_gen2_0|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(3));

-- Location: LCCOMB_X46_Y34_N4
\u0|seg1|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg1|always0~1_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|seg1|always0~1_combout\);

-- Location: LCCOMB_X45_Y31_N14
\u0|mm_interconnect_0|router|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal4~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	combout => \u0|mm_interconnect_0|router|Equal4~0_combout\);

-- Location: LCCOMB_X54_Y34_N8
\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~2_combout\ = (!\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- (!\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0) & \u0|seg2|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0),
	datad => \u0|seg2|always0~0_combout\,
	combout => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X54_Y34_N9
\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X54_Y34_N16
\u0|mm_interconnect_0|seg2_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|seg2_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X54_Y34_N6
\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~1_combout\ = (!\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|seg2|always0~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & \u0|mm_interconnect_0|seg2_s1_translator|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|seg2|always0~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datad => \u0|mm_interconnect_0|seg2_s1_translator|Add0~0_combout\,
	combout => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X54_Y34_N7
\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X54_Y34_N22
\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ & \u0|seg2|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datab => \u0|seg2|always0~0_combout\,
	datac => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X49_Y34_N12
\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|router|Equal4~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & 
-- (\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\ & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X54_Y34_N20
\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\ = (\u0|seg2|always0~0_combout\ & (!\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ $ 
-- (\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datab => \u0|seg2|always0~0_combout\,
	datac => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X49_Y34_N20
\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~3_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & 
-- \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X49_Y34_N21
\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X49_Y34_N28
\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X46_Y34_N22
\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~5_combout\ = (\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~4_combout\) # ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|nios2_gen2_0|cpu|d_read~q\ & 
-- \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X46_Y34_N23
\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X49_Y34_N0
\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~3_combout\ = (\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~2_combout\) # (\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	datab => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X49_Y34_N1
\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X49_Y34_N26
\u0|seg2|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg2|always0~0_combout\ = (\u0|mm_interconnect_0|router|Equal4~0_combout\ & (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|seg2_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|seg2|always0~0_combout\);

-- Location: LCCOMB_X54_Y34_N26
\u0|seg2|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg2|always0~1_combout\ = (\u0|seg1|always0~1_combout\ & (\u0|seg2|always0~0_combout\ & (!\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0) & !\u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg1|always0~1_combout\,
	datab => \u0|seg2|always0~0_combout\,
	datac => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|seg2_s1_translator|wait_latency_counter\(1),
	combout => \u0|seg2|always0~1_combout\);

-- Location: FF_X54_Y34_N25
\u0|seg2|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg2|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg2|data_out\(3));

-- Location: LCCOMB_X54_Y34_N2
\u0|seg2|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg2|readdata\(3) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg2|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg2|data_out\(3),
	combout => \u0|seg2|readdata\(3));

-- Location: FF_X54_Y34_N3
\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg2|readdata\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X50_Y31_N30
\u0|mm_interconnect_0|seg3_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|seg3_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X45_Y31_N24
\u0|mm_interconnect_0|router|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	combout => \u0|mm_interconnect_0|router|Equal3~0_combout\);

-- Location: LCCOMB_X50_Y31_N12
\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal3~0_combout\ & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X50_Y31_N8
\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X50_Y31_N24
\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~5_combout\ = (\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~4_combout\) # ((\u0|nios2_gen2_0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & 
-- \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~4_combout\,
	datad => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X50_Y31_N25
\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X50_Y31_N16
\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~3_combout\ = (\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~2_combout\) # (\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	datab => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X50_Y31_N17
\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X50_Y31_N10
\u0|seg3|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg3|always0~0_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & !\u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datad => \u0|mm_interconnect_0|seg3_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|seg3|always0~0_combout\);

-- Location: LCCOMB_X50_Y31_N28
\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|seg3_s1_translator|Add0~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- (!\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\ & \u0|seg3|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_translator|Add0~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|seg3|always0~0_combout\,
	combout => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X50_Y31_N29
\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X50_Y31_N26
\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ & \u0|seg3|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datad => \u0|seg3|always0~0_combout\,
	combout => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X50_Y31_N6
\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~2_combout\ = (!\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- (!\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0) & \u0|seg3|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0),
	datad => \u0|seg3|always0~0_combout\,
	combout => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X50_Y31_N7
\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X50_Y31_N20
\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\ = (!\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1) & (\u0|seg3|always0~0_combout\ & (\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0) $ 
-- (\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datad => \u0|seg3|always0~0_combout\,
	combout => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X50_Y31_N18
\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~3_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & 
-- \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X50_Y31_N19
\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X50_Y31_N0
\u0|seg3|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg3|always0~1_combout\ = (!\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1) & (\u0|seg1|always0~1_combout\ & \u0|seg3|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|seg3_s1_translator|wait_latency_counter\(1),
	datac => \u0|seg1|always0~1_combout\,
	datad => \u0|seg3|always0~0_combout\,
	combout => \u0|seg3|always0~1_combout\);

-- Location: FF_X56_Y31_N17
\u0|seg3|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg3|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg3|data_out\(3));

-- Location: LCCOMB_X56_Y31_N22
\u0|seg3|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg3|readdata\(3) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg3|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg3|data_out\(3),
	combout => \u0|seg3|readdata\(3));

-- Location: FF_X56_Y31_N23
\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg3|readdata\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X56_Y31_N8
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~11_combout\ = (\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(3) & ((\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(3) & 
-- (\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(3),
	datab => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~11_combout\);

-- Location: LCCOMB_X56_Y28_N12
\u0|timer_0|read_mux_out[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~0_combout\ = (\u0|timer_0|period_l_register\(3) & (\u0|timer_0|Equal6~1_combout\ & (!\u0|timer_0|period_h_register\(3)))) # (!\u0|timer_0|period_l_register\(3) & ((\u0|timer_0|Equal6~0_combout\) # 
-- ((\u0|timer_0|Equal6~1_combout\ & !\u0|timer_0|period_h_register\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(3),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(3),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[3]~0_combout\);

-- Location: LCCOMB_X57_Y28_N16
\u0|timer_0|control_register[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_register[3]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|timer_0|control_register[3]~feeder_combout\);

-- Location: FF_X57_Y28_N17
\u0|timer_0|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|control_register[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(3));

-- Location: LCCOMB_X59_Y27_N14
\u0|timer_0|Equal6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~3_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|nios2_gen2_0|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|Equal6~3_combout\);

-- Location: LCCOMB_X56_Y24_N28
\u0|timer_0|counter_snapshot[19]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[19]~1_combout\ = !\u0|timer_0|internal_counter\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(19),
	combout => \u0|timer_0|counter_snapshot[19]~1_combout\);

-- Location: FF_X56_Y24_N29
\u0|timer_0|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[19]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(19));

-- Location: LCCOMB_X56_Y24_N26
\u0|timer_0|counter_snapshot[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[3]~0_combout\ = !\u0|timer_0|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(3),
	combout => \u0|timer_0|counter_snapshot[3]~0_combout\);

-- Location: FF_X56_Y24_N27
\u0|timer_0|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[3]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(3));

-- Location: LCCOMB_X56_Y24_N22
\u0|timer_0|read_mux_out[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~1_combout\ = (\u0|timer_0|Equal6~3_combout\ & ((\u0|timer_0|counter_snapshot\(3)) # ((\u0|timer_0|counter_snapshot\(19) & \u0|timer_0|Equal6~2_combout\)))) # (!\u0|timer_0|Equal6~3_combout\ & (\u0|timer_0|counter_snapshot\(19) 
-- & ((\u0|timer_0|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|counter_snapshot\(19),
	datac => \u0|timer_0|counter_snapshot\(3),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[3]~1_combout\);

-- Location: LCCOMB_X57_Y29_N20
\u0|timer_0|Equal6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~4_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|Equal6~4_combout\);

-- Location: LCCOMB_X57_Y28_N10
\u0|timer_0|read_mux_out[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(3) = (\u0|timer_0|read_mux_out[3]~0_combout\) # ((\u0|timer_0|read_mux_out[3]~1_combout\) # ((\u0|timer_0|control_register\(3) & \u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[3]~0_combout\,
	datab => \u0|timer_0|control_register\(3),
	datac => \u0|timer_0|read_mux_out[3]~1_combout\,
	datad => \u0|timer_0|Equal6~4_combout\,
	combout => \u0|timer_0|read_mux_out\(3));

-- Location: FF_X57_Y28_N11
\u0|timer_0|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(3));

-- Location: FF_X56_Y31_N27
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X56_Y27_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(0) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: LCCOMB_X57_Y29_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: LCCOMB_X56_Y28_N16
\u0|mm_interconnect_0|cmd_mux_002|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: M9K_X53_Y25_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0F44CC0FCC44F008",
	mem_init0 => X"80088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880088008800880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BC4E01000000000000000000000000000800000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y29_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0400000000000000000000004911C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038C78191108152401052001122250811220C4222102A480505200112226130885402000A40011222324220520044888890800520022440043ED0803A20803A2080300401C22640A210EC5C1C60040180200E898F121803FABE078F086040181F2EC0F68054AFD90E350244809000B424121C8120F96B101282024A050200B01E15242228C41027110C7E560809C600A0144120008281A00A040E28B",
	mem_init1 => X"C1DDA827E24301E2C0D48C2C000404EA6E6082044279C113A90A19D801ADC80E000C00D36403000202850A100E4821348004B82080B01D4C104FC4450A64503010318540702A7961400007A00928012014908804104140A849C000062080085400005160000018040063885A80CA804E80A5F30D10241B274888CF02B2114C90200224206C002000028C704000215A08010228213D0B39B08F1C440C0D862D4881180318A1C0DE1E7518441C2E0200008000301000085610BD80FDA0001C12F8342720473024F9A77DFD3810200428540008E02A2D2683681002380A80002791E0208130C0240004E0000031082A0508044288280011090200200008340244A1",
	mem_init0 => X"140001122230020004102805014000022810818306380027B104F12E18809E2586202200027238100238100230000028011222404E4448A8500148011222430000001020620000460008008E0620822120A2023A81003183111208210120000110904080188A80047483110A082100000254300000400500260008090000210009C0410400419024042151050802048001185803004001140008B0008A40008A40008C0C488E0220112023A058B0032080656160020600C5801400001C000508C0000044E0000128625C3118961880C1831C007D2819FE940C2EE942C17BEAA1A070382008C0021081090930000008EC0008F010F30C20184000208060020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N0
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~8_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a35\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a35\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~8_combout\);

-- Location: LCCOMB_X54_Y36_N16
\u0|jtag_uart_0|av_readdata[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[3]~0_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3),
	combout => \u0|jtag_uart_0|av_readdata[3]~0_combout\);

-- Location: FF_X54_Y36_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[3]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X52_Y33_N24
\u0|seg1|data_out[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg1|data_out[3]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|seg1|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X49_Y33_N30
\u0|mm_interconnect_0|seg1_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|seg1_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X49_Y33_N28
\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|seg1_s1_translator|Add0~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- (!\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\ & \u0|seg1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|Add0~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \u0|seg1|always0~0_combout\,
	combout => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X49_Y33_N29
\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X49_Y33_N16
\u0|seg1|always0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg1|always0~2_combout\ = (!\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(1) & (\u0|seg1|always0~1_combout\ & \u0|seg1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(1),
	datac => \u0|seg1|always0~1_combout\,
	datad => \u0|seg1|always0~0_combout\,
	combout => \u0|seg1|always0~2_combout\);

-- Location: FF_X52_Y33_N25
\u0|seg1|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg1|data_out[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|seg1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg1|data_out\(3));

-- Location: LCCOMB_X52_Y33_N0
\u0|seg1|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg1|readdata\(3) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg1|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg1|data_out\(3),
	combout => \u0|seg1|readdata\(3));

-- Location: FF_X52_Y33_N1
\u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg1|readdata\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X52_Y33_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~9_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & 
-- (((\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(3),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~9_combout\);

-- Location: LCCOMB_X46_Y29_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~10_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~8_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~9_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~8_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~10_combout\);

-- Location: LCCOMB_X56_Y31_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~12_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~11_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~10_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~11_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~12_combout\);

-- Location: LCCOMB_X47_Y31_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3)))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~12_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\);

-- Location: FF_X47_Y31_N17
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X47_Y31_N2
\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~0_combout\);

-- Location: LCCOMB_X49_Y27_N18
\u0|nios2_gen2_0|cpu|d_writedata[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X49_Y27_N19
\u0|nios2_gen2_0|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(31));

-- Location: LCCOMB_X46_Y26_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: M9K_X5_Y28_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00108DA445809FFF97FEF78E1C71BFE00211B4885809FFF97FDFEFFE2325C8B013FFF97FE01505809FFE5FF802645809FFF2F83BF005F8C555F8C555F8CDAFC6350460AAD5269FE41F2FC66D7E3154FBF626FFD801FAFBF49AFC66C6000000000000000001400000C000C28042002020009008400A1A0017E38E00100020BB88120028A7E0655A5EE3D6A0F51500BFFE8339412FDCF1C82",
	mem_init1 => X"000000C00000641408A088C0FFE0762A654483FFD2684D732849E60FFFFDFFC17FE7FFFF7FF0BFF000000000000000008000400000000005F00000000080094E000504E05FC94DE4BD8007A004AFFF4FF4202992EDFF200B977FFFCBFEFD7FB5FF13FEC007FD10002BFC074905BA82C242257D245FD566E2A65500FC1942B274FFFF6A3FFD601FFE00800805DC3E0203D94CEA810ADB0A1F3044328019864CF1FF8AA8D2703F8800000001F96003E0036A6DE01E000703E00000004000009203E0040000201A0F00000003FFCD7B63119BFF9D4540C07402C5FFE75154DFFCFF1E5552C51551ABFF9DB297C6FFC8C463FFE11647A5AA304DAD5BD7FFCB44108C",
	mem_init0 => X"5194FFF97FE10413FFE523246519BFFFF7A9544498C7BFFC4AFF8ED1637FF1DA58DFFEFFFFDFE1A53FE1A53FE6AAFC02FFF97FFFFBFC00458916027FF97FC0ED55FA2A9F8CDAFFFCCC77FFF9D8C57FE09B0495457229C614EECD76D294DDAFFFF04DB914E330152A8B14EED576D2DDAFFFE1450A889A106FFC5285FFA42444C7FF048A295A880B5249448222A6AC6266FFF081A83C89FFF36FFF85BFF996FFF996FFF8000FF87FEFFF4FFE1A8205549A6A9A909541A935225A897FFA438000FF8000007F9969FFF79DA2C6C769636A224C637E6000014000000400000010000004301800FF82A1087460624FF800AF83DDFF8D6B00821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y28_N12
\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a63\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a31~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a63\,
	datac => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\);

-- Location: LCCOMB_X45_Y28_N18
\u0|nios2_gen2_0|cpu|F_iw[31]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\);

-- Location: LCCOMB_X44_Y28_N10
\u0|nios2_gen2_0|cpu|F_iw[31]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[31]~66_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\) # ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[31]~66_combout\);

-- Location: FF_X44_Y28_N11
\u0|nios2_gen2_0|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[31]~66_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(31));

-- Location: LCCOMB_X45_Y32_N18
\u0|nios2_gen2_0|cpu|E_src1[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\);

-- Location: FF_X45_Y32_N19
\u0|nios2_gen2_0|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(7));

-- Location: LCCOMB_X43_Y35_N0
\u0|nios2_gen2_0|cpu|E_logic_result[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(7) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(7)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(7) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(7)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(7),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(7),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\);

-- Location: LCCOMB_X43_Y31_N6
\u0|nios2_gen2_0|cpu|W_alu_result[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\);

-- Location: FF_X43_Y31_N7
\u0|nios2_gen2_0|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(7));

-- Location: LCCOMB_X45_Y31_N6
\u0|mm_interconnect_0|router|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~1_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(7) & !\u0|nios2_gen2_0|cpu|W_alu_result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \u0|mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X45_Y31_N8
\u0|mm_interconnect_0|router|Equal5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal5~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & !\u0|nios2_gen2_0|cpu|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	combout => \u0|mm_interconnect_0|router|Equal5~0_combout\);

-- Location: LCCOMB_X45_Y31_N2
\u0|mm_interconnect_0|router|Equal5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal5~1_combout\ = (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (\u0|mm_interconnect_0|router|Equal5~0_combout\ & (\u0|mm_interconnect_0|router|Equal1~0_combout\ & \u0|mm_interconnect_0|router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datab => \u0|mm_interconnect_0|router|Equal5~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal5~1_combout\);

-- Location: LCCOMB_X49_Y33_N8
\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~5_combout\ = (\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCCOMB_X49_Y33_N20
\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~6_combout\ = (\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~5_combout\) # ((\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & \u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~6_combout\);

-- Location: FF_X49_Y33_N21
\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[0]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X49_Y33_N0
\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (!\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & (\u0|nios2_gen2_0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & 
-- \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X49_Y33_N10
\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~3_combout\ = (\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|mm_interconnect_0|router|Equal5~1_combout\ & 
-- (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal5~1_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	combout => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X49_Y33_N24
\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~4_combout\ = (\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~3_combout\) # ((\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(0)) # (!\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~3_combout\,
	combout => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: FF_X49_Y33_N25
\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used[1]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X49_Y33_N2
\u0|seg1|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg1|always0~0_combout\ = (\u0|mm_interconnect_0|router|Equal5~1_combout\ & (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|router|Equal5~1_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|seg1|always0~0_combout\);

-- Location: LCCOMB_X49_Y33_N6
\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~2_combout\ = (!\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- (!\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0) & \u0|seg1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0),
	datad => \u0|seg1|always0~0_combout\,
	combout => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X49_Y33_N7
\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X49_Y33_N26
\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\ = (!\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ & \u0|seg1|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datad => \u0|seg1|always0~0_combout\,
	combout => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X49_Y33_N4
\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\ = (\u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|mm_interconnect_0|router|Equal5~1_combout\ & 
-- (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal5~1_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|seg1_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X49_Y33_N22
\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~3_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & 
-- \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X49_Y33_N23
\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X49_Y30_N18
\u0|mm_interconnect_0|rsp_mux|WideOr1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0) & 
-- !\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\);

-- Location: LCCOMB_X49_Y30_N24
\u0|mm_interconnect_0|rsp_mux|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X49_Y30_N20
\u0|mm_interconnect_0|rsp_mux|WideOr1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ = (!\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ & (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\);

-- Location: LCCOMB_X46_Y34_N8
\u0|nios2_gen2_0|cpu|d_read_nxt\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_read_nxt~combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ((\u0|nios2_gen2_0|cpu|E_new_inst~q\) # ((\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & \u0|nios2_gen2_0|cpu|d_read~q\)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & (\u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|d_read_nxt~combout\);

-- Location: FF_X46_Y34_N9
\u0|nios2_gen2_0|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_read_nxt~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_read~q\);

-- Location: LCCOMB_X44_Y31_N24
\u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & ((\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\) # (!\u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X44_Y31_N25
\u0|nios2_gen2_0|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X44_Y31_N0
\u0|nios2_gen2_0|cpu|W_alu_result[1]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[1]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[1]~16_combout\);

-- Location: FF_X44_Y31_N1
\u0|nios2_gen2_0|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[1]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(1));

-- Location: LCCOMB_X44_Y31_N14
\u0|nios2_gen2_0|cpu|av_ld_rshift8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(0) & (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(0) & !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(0),
	datab => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\);

-- Location: M9K_X33_Y21_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000004911C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039CE84AEE73E9DBFFFACFFEEDDDAF7EFDDF3BDDCE7D3B7FDFACFFEEDDD9ECF77A7FDFFF59FFEEDDDCCD5FFACFFBB77772F7FFACFFDDBBD7BC96F7EC5DF7EC5DF7ECFFBF63D593D29CFD383EF9FFBF67FDFB1757CFDB6FE31C3F87CF6DFBF67E1D1BF2DFFAB70FEF1DAFDBB7E6FFF7BDBEDE37EDF269FEFED79FDFFF2FDFFEFE1FADF9DC73FFFDAFEF309B9F7F239FF5F6BBEDFFE7D7E5DE5FBF9FF4",
	mem_init1 => X"3E6357D81DFCFE9F3F2B76DBFFFBFFDD35BF7DFFFD0FBFE9F5E5F7A7FEF2F7F1FFF3FF7CFBFCFFFDFD7AF5EFF1B7DEFA7FFB6FDF7FEFE2B1EFB03BBEF5FBAF4FEFEC6ABF0FC5169CBFBEF81BF797FE5FFF7FFFF7EFBE3F13B63FFFE9FFFF7FAFFFFBFE9FFFFF63EBEB9DF7E5FFF77FB17F7A0EFBEFD3FFD8B7FFF9FD4DEFBB6FDFFF5FFF93FFDFFFFDF38FBFDFDEA7F7FFFDC7D7E6F0FFEF7FEBBBD3B471E2F77EF7FEFFDE3F23E1CAFFBDE352FDEFFF7FEDD7EEFFF7A9FE437F137FFFE3EDD7CFF9F3C98F9A065FFFFAD7EFEFFFC7E3FFF73FE5FCEE7EE7CFFDCFF97EFFD86E3FFF7BCFDFFDFFFB1FFFFFCEF7D1F8FBFBBD1FD7FFBEF67FBF7BFFF7DBFD9F1F",
	mem_init0 => X"E3FFFEEDDDC7DD7FFBE7C7F8FE3FBFFDD7AD7E7CF9D7FFDA4EFB0ED1E77F61DA79DFDCFFFD8DCFEFFDCFEFFDCFFFFFCFFEEDDDBFB1BB974DAFFEB3FEEDDDBCFFFFFFFFDF9DFFFFB8FFFFFF71D9DF7DDFDF5FFFDF7EFFCE7EEECDFFDEFEFFFFFEEFEFBF7FE7757FFFBF7EEED5FFDEFFFFFDABEFFFFFDFFD7FD9FFFFF6FFFFDFFFF63FBEFFFFFFAFDFFBDFAFFAFFFFFFFFFEE7C7F8FFBFFEE3FFF70FFF71BFFF71BFFF71B1B7717DCFEE5FDC7BFA77FEFE7FDA9E9FF7FDBFB37BCDFFFAC3B3F0F707EFDFBB3FFFFED79DA3CEE769E77F3E7CEBFF92D7F6216BFBD196BF3EC6155F5D9ECF5BF73FFEF7BCE4E76FFCFFF713FFF71FEF0CF3DFE7BFFFDFBDDFFDFF03",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a34\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a34\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\);

-- Location: LCCOMB_X50_Y29_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X50_Y29_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X49_Y29_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\);

-- Location: LCCOMB_X49_Y29_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X49_Y29_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(2));

-- Location: FF_X45_Y29_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X54_Y36_N18
\u0|jtag_uart_0|av_readdata[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[2]~2_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2),
	combout => \u0|jtag_uart_0|av_readdata[2]~2_combout\);

-- Location: FF_X54_Y36_N19
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X52_Y33_N20
\u0|seg1|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg1|readdata\(2) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg1|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg1|data_out\(2),
	combout => \u0|seg1|readdata\(2));

-- Location: FF_X52_Y33_N21
\u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg1|readdata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X52_Y33_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & 
-- (((\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(2),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\);

-- Location: LCCOMB_X45_Y29_N8
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\);

-- Location: LCCOMB_X57_Y29_N22
\u0|timer_0|read_mux_out[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~2_combout\ = (\u0|timer_0|Equal6~1_combout\ & ((\u0|timer_0|period_h_register\(2)) # ((!\u0|timer_0|period_l_register\(2) & \u0|timer_0|Equal6~0_combout\)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (!\u0|timer_0|period_l_register\(2) & ((\u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_l_register\(2),
	datac => \u0|timer_0|period_h_register\(2),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[2]~2_combout\);

-- Location: LCCOMB_X57_Y28_N0
\u0|timer_0|control_register[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_register[2]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|timer_0|control_register[2]~feeder_combout\);

-- Location: FF_X57_Y28_N1
\u0|timer_0|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|control_register[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(2));

-- Location: LCCOMB_X56_Y24_N10
\u0|timer_0|counter_snapshot[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[2]~2_combout\ = !\u0|timer_0|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(2),
	combout => \u0|timer_0|counter_snapshot[2]~2_combout\);

-- Location: FF_X56_Y24_N11
\u0|timer_0|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(2));

-- Location: FF_X56_Y24_N1
\u0|timer_0|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(18));

-- Location: LCCOMB_X56_Y24_N0
\u0|timer_0|read_mux_out[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~3_combout\ = (\u0|timer_0|Equal6~3_combout\ & ((\u0|timer_0|counter_snapshot\(2)) # ((\u0|timer_0|counter_snapshot\(18) & \u0|timer_0|Equal6~2_combout\)))) # (!\u0|timer_0|Equal6~3_combout\ & 
-- (((\u0|timer_0|counter_snapshot\(18) & \u0|timer_0|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|counter_snapshot\(2),
	datac => \u0|timer_0|counter_snapshot\(18),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[2]~3_combout\);

-- Location: LCCOMB_X57_Y29_N8
\u0|timer_0|read_mux_out[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(2) = (\u0|timer_0|read_mux_out[2]~2_combout\) # ((\u0|timer_0|read_mux_out[2]~3_combout\) # ((\u0|timer_0|control_register\(2) & \u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[2]~2_combout\,
	datab => \u0|timer_0|control_register\(2),
	datac => \u0|timer_0|read_mux_out[2]~3_combout\,
	datad => \u0|timer_0|Equal6~4_combout\,
	combout => \u0|timer_0|read_mux_out\(2));

-- Location: FF_X57_Y29_N9
\u0|timer_0|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(2));

-- Location: FF_X57_Y29_N25
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2));

-- Location: FF_X54_Y34_N19
\u0|seg2|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg2|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg2|data_out\(2));

-- Location: LCCOMB_X57_Y29_N28
\u0|seg2|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg2|readdata\(2) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg2|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg2|data_out\(2),
	combout => \u0|seg2|readdata\(2));

-- Location: FF_X57_Y29_N29
\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg2|readdata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(2));

-- Location: FF_X56_Y31_N19
\u0|seg3|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg3|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg3|data_out\(2));

-- Location: LCCOMB_X57_Y29_N10
\u0|seg3|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg3|readdata\(2) = (\u0|seg3|data_out\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg3|data_out\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|seg3|readdata\(2));

-- Location: FF_X57_Y29_N11
\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg3|readdata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X57_Y29_N6
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\ = (\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(2)) # 
-- ((\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(2) & \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(2) & (\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(2),
	datac => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(2),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\);

-- Location: LCCOMB_X57_Y29_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\);

-- Location: LCCOMB_X47_Y31_N12
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\);

-- Location: FF_X47_Y31_N13
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X47_Y31_N14
\u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout\);

-- Location: LCCOMB_X47_Y30_N10
\u0|nios2_gen2_0|cpu|d_writedata[30]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X47_Y30_N11
\u0|nios2_gen2_0|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(30));

-- Location: LCCOMB_X46_Y28_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: M9K_X5_Y25_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019CEA2BF00108DA445809FFF97FEF78E1C71BFE00211B4885809FFF97FDFEFFE2325C8B013FFF97FE01505809FFE5FF802645809FFF2F83BF000F84150F84150F84587C215040000000007E01F07C22C3E1054F1E026FC0001FAF1E0987C22C6000E03FF848011000000000000000000100001001004400080000300000000000100000000000002200008162200000000403FFC000000000008000",
	mem_init1 => X"000000000000000000040000FFE00000000083F8000000000049E60FFE0000007FE7FF0000003FF000000000000000000000008000000005E00000008004004E000000001FC000003D8007A0000FE00000000002C9FE0003177FF000000000000000000007FD10002BBC070000000004000000001FC00004000200FC000020003FFC000280181FFE00080001DC3E0003180000000000001F0000328000000000FE000000003F8800000001E14003E0006A6DC01E000703E0003B101F9EA00003E0040000001A0F00000003FFCD7B42011BFF9D4540C07402C5FFE75154DFFCFF1E5552C51551ABFF9DB297C6FFC08043FFE11647A5AA304DAD5BD7FFCB441008",
	mem_init0 => X"4114FFF97FE10413FFE502204411BFFFF7A9544498C7BFFC4AFF8ED1637FF1DA58DFFEFFFFDFE1A53FE1A53FE6AAFC02FFF97FFFFBFC00458916027FF97FC0ED55FA2A9F8CDAFFFCCC77FFF9D8C57FE09B0495457229C614EECD76D294DDAFFFF04DB914E330152A8B14EED576D2DDAFFFE1450A889A106FFC5285FFA42444C7FF048A295A880B5249448222A6AC6266FFF081A83C89FFF36FFF85BFF996FFF996FFF8000FF87FEFFF4FFE1A8205549A6A9A909541A935225A897FFA438000FF8000007F9969FFF79DA2C6C769636A224C637E6000014000000400000010000004301800FF82A1087460624FF800AF83DDFF8D6B00821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y28_N16
\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a62\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a30~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a62\,
	combout => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\);

-- Location: LCCOMB_X49_Y30_N6
\u0|nios2_gen2_0|cpu|F_iw[30]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[30]~64_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\) # ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[30]~64_combout\);

-- Location: FF_X49_Y30_N7
\u0|nios2_gen2_0|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[30]~64_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(30));

-- Location: LCCOMB_X45_Y35_N24
\u0|nios2_gen2_0|cpu|R_src1[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\);

-- Location: FF_X45_Y35_N25
\u0|nios2_gen2_0|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(1));

-- Location: FF_X47_Y33_N3
\u0|nios2_gen2_0|cpu|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(1));

-- Location: LCCOMB_X47_Y33_N24
\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (\u0|nios2_gen2_0|cpu|W_ipending_reg\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(8) & \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_ipending_reg\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~1_combout\);

-- Location: LCCOMB_X47_Y33_N8
\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2_combout\ = (\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~1_combout\) # ((\u0|nios2_gen2_0|cpu|W_ienable_reg\(1) & \u0|nios2_gen2_0|cpu|Equal135~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_ienable_reg\(1),
	datac => \u0|nios2_gen2_0|cpu|Equal135~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2_combout\);

-- Location: FF_X47_Y33_N9
\u0|nios2_gen2_0|cpu|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(1));

-- Location: LCCOMB_X44_Y31_N22
\u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~2_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_control_rd_data\(1))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|W_control_rd_data\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(1),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~2_combout\);

-- Location: FF_X56_Y31_N13
\u0|seg3|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg3|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg3|data_out\(1));

-- Location: LCCOMB_X56_Y31_N20
\u0|seg3|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg3|readdata\(1) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg3|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg3|data_out\(1),
	combout => \u0|seg3|readdata\(1));

-- Location: FF_X56_Y31_N21
\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg3|readdata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(1));

-- Location: FF_X54_Y34_N13
\u0|seg2|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg2|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg2|data_out\(1));

-- Location: LCCOMB_X54_Y34_N28
\u0|seg2|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg2|readdata\(1) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg2|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg2|data_out\(1),
	combout => \u0|seg2|readdata\(1));

-- Location: FF_X54_Y34_N29
\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg2|readdata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X49_Y30_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\ = (\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(1) & ((\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(1) & 
-- (\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\);

-- Location: LCCOMB_X51_Y33_N0
\u0|jtag_uart_0|av_readdata[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[1]~3_combout\ = (\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1))) # (!\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1),
	datab => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|ien_AE~q\,
	combout => \u0|jtag_uart_0|av_readdata[1]~3_combout\);

-- Location: FF_X51_Y33_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[1]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: FF_X52_Y33_N29
\u0|seg1|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg1|data_out\(1));

-- Location: LCCOMB_X52_Y33_N16
\u0|seg1|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg1|readdata\(1) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg1|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg1|data_out\(1),
	combout => \u0|seg1|readdata\(1));

-- Location: FF_X52_Y33_N17
\u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg1|readdata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X52_Y33_N18
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~19_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- (((\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~19_combout\);

-- Location: LCCOMB_X51_Y29_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X51_Y29_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X51_Y29_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\);

-- Location: LCCOMB_X50_Y29_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X50_Y29_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(1));

-- Location: FF_X44_Y29_N7
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X44_Y29_N28
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~18_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a33\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a33\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~18_combout\);

-- Location: LCCOMB_X44_Y29_N6
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~20_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~19_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~18_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~19_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~20_combout\);

-- Location: LCCOMB_X56_Y24_N6
\u0|timer_0|counter_snapshot[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[1]~4_combout\ = !\u0|timer_0|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(1),
	combout => \u0|timer_0|counter_snapshot[1]~4_combout\);

-- Location: FF_X56_Y24_N7
\u0|timer_0|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[1]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(1));

-- Location: LCCOMB_X56_Y24_N4
\u0|timer_0|counter_snapshot[17]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[17]~3_combout\ = !\u0|timer_0|internal_counter\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(17),
	combout => \u0|timer_0|counter_snapshot[17]~3_combout\);

-- Location: FF_X56_Y24_N5
\u0|timer_0|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[17]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(17));

-- Location: LCCOMB_X56_Y24_N8
\u0|timer_0|read_mux_out[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~5_combout\ = (\u0|timer_0|Equal6~3_combout\ & ((\u0|timer_0|counter_snapshot\(1)) # ((\u0|timer_0|counter_snapshot\(17) & \u0|timer_0|Equal6~2_combout\)))) # (!\u0|timer_0|Equal6~3_combout\ & 
-- (((\u0|timer_0|counter_snapshot\(17) & \u0|timer_0|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|counter_snapshot\(1),
	datac => \u0|timer_0|counter_snapshot\(17),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[1]~5_combout\);

-- Location: LCCOMB_X56_Y28_N28
\u0|timer_0|read_mux_out[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~4_combout\ = (\u0|timer_0|period_h_register\(1) & (((!\u0|timer_0|period_l_register\(1) & \u0|timer_0|Equal6~0_combout\)))) # (!\u0|timer_0|period_h_register\(1) & ((\u0|timer_0|Equal6~1_combout\) # 
-- ((!\u0|timer_0|period_l_register\(1) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_h_register\(1),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_l_register\(1),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[1]~4_combout\);

-- Location: LCCOMB_X57_Y28_N6
\u0|timer_0|Equal6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~5_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|Equal6~5_combout\);

-- Location: LCCOMB_X57_Y28_N20
\u0|timer_0|read_mux_out[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~6_combout\ = (\u0|timer_0|Equal6~5_combout\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|timer_0|control_register\(1)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_is_running~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_is_running~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|control_register\(1),
	datad => \u0|timer_0|Equal6~5_combout\,
	combout => \u0|timer_0|read_mux_out[1]~6_combout\);

-- Location: LCCOMB_X56_Y24_N16
\u0|timer_0|read_mux_out[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(1) = (\u0|timer_0|read_mux_out[1]~5_combout\) # ((\u0|timer_0|read_mux_out[1]~4_combout\) # (\u0|timer_0|read_mux_out[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|read_mux_out[1]~5_combout\,
	datac => \u0|timer_0|read_mux_out[1]~4_combout\,
	datad => \u0|timer_0|read_mux_out[1]~6_combout\,
	combout => \u0|timer_0|read_mux_out\(1));

-- Location: FF_X56_Y24_N17
\u0|timer_0|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(1));

-- Location: FF_X47_Y27_N17
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X47_Y27_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~20_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~20_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\);

-- Location: LCCOMB_X47_Y31_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~46_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~46_combout\);

-- Location: FF_X47_Y31_N25
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~46_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X47_Y31_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X49_Y31_N6
\u0|nios2_gen2_0|cpu|R_src2_lo[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(15))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6_combout\);

-- Location: FF_X49_Y31_N7
\u0|nios2_gen2_0|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(9));

-- Location: LCCOMB_X42_Y31_N0
\u0|nios2_gen2_0|cpu|Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~8_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(9) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(9),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~8_combout\);

-- Location: LCCOMB_X43_Y31_N22
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~12_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~38_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~12_combout\);

-- Location: FF_X43_Y31_N23
\u0|nios2_gen2_0|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(7));

-- Location: LCCOMB_X43_Y28_N26
\u0|mm_interconnect_0|cmd_mux_001|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(9)) # ((\u0|nios2_gen2_0|cpu|F_pc\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|F_pc\(7) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: FF_X43_Y28_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X50_Y28_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = 
-- CARRY((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X51_Y28_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X51_Y28_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X43_Y28_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X51_Y28_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X51_Y28_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X55_Y32_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X55_Y32_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X50_Y32_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\);

-- Location: LCCOMB_X50_Y32_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(33) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(33) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\);

-- Location: FF_X50_Y32_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(32));

-- Location: LCCOMB_X50_Y32_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X50_Y32_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32));

-- Location: LCCOMB_X51_Y28_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X51_Y28_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X43_Y28_N6
\u0|mm_interconnect_0|cmd_mux_001|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(44) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(8)) # ((\u0|nios2_gen2_0|cpu|F_pc\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|F_pc\(6) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: FF_X43_Y28_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X43_Y28_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(6),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X51_Y29_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X51_Y29_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X52_Y31_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X52_Y31_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X56_Y32_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\);

-- Location: LCCOMB_X56_Y32_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(28))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\);

-- Location: FF_X56_Y32_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(27));

-- Location: FF_X54_Y32_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LCCOMB_X55_Y32_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X55_Y32_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X55_Y32_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LCCOMB_X56_Y32_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(29))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X56_Y32_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(28));

-- Location: LCCOMB_X56_Y32_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X56_Y32_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LCCOMB_X50_Y28_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = 
-- CARRY((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X51_Y28_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X51_Y28_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X50_Y28_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\);

-- Location: LCCOMB_X51_Y28_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\);

-- Location: FF_X51_Y28_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X55_Y32_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X55_Y32_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X56_Y32_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\);

-- Location: LCCOMB_X56_Y32_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X56_Y32_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(30));

-- Location: LCCOMB_X56_Y32_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X56_Y32_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LCCOMB_X50_Y28_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = 
-- CARRY((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X50_Y28_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = 
-- CARRY((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X51_Y28_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X51_Y28_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X51_Y28_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X51_Y28_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X43_Y28_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(5),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X49_Y29_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X49_Y29_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(29));

-- Location: FF_X45_Y29_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X45_Y29_N10
\u0|nios2_gen2_0|cpu|F_iw[29]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\);

-- Location: LCCOMB_X45_Y29_N30
\u0|nios2_gen2_0|cpu|F_iw[29]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[29]~62_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[29]~62_combout\);

-- Location: FF_X45_Y29_N31
\u0|nios2_gen2_0|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[29]~62_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(29));

-- Location: LCCOMB_X44_Y32_N28
\u0|nios2_gen2_0|cpu|E_src1[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(10),
	combout => \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\);

-- Location: FF_X44_Y32_N29
\u0|nios2_gen2_0|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(6));

-- Location: LCCOMB_X43_Y31_N8
\u0|nios2_gen2_0|cpu|W_alu_result[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\);

-- Location: FF_X43_Y31_N9
\u0|nios2_gen2_0|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(6));

-- Location: LCCOMB_X43_Y31_N16
\u0|mm_interconnect_0|cmd_mux_001|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(4)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(6))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(4),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: FF_X43_Y31_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X49_Y28_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(4),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X51_Y28_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X51_Y28_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X56_Y32_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X55_Y32_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X51_Y32_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\);

-- Location: LCCOMB_X51_Y32_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(31))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X57_Y33_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X57_Y33_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(31));

-- Location: LCCOMB_X51_Y32_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X51_Y32_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LCCOMB_X51_Y28_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X51_Y28_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X55_Y32_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X55_Y32_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X56_Y32_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LCCOMB_X56_Y32_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(30))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X56_Y32_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(29));

-- Location: LCCOMB_X56_Y32_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X56_Y32_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29));

-- Location: LCCOMB_X51_Y28_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X51_Y28_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X49_Y28_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) = (\u0|nios2_gen2_0|cpu|F_pc\(3) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(5) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: FF_X49_Y28_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X49_Y28_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X50_Y29_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X50_Y29_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(8));

-- Location: FF_X47_Y29_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X47_Y29_N6
\u0|nios2_gen2_0|cpu|F_iw[8]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[8]~55_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a40~portadataout\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[8]~55_combout\);

-- Location: LCCOMB_X47_Y29_N24
\u0|nios2_gen2_0|cpu|F_iw[8]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[8]~56_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[8]~55_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \u0|nios2_gen2_0|cpu|F_iw[8]~55_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[8]~56_combout\);

-- Location: FF_X47_Y29_N25
\u0|nios2_gen2_0|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[8]~56_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(8));

-- Location: LCCOMB_X44_Y32_N8
\u0|nios2_gen2_0|cpu|E_src1[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\);

-- Location: FF_X44_Y32_N9
\u0|nios2_gen2_0|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(4));

-- Location: LCCOMB_X43_Y32_N2
\u0|nios2_gen2_0|cpu|E_logic_result[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[4]~11_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(4) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(4)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(4) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(4)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(4),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(4),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[4]~11_combout\);

-- Location: LCCOMB_X43_Y32_N8
\u0|nios2_gen2_0|cpu|W_alu_result[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[4]~11_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[4]~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\);

-- Location: FF_X43_Y32_N9
\u0|nios2_gen2_0|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(4));

-- Location: LCCOMB_X49_Y28_N14
\u0|mm_interconnect_0|cmd_mux_001|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(2)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: FF_X49_Y28_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X50_Y28_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X52_Y29_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X52_Y29_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X52_Y32_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X52_Y32_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LCCOMB_X51_Y32_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X52_Y32_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X52_Y32_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X52_Y32_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X52_Y32_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X52_Y32_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(0))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\);

-- Location: FF_X51_Y32_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(0));

-- Location: FF_X54_Y33_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LCCOMB_X54_Y33_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X54_Y33_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X54_Y33_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\);

-- Location: LCCOMB_X55_Y33_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(2))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X55_Y33_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(1));

-- Location: FF_X54_Y33_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LCCOMB_X54_Y33_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X54_Y33_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X54_Y33_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\);

-- Location: LCCOMB_X55_Y33_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(3))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X55_Y33_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(2));

-- Location: FF_X54_Y33_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2));

-- Location: LCCOMB_X54_Y33_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X54_Y33_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X55_Y33_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LCCOMB_X55_Y33_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(4))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\);

-- Location: FF_X55_Y33_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(3));

-- Location: LCCOMB_X54_Y33_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X54_Y33_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3));

-- Location: LCCOMB_X52_Y29_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X52_Y29_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X52_Y29_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X51_Y28_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X51_Y28_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X56_Y32_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X55_Y32_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X50_Y32_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\);

-- Location: LCCOMB_X50_Y32_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(25) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(25) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\);

-- Location: FF_X50_Y32_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(24));

-- Location: FF_X56_Y32_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LCCOMB_X55_Y32_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X55_Y32_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X50_Y32_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\);

-- Location: LCCOMB_X50_Y32_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(26))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X50_Y32_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(25));

-- Location: FF_X50_Y32_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LCCOMB_X50_Y32_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X50_Y29_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X50_Y29_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X50_Y32_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(35))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\);

-- Location: FF_X50_Y32_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X50_Y32_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LCCOMB_X51_Y28_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X51_Y28_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X49_Y28_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(1),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X54_Y30_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X54_Y30_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X54_Y33_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X54_Y33_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X55_Y33_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\);

-- Location: LCCOMB_X57_Y32_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(27))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\);

-- Location: FF_X57_Y32_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(26));

-- Location: LCCOMB_X50_Y32_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X50_Y32_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26));

-- Location: LCCOMB_X51_Y28_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X51_Y28_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X49_Y28_N16
\u0|mm_interconnect_0|cmd_mux_001|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(38) = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(0) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|nios2_gen2_0|cpu|F_pc\(0) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: FF_X49_Y28_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X52_Y30_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X49_Y29_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X49_Y29_N23
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(28));

-- Location: FF_X45_Y29_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X45_Y29_N22
\u0|nios2_gen2_0|cpu|F_iw[28]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	combout => \u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\);

-- Location: LCCOMB_X45_Y29_N20
\u0|nios2_gen2_0|cpu|F_iw[28]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[28]~60_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[28]~60_combout\);

-- Location: FF_X45_Y29_N21
\u0|nios2_gen2_0|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[28]~60_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(28));

-- Location: LCCOMB_X44_Y32_N6
\u0|nios2_gen2_0|cpu|E_src1[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\);

-- Location: FF_X44_Y32_N7
\u0|nios2_gen2_0|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(5));

-- Location: LCCOMB_X43_Y32_N30
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~16_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~30_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~16_combout\);

-- Location: FF_X43_Y32_N31
\u0|nios2_gen2_0|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(3));

-- Location: LCCOMB_X49_Y28_N2
\u0|mm_interconnect_0|cmd_mux_002|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) = (\u0|nios2_gen2_0|cpu|F_pc\(3) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(5) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: LCCOMB_X46_Y29_N2
\u0|nios2_gen2_0|cpu|F_iw[10]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[10]~51_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a42\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a10~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a42\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[10]~51_combout\);

-- Location: LCCOMB_X46_Y29_N28
\u0|nios2_gen2_0|cpu|F_iw[10]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[10]~52_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[10]~51_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[10]~51_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[10]~52_combout\);

-- Location: FF_X46_Y29_N29
\u0|nios2_gen2_0|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[10]~52_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(10));

-- Location: LCCOMB_X44_Y32_N22
\u0|nios2_gen2_0|cpu|R_src2_lo[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(10)))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(10),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13_combout\);

-- Location: FF_X44_Y32_N23
\u0|nios2_gen2_0|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(4));

-- Location: LCCOMB_X43_Y35_N12
\u0|nios2_gen2_0|cpu|Add1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~13_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(4),
	combout => \u0|nios2_gen2_0|cpu|Add1~13_combout\);

-- Location: LCCOMB_X43_Y32_N16
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~17_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~28_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~17_combout\);

-- Location: FF_X43_Y32_N17
\u0|nios2_gen2_0|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(2));

-- Location: LCCOMB_X49_Y28_N8
\u0|mm_interconnect_0|cmd_mux_002|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) = (\u0|nios2_gen2_0|cpu|F_pc\(2) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(2) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: M9K_X73_Y24_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084208AE00000000000001EE01D8000000001DC00000000000001EE01D8EC77000000000001EE01DC000000007B80770000000003DC03801C0004840104840104840824201000000000002200902420412100450A0228400010850A088242040001C11780B400C2000000000001000001400014000050000A000010060000000014000000000000000000003000000000008100C000000018002004",
	mem_init1 => X"18000050003030000005000001A000000000010800000000000042040200000000A20100000000500000000000000000000000480000000120A000007B898042000000000840000020800000000420000000000040A2000102201000000000000000000000050000029405000000008000000000084000000001002400000000100C000000040026001200B00012210208000000000000090000208000000000420000000011000000000120000120004201400A00050120001B021F9EC36800C000000000120600000000EB800000000177000000000000003DC0000003D86E000000000000007B0000000075C00000BB80000000000000000000F5C0000000",
	mem_init0 => X"00002EE01DC000007AE000000000005DC0000000000003D8003B0000000760000001DC003D8DC0003DC0003DC00000001EE01D83B1B800000000001EE01D800000000000000003B800000F7000003DC00000000000000000000000000000001EE00000000000000000000000000000003D80000000000001D800007600000000760000000000000000000000000000000EE0000000001EE000F7000F70000F70000F700007703DC1EE03DC0000000000000000000000000000000078000000F70000003B00000EC0000000000000000000000E0000000000000000000000000000000000F7000000000000007800F70000F7000000000007FFE01B081BFC0300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y27_N16
\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a57\)) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a25~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a57\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	combout => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\);

-- Location: LCCOMB_X45_Y30_N14
\u0|nios2_gen2_0|cpu|F_iw[25]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[25]~14_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	combout => \u0|nios2_gen2_0|cpu|F_iw[25]~14_combout\);

-- Location: LCCOMB_X45_Y30_N20
\u0|nios2_gen2_0|cpu|F_iw[25]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[25]~15_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[25]~14_combout\) # ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[25]~14_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[25]~15_combout\);

-- Location: FF_X45_Y30_N21
\u0|nios2_gen2_0|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[25]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(25));

-- Location: LCCOMB_X49_Y31_N0
\u0|nios2_gen2_0|cpu|d_writedata[24]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X49_Y31_N1
\u0|nios2_gen2_0|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(24));

-- Location: LCCOMB_X49_Y31_N16
\u0|mm_interconnect_0|cmd_mux_002|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: M9K_X73_Y27_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018C0426000001800000CFC601880000000038C000003000000CFC60189C4E300001C00018FC6018C0040000CF1806300060000CF8C03003860008400008400008400042004020008102002008004200021001102030041181001020C00420006FA33D87E07AE040800A85004228C028480100814325801441988400000515DE808000000108DB784C050263A21664106D1400FC1920090002E08D7",
	mem_init1 => X"E2A4508BB5000A2072D200801F800000200400081C000001000050003E40201087C01F20100443E024489106C2120CD84416C9905B3DD2202D54180684202D4011DC0020004000002038E003801020500002029060023211A001F3880038002077680088007C638828840400000078014000080000402740804000200145305200FD0024008891EC07E9E005DE028042000220802000E00101002810080002C50200FA80201004123EC0002142202000406C4A021004003DBF641D435FE0283083C1D18782100200000001C30000040203630004000000000078C001008F8846000002000000007100000000E1810081B180100780200060204307E180001810",
	mem_init0 => X"02006C6018C7DD7FF0C4040080203FD8C021000000003F8800F10000001E200000078CF3F888C00038C00038C00000007C60189F111800010800033C601880000000000000003F18F800FE30000078C00000000000000000000C0000000001FC60000000000000000000001400000003F88000000000000F880001E200000000E20000000000080000000010000000001C600700E000FC6307E3001E31807E31807E31B1B63078CFC6478C00000000000000000004002000000007F28233F0E307EFDFB101807C40000000000000000000007C0658500324086832C6036031210180C05BE300000000848400F000030301E30000028000075E1E1F281FC1E200",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y30_N26
\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a24~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	combout => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\);

-- Location: LCCOMB_X45_Y30_N16
\u0|nios2_gen2_0|cpu|F_iw[24]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[24]~12_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	combout => \u0|nios2_gen2_0|cpu|F_iw[24]~12_combout\);

-- Location: LCCOMB_X45_Y30_N2
\u0|nios2_gen2_0|cpu|F_iw[24]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[24]~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[24]~12_combout\) # ((\u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[24]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[24]~13_combout\);

-- Location: FF_X45_Y30_N3
\u0|nios2_gen2_0|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[24]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(24));

-- Location: LCCOMB_X47_Y30_N20
\u0|nios2_gen2_0|cpu|E_st_data[23]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\);

-- Location: FF_X47_Y30_N21
\u0|nios2_gen2_0|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(23));

-- Location: LCCOMB_X47_Y26_N28
\u0|mm_interconnect_0|cmd_mux_002|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(23) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(23),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: M9K_X33_Y26_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AE3178C3DDD9C186A94D2FFAFFFF7855C62F187BBD9C186A94D028157E3B47BB38286A94D4C715D9C11AA53570E1DD9C10D52983840454E40154E40154E40AA72011808000C608265192A72055390045EBFA29E29033C5EBC8AA72041A08224678A2842409651326E09A3171309B7349888D25DC848660753918AFF61789E95867CF7249FB31ADF9CF26BBF390410D33666DDF426611B8D3",
	mem_init1 => X"E91AA1AE0D8DCAB1582A620B26E97F6E07F97D3BE20EDFF0FFC1C2C4CE2AC8301BA2671AE62C0DD793264CBFD98D7B443FEDDAA7DCD76D912F1B6BF784365B426E20201F09C50234A78618086684E0101E28A821C8A6280106267CA021CA080E9988101BE99F00630294A568F5DB82711A3F053729C308386EC8F16E084386F3D3344AC700D342F2B62D910198D25CA68BE986038B580EA9344D21C31020C13A4EDF054AD417019FAFED1520019D3EBA472955EBEBA5013B812D0E4C7EC14454D2793DF5859204080003CE29DF7FE2310C353F41DFDFFDFFCD8D4FD07670D02A3FFFF0CF7F57EF9A1FFFFFDE14C88C461AAF0741ED8FFE0D8F187C34DBDF8389",
	mem_init0 => X"F10F86A94D40C10E1A63E27C4F118E0D57885F7EFBCFF0D2DE0A0EF7EF6141DEFBD8543F0D054FEDCD4FEDCD4FFFFDC686A94D30A0AB83C487767046A94D28FFFFFAFFFFBDFAB0A83BF7C351DBDF0D55BF0DFFCF7EFFDE3FFFC7FEFBD7FFED86AADFBF7FEF703FFF9F3FFFC7FEFBFFEF0D20FFF9EFBFF2F851FFAC14FFE7DDFF141FBFEFDFFFF757FBFD87EEEFFFF6FFE2A787E8EFBF86A1FC350FE350BFC350BFC3500033510D406A18D41FBE7F7D9E7BBFB9BF61FB1F62DF8B7E18418030350060C19A3E7BC2979DEFDEC77BEF6FBF7DE7C28030C204186142018C0A4840C6003E1F18353CFFFFF46062D818DFF501D6350DFB0C7BBEE1F99993105B319B00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y26_N16
\u0|mm_interconnect_0|cmd_mux_002|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(22) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(22),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: M9K_X53_Y26_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010F11110F1111F111",
	mem_init0 => X"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017D00000000000000000000000000000100000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y26_N0
\u0|nios2_gen2_0|cpu|F_iw[23]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~10_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a55\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a23~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a55\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~10_combout\);

-- Location: LCCOMB_X45_Y30_N12
\u0|nios2_gen2_0|cpu|F_iw[23]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\);

-- Location: LCCOMB_X45_Y30_N0
\u0|nios2_gen2_0|cpu|F_iw[23]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~11_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[23]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[23]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~11_combout\);

-- Location: FF_X45_Y30_N1
\u0|nios2_gen2_0|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[23]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(23));

-- Location: LCCOMB_X49_Y31_N22
\u0|nios2_gen2_0|cpu|E_st_data[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[8]~15_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[8]~15_combout\);

-- Location: FF_X49_Y31_N23
\u0|nios2_gen2_0|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[8]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(8));

-- Location: LCCOMB_X49_Y31_N14
\u0|mm_interconnect_0|cmd_mux_001|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: FF_X49_Y31_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X49_Y31_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(8),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout\);

-- Location: LCCOMB_X49_Y29_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X49_Y29_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(27));

-- Location: FF_X45_Y29_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(27),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X45_Y29_N18
\u0|nios2_gen2_0|cpu|F_iw[27]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	combout => \u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\);

-- Location: LCCOMB_X45_Y29_N26
\u0|nios2_gen2_0|cpu|F_iw[27]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[27]~58_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[27]~58_combout\);

-- Location: FF_X45_Y29_N27
\u0|nios2_gen2_0|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[27]~58_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(27));

-- Location: LCCOMB_X44_Y32_N10
\u0|nios2_gen2_0|cpu|E_src1[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\);

-- Location: FF_X44_Y32_N11
\u0|nios2_gen2_0|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(3));

-- Location: LCCOMB_X43_Y32_N22
\u0|nios2_gen2_0|cpu|E_logic_result[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(3) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(3)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(3) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(3)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(3),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(3),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\);

-- Location: LCCOMB_X43_Y32_N28
\u0|nios2_gen2_0|cpu|W_alu_result[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\);

-- Location: FF_X43_Y32_N29
\u0|nios2_gen2_0|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(3));

-- Location: LCCOMB_X49_Y28_N10
\u0|mm_interconnect_0|cmd_mux_001|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(39) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: FF_X49_Y28_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X49_Y28_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(1) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(3) & (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(2) & !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(1),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(3),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X52_Y30_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X52_Y29_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ & \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X50_Y29_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X49_Y29_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X49_Y29_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(26));

-- Location: FF_X45_Y29_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X45_Y29_N6
\u0|nios2_gen2_0|cpu|F_iw[26]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[26]~16_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	combout => \u0|nios2_gen2_0|cpu|F_iw[26]~16_combout\);

-- Location: LCCOMB_X45_Y29_N16
\u0|nios2_gen2_0|cpu|F_iw[26]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[26]~17_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[26]~16_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[26]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[26]~17_combout\);

-- Location: FF_X45_Y29_N17
\u0|nios2_gen2_0|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[26]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(26));

-- Location: LCCOMB_X41_Y31_N16
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(26))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(26),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\);

-- Location: FF_X41_Y31_N17
\u0|nios2_gen2_0|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(4));

-- Location: FF_X54_Y28_N9
\u0|nios2_gen2_0|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(0));

-- Location: LCCOMB_X57_Y28_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(0) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: FF_X57_Y28_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X50_Y29_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout\ = !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout\);

-- Location: FF_X50_Y29_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X50_Y29_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\);

-- Location: LCCOMB_X50_Y29_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X50_Y29_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(0));

-- Location: FF_X46_Y29_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: M9K_X53_Y19_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000059CEA68642128DBDCD809EC6158AF78E1C71A8C84251B7B8D809EC6158944A36A325FBB013EC6158C8141D809B1856320A7DD809D8C2B03A800538C14538C14538C529C614C02028C12281E51E29C6294E30533A76357E1881F43A74D29C6280400200078000040000400008020242800022200000904A0001DC2042ED3F4820000019001B28C822E00008542200C01449008FFC5D320005DBB1420",
	mem_init1 => X"000007C80830441409000000FFC0742A254458FBD2084D512841F443FE4088C07FC1FF2044303FE50000002ED1005CC8465B43C85F482002EF9010A2E491814C45040A3007C1000C3D49204C8483FE0FF4208993E91E1C03141FFFC1FEFD7F85F013FE0737FC84982D8CA64905BA82C04A240C32A7D066E0A65550FA0942B264CFFD4A01004C1FFC253287ADDC0EA027914CE0810AD80A0730453A30180040F13E0BA8C2743E0101002112E141D4FBAA786ECEA7BAA600E9000900001FE0000380180C3006190200000203474D7BC2211AE30F45C2C17413CDD8C7D174FD88460F5F72CF37D3EBB11FFFFFC6A390904371A51647EDAE304DAD5AD7638B441208",
	mem_init0 => X"E11DDC6158C10413B1C782704E11BFB8D7A95C4C98C7BD884AD10ED1637A21DA58DE8CFFD888C1AD18C1AD18CFFFFC86EC6158BD111901458F76026C615880FFFFEEAF9F8DFAFD18CE77F631D8D758C09B05BDC57E7BC61CEECD76D294DFEFEC604DBF3DE330177B8B1CEED576D2DFEFD8A1CF1B889E306E88F785A2EC6ECCEFA2179E6BDB9C4F5379CC8672E7BCE277F46481B83F9DEC637F630DF631B7F631B7F63000063058CAC65D8C1E860D749A6A9A909541E93D225E8977B243800063000000311F69F4579DA2C6C769636E264C63740000000000000000000000000004381C006322B18C7460624FB0200303DD630D6B08921DE31FFFDE1817FDFE00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y29_N20
\u0|nios2_gen2_0|cpu|F_iw[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\);

-- Location: LCCOMB_X46_Y29_N16
\u0|nios2_gen2_0|cpu|F_iw[0]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[0]~27_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[0]~27_combout\);

-- Location: FF_X46_Y29_N17
\u0|nios2_gen2_0|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[0]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(0));

-- Location: LCCOMB_X39_Y32_N12
\u0|nios2_gen2_0|cpu|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~2_combout\);

-- Location: LCCOMB_X39_Y31_N14
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\);

-- Location: LCCOMB_X40_Y31_N20
\u0|nios2_gen2_0|cpu|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~13_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & \u0|nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal0~13_combout\);

-- Location: LCCOMB_X40_Y31_N10
\u0|nios2_gen2_0|cpu|R_src2_use_imm~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~13_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~11_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X39_Y31_N16
\u0|nios2_gen2_0|cpu|R_src2_use_imm~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ & \u0|nios2_gen2_0|cpu|R_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X39_Y31_N17
\u0|nios2_gen2_0|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X41_Y31_N0
\u0|nios2_gen2_0|cpu|R_src2_lo~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\);

-- Location: LCCOMB_X44_Y32_N30
\u0|nios2_gen2_0|cpu|R_src2_lo[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(6)))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17_combout\);

-- Location: FF_X44_Y32_N31
\u0|nios2_gen2_0|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(0));

-- Location: FF_X44_Y35_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X44_Y35_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X44_Y35_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X44_Y35_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X44_Y35_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X44_Y35_N12
\u0|nios2_gen2_0|cpu|E_stall~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~1_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1)) # ((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2)) # ((\u0|nios2_gen2_0|cpu|E_new_inst~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datac => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X44_Y35_N22
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X44_Y35_N23
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X44_Y35_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ = \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ $ (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X44_Y35_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X44_Y35_N10
\u0|nios2_gen2_0|cpu|E_stall~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~0_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X44_Y35_N6
\u0|nios2_gen2_0|cpu|E_stall~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~2_combout\ = (\u0|nios2_gen2_0|cpu|E_stall~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_stall~1_combout\) # ((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4)) # (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_stall~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	datac => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	datad => \u0|nios2_gen2_0|cpu|E_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~2_combout\);

-- Location: LCCOMB_X46_Y34_N30
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X46_Y34_N31
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X46_Y34_N16
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X46_Y34_N10
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\)))) # (!\u0|nios2_gen2_0|cpu|d_read~q\ & 
-- (((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\)) # (!\u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_write~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X45_Y32_N4
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|E_new_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: FF_X46_Y34_N25
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X46_Y34_N24
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\) # (!\u0|nios2_gen2_0|cpu|d_read~q\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X46_Y34_N6
\u0|nios2_gen2_0|cpu|E_stall~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~3_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ & 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~3_combout\);

-- Location: LCCOMB_X46_Y34_N20
\u0|nios2_gen2_0|cpu|E_stall~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|E_new_inst~q\) # (\u0|nios2_gen2_0|cpu|E_stall~3_combout\)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|R_ctrl_st~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_new_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|E_stall~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X44_Y35_N26
\u0|nios2_gen2_0|cpu|E_stall~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~5_combout\ = (\u0|nios2_gen2_0|cpu|E_stall~2_combout\) # ((\u0|nios2_gen2_0|cpu|E_stall~4_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & \u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_stall~2_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|nios2_gen2_0|cpu|E_stall~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~5_combout\);

-- Location: LCCOMB_X44_Y35_N30
\u0|nios2_gen2_0|cpu|W_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_valid~0_combout\ = (!\u0|nios2_gen2_0|cpu|E_stall~5_combout\ & \u0|nios2_gen2_0|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_stall~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|W_valid~0_combout\);

-- Location: FF_X44_Y35_N31
\u0|nios2_gen2_0|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_valid~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_valid~q\);

-- Location: FF_X43_Y32_N5
\u0|nios2_gen2_0|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(0));

-- Location: LCCOMB_X43_Y32_N10
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~18_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~26_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~18_combout\);

-- Location: FF_X43_Y32_N11
\u0|nios2_gen2_0|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(1));

-- Location: LCCOMB_X49_Y28_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) = (\u0|nios2_gen2_0|cpu|F_pc\(1) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: M9K_X53_Y32_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0E00000000000000000000000010C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000118C605198FDEFE465DABE312266FFEE3D73A6331FBDFC8C5DABE3122673398F73B7CCBB57E31226334E97DAB8C4898CD3F55DABC6244C3E7E12823E32833E3283389419E3A65BD2510CFC11619419C4A08F8C8501CA01E63C0B850929411C5F2E34F0005060D1AEA43F8714B03CB1783D4C03C6530C847C8603082D0240849E03D46278A08520C50DFE678A5D8F12889651301D824DA25A040C94F",
	mem_init1 => X"CC876017A1CA81C892D7471C03840090581482841971000A003E0E1C0395332E808E01CD18CB404A7F0E3C102608A127A004D426A0849FA6102F43490AC24BB23033954BF03EE6D340A007AC0968072023DF366110C160B8EBE01F8610780450F600216768049E14146269920840059E89C9F7841034310F6C218605B2BD4919301C213EEDA0A06488047842002158880A0048BE11079150CA31448CC7AF1D138184413005C1DE2244D2401CAC0A0056829020100569D618BC6CEC20001C0108766731893427F9A000051730DD6A6B15BE18ED4F65F2FD2EF5463753DDDC66B1EE55DAF5DD55BB0CDDB297CE986AC5630C6BBF6FB5EABD4DFDDAFFE87D7754AC",
	mem_init0 => X"5594C312263157178C3D2B256559FF86273BD54699CF7FA67ACCEEDB67799DDBD9DE62F3C67631F50631F50636AAFD32E312267CCEC64AE7D91F6AE312266A2D55EA22AB9CDFBF46E877F18DD9C5C634A9A59CE5773BCE9F777BD3398B8BE5FD1A593B9DE76A9339CABF752BD3319767FA7567CECA9A9C7E6677E599ED7CE6C799E5CEFBDFD8BF5A5DDFD76FE6BEE366F31A9DBBADCDE31FEF18F7B18BDEF18FDEF18F0E498C463A31EC63B80B95D5DFEB9EF4F74DABF5FEF87BB0F35FAEA518C04A844CD96FF3205DB4CE776E443AA34086FC747A49E2FD243EA3E4D13A2BF3BF7138B418C2AB58F7EB6A7F8D8088CF8F18FD7B728A1DE8CFF0017209FD0106",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y30_N12
\u0|mm_interconnect_0|rsp_mux|src_data[11]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a43~portadataout\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a11~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a43~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout\);

-- Location: LCCOMB_X49_Y30_N10
\u0|mm_interconnect_0|rsp_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X49_Y30_N14
\u0|nios2_gen2_0|cpu|F_iw[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[11]~18_combout\ = (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # (((\u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[11]~18_combout\);

-- Location: FF_X49_Y30_N15
\u0|nios2_gen2_0|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[11]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(11));

-- Location: LCCOMB_X36_Y30_N20
\u0|nios2_gen2_0|cpu|Equal62~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~13_combout\);

-- Location: LCCOMB_X37_Y31_N12
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~11_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X37_Y30_N10
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~13_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X40_Y30_N26
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~2_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~15_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X40_Y30_N8
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (((\u0|nios2_gen2_0|cpu|Equal0~15_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X37_Y30_N6
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\) # (((\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCCOMB_X40_Y30_N10
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~12_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9_combout\);

-- Location: FF_X40_Y30_N11
\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X41_Y31_N6
\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\);

-- Location: LCCOMB_X44_Y32_N2
\u0|nios2_gen2_0|cpu|R_src2_lo[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(8)))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15_combout\);

-- Location: FF_X44_Y32_N3
\u0|nios2_gen2_0|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(2));

-- Location: LCCOMB_X44_Y35_N2
\u0|nios2_gen2_0|cpu|Add1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~15_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(2) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~15_combout\);

-- Location: LCCOMB_X43_Y32_N14
\u0|nios2_gen2_0|cpu|W_alu_result[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\);

-- Location: FF_X43_Y32_N15
\u0|nios2_gen2_0|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(2));

-- Location: LCCOMB_X49_Y28_N28
\u0|mm_interconnect_0|cmd_mux_002|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(38) = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(0) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|nios2_gen2_0|cpu|F_pc\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: M9K_X33_Y17_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0E00000000000000000000004901C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BDE66E080158FA445899E202043E53E133FA4110AB5F4885899E202041209076BB7C8B133E20204011D05899880810442E45899C4040EBA488A02001A03001A0300D01801111F5000080000015010068080040400820020020804000D0100610074008000C01021C12458A001401D442280CA2AA84D9542040008880040978016354050E00101C0079A43A0544922AA82A2000100CC4210000E944",
	mem_init1 => X"0D1AC81043C388E0D2208F380032809110220000088000088000032000A43120003000511848001800A14200004000010900C0022097806A00208500128E3B8390B25141A01087F280A41002514000800316824004808044820000100000800009040000080140425000010008440014254B82844000011C4820800506B446A90002003D009A8003FDB20F20020000044E13005E45249000000001826671030A00004100080126383010000282000010069010000101A81800EC0020000003905E6111845143000000040720ED6A53099E102D5550C87C86C5440F5554DC41202E4552E51141A1083DB297FE9044C263082B574FA5EBB4CDEDDEFF105955304C",
	mem_init0 => X"4994C20204097597882513226499BF841FE954449FC7FC41CAC81F217F7903E05FDE41F3C4040DF5840DF58406AAFD02E202043C808202C599162662020429ED55EA2A9DFCDA7C80C853F103DFC54414BB0CD545F229FE36FEED76FB97DDAFE20A5DF914FF3015AA8B36FEF576F3DDBFC421454ACA9A907E4152A590252444C790048BAD5ECA0B7249758B22A6AE67E6F202A528AC89E2036F1005B10596F10196F101620102C40A2044401AE24554BE6A9F939751A9B5327AC9F08E4046A0100D5035083969F21FBE42FECF817F6A224FEBF31D50043A2802BAEA8015ABA1400930988210000108663230178D88800B8F101F6B20823DE08000213008000104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y28_N6
\u0|nios2_gen2_0|cpu|F_iw[14]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a46\)) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a14~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a46\,
	datac => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\);

-- Location: LCCOMB_X45_Y28_N2
\u0|nios2_gen2_0|cpu|F_iw[14]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14))))) # (!\u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\);

-- Location: LCCOMB_X46_Y30_N24
\u0|nios2_gen2_0|cpu|F_iw[14]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~67_combout\ = (\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & (\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((\u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~67_combout\);

-- Location: FF_X46_Y30_N25
\u0|nios2_gen2_0|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[14]~67_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(14));

-- Location: LCCOMB_X38_Y30_N12
\u0|nios2_gen2_0|cpu|D_ctrl_exception~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(13) & (((!\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|D_iw\(11))) # (!\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X37_Y31_N22
\u0|nios2_gen2_0|cpu|D_ctrl_exception~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~14_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~12_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\ & \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X38_Y30_N28
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\);

-- Location: LCCOMB_X38_Y30_N30
\u0|nios2_gen2_0|cpu|D_ctrl_exception~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X40_Y30_N30
\u0|nios2_gen2_0|cpu|D_ctrl_exception~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|Equal0~12_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~9_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X40_Y30_N16
\u0|nios2_gen2_0|cpu|D_ctrl_exception~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~3_combout\) # ((!\u0|nios2_gen2_0|cpu|Equal0~15_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X40_Y30_N2
\u0|nios2_gen2_0|cpu|D_ctrl_exception~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal0~12_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X40_Y30_N28
\u0|nios2_gen2_0|cpu|D_ctrl_exception~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\);

-- Location: FF_X40_Y30_N29
\u0|nios2_gen2_0|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X41_Y32_N2
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\);

-- Location: LCCOMB_X43_Y31_N20
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~11_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~40_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~11_combout\);

-- Location: FF_X43_Y31_N21
\u0|nios2_gen2_0|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(8));

-- Location: LCCOMB_X43_Y28_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(10)) # ((\u0|nios2_gen2_0|cpu|F_pc\(8) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|F_pc\(8) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: FF_X43_Y28_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X49_Y29_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X49_Y29_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(15));

-- Location: FF_X47_Y29_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X47_Y29_N20
\u0|nios2_gen2_0|cpu|F_iw[15]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a47\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a15~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a47\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\);

-- Location: LCCOMB_X47_Y29_N2
\u0|nios2_gen2_0|cpu|F_iw[15]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	datac => \u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\);

-- Location: FF_X47_Y29_N3
\u0|nios2_gen2_0|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(15));

-- Location: LCCOMB_X37_Y31_N30
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (((\u0|nios2_gen2_0|cpu|Equal62~12_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|D_iw\(14) & 
-- (\u0|nios2_gen2_0|cpu|Equal62~11_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\);

-- Location: LCCOMB_X38_Y30_N10
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & ((\u0|nios2_gen2_0|cpu|D_iw\(11)) # (!\u0|nios2_gen2_0|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\);

-- Location: LCCOMB_X38_Y30_N14
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\);

-- Location: LCCOMB_X40_Y30_N22
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~17_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~17_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X41_Y31_N14
\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(25))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(20))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(25),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(20),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\);

-- Location: FF_X41_Y31_N15
\u0|nios2_gen2_0|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X49_Y27_N4
\u0|nios2_gen2_0|cpu|E_st_data[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[12]~5_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[12]~5_combout\);

-- Location: FF_X49_Y27_N5
\u0|nios2_gen2_0|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[12]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(12));

-- Location: LCCOMB_X49_Y27_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(12) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: M9K_X53_Y33_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003180600A854ADA665889E208043E53E933FE4150A95B4CC5889E208041209072335C8F113E20804055500089F02010502647889C4100EBA488A02041A02041A0308D01021900D088490000001D010468081060404C30024000804150D0184410074028004EF90A08919DBA4253C3D5DAFD4C0FE886CB463640108280040948186E94050608405C00188208214413228828A000100CC0250000A944",
	mem_init1 => X"0D1AA83443C9A0A25600CB38002082909301057C000100248425E020003831208030001E1848401835BB76C02A760022210044042094804A00688708008E1B82A0A2100980108FB200C5904651001840225E226804802010A200000810000420010020874001C4424000012402410430365A000840010108004008054429049B0000143E80BA8003B28C0922000000144A93024680000100428201A28421001B008440350001023C31D2020002000014068210000141281800EC0080000013204A4111C7014300000000B720CD6A4341BE100D5544C27C26C7440F5554DC41200E4552C5D945A1083DB297FF9040C06B08297747A7EBB44DED5AFF105955100D",
	mem_init0 => X"4194C20804015517882D03206419BF841FAB54C59FE7FC42DBC81F277FF903E4DFFE41F3C40409E50409E50406AAFF12E208043C80828247891E2262080429ED55EA2A9DFEDF7C81C853F103FFE544149B0CD557F229FF16EEED77DA96DDBFE20A4DF914FFF035AAAF16EEF577D2DDAFC421654ACA9A947E4152A590252444C790048BB95EC88BFA49758322B6EE6A66F202A52CAC89E2036F1005B10196F10596F101400102441A20C4401ACA1557DE7A9FB7B741AF35725A89708E60600A10385035083969F21FBE4EFFEF937FFA62CFFBF31950343C281A00CA832003C141583018901000031AE4B031178D822003DF101D6B81867DF0B0002F783E020000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N18
\u0|nios2_gen2_0|cpu|F_iw[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a44\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a44\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\);

-- Location: LCCOMB_X44_Y29_N0
\u0|nios2_gen2_0|cpu|F_iw[12]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[12]~23_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	combout => \u0|nios2_gen2_0|cpu|F_iw[12]~23_combout\);

-- Location: FF_X44_Y29_N1
\u0|nios2_gen2_0|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[12]~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(12));

-- Location: LCCOMB_X36_Y30_N12
\u0|nios2_gen2_0|cpu|D_ctrl_break~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\);

-- Location: FF_X36_Y30_N13
\u0|nios2_gen2_0|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X41_Y32_N24
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X43_Y32_N20
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~14_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~34_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~14_combout\);

-- Location: FF_X43_Y32_N21
\u0|nios2_gen2_0|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(5));

-- Location: LCCOMB_X43_Y28_N10
\u0|mm_interconnect_0|cmd_mux_001|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(7)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(5))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|F_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X43_Y28_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X43_Y28_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(5) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(7) & !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(5),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(6),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X52_Y30_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X52_Y29_N28
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ & \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X50_Y29_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(3))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X50_Y29_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X50_Y29_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X50_Y29_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X50_Y29_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(3));

-- Location: FF_X46_Y29_N27
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|readdata\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X46_Y29_N24
\u0|nios2_gen2_0|cpu|F_iw[3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a35\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a35\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\);

-- Location: LCCOMB_X46_Y29_N18
\u0|nios2_gen2_0|cpu|F_iw[3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[3]~29_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[3]~29_combout\);

-- Location: FF_X46_Y29_N19
\u0|nios2_gen2_0|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[3]~29_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(3));

-- Location: LCCOMB_X40_Y31_N30
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|D_iw\(5)) # (\u0|nios2_gen2_0|cpu|D_iw\(2))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X40_Y31_N12
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (!\u0|nios2_gen2_0|cpu|D_iw\(5))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(3) & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(4)) # (\u0|nios2_gen2_0|cpu|D_iw\(5) $ (\u0|nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X40_Y31_N0
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ((!\u0|nios2_gen2_0|cpu|D_iw\(0)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCCOMB_X41_Y31_N28
\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(24)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(19)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(24),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\);

-- Location: FF_X41_Y31_N29
\u0|nios2_gen2_0|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(2));

-- Location: FF_X46_Y28_N25
\u0|nios2_gen2_0|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(1));

-- Location: LCCOMB_X54_Y25_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: M9K_X53_Y21_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005BDF631714B9DBFFEF72B0177E2FAEDB3A5D42E2973B7FFCF72B0177E2E170BC764BFFEE560177E2F296BF72B05DF8B8B3FFF72B02EFC56C3FBBBC3A2BBC3A2BBC305DE1C26775839BBFDDFFE0DDE182EF0E89B363187DDAFC07B36E65DE183F3E50F28054AF519F6DE66CD8B444EEE6B35ECB36FF797A73921F78E50243FA3E5735226DD71925352E76676CE9CEC2F61FE32FFC87BBA14A043FFAB",
	mem_init1 => X"C5DDE82FEB4B65FFCDD4DCEC001680B37A6682FC0371601B8C6E197BFFEFCACF001DFFF3E4B3800A4AD5AB502F6AA1EECA07F42CE1FA3D6CF05FD64B3ECDD1319135C57277EF796D400827B8992BE12001F1DD95305F41A849DFF00600010050001001601000188CE1EFF89EAE1CD7EEFDC7FFDCF7E6B077FF679E03FFBFFFFAEFFF3F23ED6C20014B8E7867C12F5ABC8412ADF45D7B9357DAF7CC1CBDD76FA9BFAE0BE73FC0FF7F7533F8FF3F9EF2CF90E0FCF72CF8FEF1FCA1FCA002FC12B83E3F2E7F3E24FBF00007321769AF6A75200BEBEFE3E1E61B9E82FEFBF8B02F97EA7DFBBFBF7B7285F5B7BD750BAA854A05F39CBFFF3B29573872000BBE6E56A9",
	mem_init0 => X"F5258177E2F1061005D5AA3547533802FD3DF5C78EB5002DF905FBBF3AA0BF77CEA82EF402F2F93E02F93E02F6EECE2F8177E2E05E5C5CED7FFDCAC177E2D7ADDD8B3EBAEADF805EC85D00BF4EB582EAFFFFFFF7D76B75F5DDDF5FB5B9FB7401757FEBB5BAFFFFFFEFF5DDDF5FB5FB7402FE5F9C9CD73D402FFFD60BAE74EEAD0BF5DB7FF2985FBB5D6EFA67F5F8CB55A178D9AB2DD90177580BBD60BBF580BBF580BC0C48BE02E817782FF4C689A6F2CCD7F7F1934DA9B774DDA0021F80050BC0000045FA4F817D777E757DDF3ABAE3C75A017FEF3DFFF79EBFFF73F5BFFFB9F86834200BC1210859494B6804900BFFF00BFA5EFB9E78585FFFFC95A0020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N20
\u0|nios2_gen2_0|cpu|F_iw[1]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a33\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a33\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\);

-- Location: LCCOMB_X44_Y29_N10
\u0|nios2_gen2_0|cpu|F_iw[1]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[1]~25_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	combout => \u0|nios2_gen2_0|cpu|F_iw[1]~25_combout\);

-- Location: FF_X44_Y29_N11
\u0|nios2_gen2_0|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[1]~25_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(1));

-- Location: LCCOMB_X39_Y30_N10
\u0|nios2_gen2_0|cpu|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~4_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|Equal0~4_combout\);

-- Location: LCCOMB_X39_Y30_N16
\u0|nios2_gen2_0|cpu|Equal0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~17_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(4) & !\u0|nios2_gen2_0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~17_combout\);

-- Location: LCCOMB_X40_Y30_N20
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(23))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(23),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(18),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X40_Y30_N0
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~17_combout\) # ((\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~17_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\);

-- Location: FF_X40_Y30_N1
\u0|nios2_gen2_0|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X52_Y27_N30
\u0|nios2_gen2_0|cpu|E_st_data[16]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\);

-- Location: FF_X52_Y27_N31
\u0|nios2_gen2_0|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(16));

-- Location: LCCOMB_X52_Y27_N16
\u0|mm_interconnect_0|cmd_mux_002|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: M9K_X53_Y20_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BDE6AEA000000A00000446A00D002010881054000001400000446A00D028150000080000846A00D4000000041A803500C2000048D40180046455E41155E41155E44AAF211002000810202A00B2AF2255790455EBBB2AC1183585EB4CAAF2241E088243002204600901B97284020823948B304884320085C417401409F87289FA88A0B839C30D0272B0654100014E5C06C101554751C51861CCC8C0",
	mem_init1 => X"1194D1DDB50640C1A02A24B26AA032402038015862008461FE80F285560031402DA2AB10885816D1B76EDD8F029F1A444BFFD997C4FF6FB161537937953681463FE8028F0AC70008ABB0C003001560000018204248AA0013222AB50000540000AAB00009AAAF63002A940568F1138201583408000AC02B388A88913C00401012955400343090866A003610A15416DCA3880880818810C20B0048228010008101560535120033010F15E90161414D6D0062455B6AD005016F00260E556CC24D45D109A96680120400000008298001C4020035080500804001000D42014008D02A098A200C0400001A036E700414C100801A8000028004202000010234C0000810",
	mem_init0 => X"220A06A00D4145151A6284508A20150D40000D4E808028D0048A000082114000208454528D0541000D41000D4D95980046A00D08A0A8000000000106A00D001B2B30C54809B028A84B00A35000820D40090008800014040A4448820840480146A004800A02100211010A4440820848028D00A210808020845021011452400000140004408147F600008805028010000002A08180280646A202350203510823510823500013500D446A00D403000618000000080800300600030005180100C0350183061A0E70A28000010400008206A74040228628820714414831480A6070A4000000003524129480848400189C350280350000001A0801B5555F081EA95703",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y24_N16
\u0|nios2_gen2_0|cpu|F_iw[22]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~7_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a54\)) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a22~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a54\,
	datac => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~7_combout\);

-- Location: LCCOMB_X46_Y27_N10
\u0|nios2_gen2_0|cpu|F_iw[22]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\);

-- Location: LCCOMB_X46_Y27_N16
\u0|nios2_gen2_0|cpu|F_iw[22]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~8_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[22]~7_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[22]~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~8_combout\);

-- Location: FF_X46_Y27_N17
\u0|nios2_gen2_0|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[22]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(22));

-- Location: LCCOMB_X41_Y31_N26
\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(22))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(17))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(17),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\);

-- Location: FF_X41_Y31_N27
\u0|nios2_gen2_0|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

-- Location: LCCOMB_X43_Y28_N16
\u0|nios2_gen2_0|cpu|d_writedata[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder_combout\ = \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder_combout\);

-- Location: FF_X43_Y28_N17
\u0|nios2_gen2_0|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(4));

-- Location: LCCOMB_X43_Y28_N2
\u0|mm_interconnect_0|cmd_mux_002|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: M9K_X33_Y25_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"08000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000210C6175293CFFDCDD6BED737AFFF9E7E7DEAEA5279FFBCDD6BED737AF57ABEF327FBBAD7ED737AFA163DD6BB5CDEBA9AFDDD6BDAE6F2BEBE95B8FBE5B8FBE5B8F72DC7DE6E608AD19EDDF97E2DC7B96E3EF8B16C2C7DC23DF3B17EB2DC7B9F2E52D287D48F110E254264CA9283E6A6133EA130FBF95A9283FE6847FFBFD87E45303FADDB6BED23FC764E5DABC6CEF47D41AFFCFFB3B10FFFF74AB",
	mem_init1 => X"C1DDEFEFEB3B4775C9DCC8E4FFC471844B2CDAFFB4750CC290EFED1BFFED02CE7FCDFFF300B33FE782C58B3FDF4A7FECDEFFF3F9DFD87D6CFFDFD6F3EED5D57C5F558FF477EB696D7F1A6FA9ADABFF2FE0B00597FB5F5CAB5DDFFFC7DE7D77D1F0FBAF6737FE39AD29EF2E338531028EDA93FD7EB7F474C7EE553EF8BB53FEF4EFFF6E616D4D3FFC27BEF7EDDC6FFAAFB0CEC8A097D31717BA517E5D15866FBDBF02A9C255FEDE1F777040FD6E9EEAEAF96CF4F6AEAE56F0BCA9ECA01FFC12ABB63F204636BCFBA3A6E773577D7BEAF55AEBEF6FE9E4F74BDDDAFFDBF4FDAFD7EE5FF3FF9F71EBB5FFFFFFF7ABBAB55F75E7966FEFBF7B4DAD7AD76BAF46D2AB",
	mem_init0 => X"F55FDD737AF30E33B5D7AAF55F57BFBAFFB9DDDFBEF7BDADFBD5FFFF7BFABFFFDEFEAEFFDAFAF3BD5AF3BD5AFFFFFCAEED737AFD5F5D49E5DF775AED737AC3FFFFEA2FBFEFFAFD5EDE7FF6BFDEF7DAE0BBAFFFF5FF7FF7BDFFDF76F395DFEFED705DFFBFFBBAB7FFEFBDFFDF76F3FFEFDAF5DF3BA9FE756EAFF785ABEEEFECEFABD7DF6FDB9D1F737DECD667E7BCF277F57D9BBB7FDDED777F6BBDF6BBF7F6BBF7F6BC9CCEBE5AEAD77DAFA2D2A5771A88DFF1F543EE3DC5829477B25F91556BC2A54AF5FF69F57FFFFEF7DFFF7BEEEFDF7B747F6C29FFB6142EFB41E17BFBA0F4CA65296BEAB4A511494BE8B0AFFBEFDD6BFD7BFBBEBDFB5FFFFE9837FFFE07",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y27_N8
\u0|nios2_gen2_0|cpu|F_iw[4]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\);

-- Location: LCCOMB_X47_Y27_N12
\u0|nios2_gen2_0|cpu|F_iw[4]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[4]~35_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\) # (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[4]~35_combout\);

-- Location: FF_X47_Y27_N13
\u0|nios2_gen2_0|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[4]~35_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(4));

-- Location: LCCOMB_X39_Y32_N0
\u0|nios2_gen2_0|cpu|D_ctrl_st~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((!\u0|nios2_gen2_0|cpu|D_iw\(3)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X39_Y32_N1
\u0|nios2_gen2_0|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X46_Y34_N0
\u0|nios2_gen2_0|cpu|E_st_stall\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_stall~combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_st~q\ & ((\u0|nios2_gen2_0|cpu|E_new_inst~q\) # ((\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_st~q\ & (((\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\,
	datab => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_stall~combout\);

-- Location: FF_X46_Y34_N1
\u0|nios2_gen2_0|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_stall~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_write~q\);

-- Location: LCCOMB_X46_Y34_N2
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & \u0|nios2_gen2_0|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X46_Y34_N3
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X46_Y34_N14
\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & \u0|nios2_gen2_0|cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\);

-- Location: LCCOMB_X46_Y32_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X46_Y32_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\)))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~1_combout\);

-- Location: FF_X46_Y32_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X50_Y30_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X50_Y30_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X52_Y30_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\ & ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X52_Y30_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X52_Y30_N31
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X52_Y30_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ = ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ & \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X52_Y30_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\) # ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X52_Y30_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X45_Y32_N12
\u0|mm_interconnect_0|cmd_mux_001|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X45_Y32_N22
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X45_Y32_N23
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X45_Y32_N0
\u0|mm_interconnect_0|cmd_mux_001|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\)) # (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X45_Y31_N26
\u0|mm_interconnect_0|router|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~1_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(12)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(13)) # ((!\u0|nios2_gen2_0|cpu|W_alu_result\(11)) # (!\u0|mm_interconnect_0|router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	combout => \u0|mm_interconnect_0|router|Equal1~1_combout\);

-- Location: LCCOMB_X46_Y28_N28
\u0|mm_interconnect_0|cmd_demux|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & (!\u0|mm_interconnect_0|router|Equal1~1_combout\ & \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X45_Y32_N28
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\) # (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X45_Y32_N3
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X45_Y32_N25
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X46_Y28_N10
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & 
-- !\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X46_Y28_N11
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: LCCOMB_X45_Y32_N14
\u0|mm_interconnect_0|cmd_mux_001|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\) # ((\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X46_Y28_N16
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X46_Y32_N6
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X45_Y28_N10
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X45_Y28_N20
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ & (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X45_Y28_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X46_Y32_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X46_Y32_N20
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X45_Y28_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X45_Y28_N12
\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X46_Y30_N30
\u0|nios2_gen2_0|cpu|i_read_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_valid~q\ & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\u0|nios2_gen2_0|cpu|i_read~q\) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_valid~q\,
	datac => \u0|nios2_gen2_0|cpu|i_read~q\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\);

-- Location: FF_X46_Y30_N31
\u0|nios2_gen2_0|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_read~q\);

-- Location: LCCOMB_X45_Y29_N2
\u0|nios2_gen2_0|cpu|F_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_valid~0_combout\ = (!\u0|nios2_gen2_0|cpu|i_read~q\ & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|i_read~q\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_valid~0_combout\);

-- Location: FF_X43_Y30_N27
\u0|nios2_gen2_0|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_valid~q\);

-- Location: FF_X43_Y30_N17
\u0|nios2_gen2_0|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_valid~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_valid~q\);

-- Location: LCCOMB_X44_Y35_N8
\u0|nios2_gen2_0|cpu|E_valid_from_R~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\ = (\u0|nios2_gen2_0|cpu|R_valid~q\) # (\u0|nios2_gen2_0|cpu|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datac => \u0|nios2_gen2_0|cpu|E_stall~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\);

-- Location: FF_X44_Y35_N9
\u0|nios2_gen2_0|cpu|E_valid_from_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\);

-- Location: LCCOMB_X45_Y35_N26
\u0|nios2_gen2_0|cpu|R_src1[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\ = (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\);

-- Location: FF_X45_Y35_N27
\u0|nios2_gen2_0|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(0));

-- Location: LCCOMB_X44_Y31_N10
\u0|nios2_gen2_0|cpu|W_alu_result[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[0]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[0]~28_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[0]~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[0]~17_combout\);

-- Location: FF_X44_Y31_N11
\u0|nios2_gen2_0|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[0]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(0));

-- Location: LCCOMB_X44_Y33_N28
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(7) & (((\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ & !\u0|nios2_gen2_0|cpu|D_iw\(6))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(7) & (\u0|nios2_gen2_0|cpu|W_estatus_reg~q\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~4_combout\);

-- Location: LCCOMB_X47_Y33_N20
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\ = (\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(8) & ((\u0|nios2_gen2_0|cpu|W_ipending_reg\(0)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(8) & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\);

-- Location: LCCOMB_X47_Y33_N22
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~5_combout\ = (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(8) & \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datac => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~5_combout\);

-- Location: LCCOMB_X47_Y33_N26
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~6_combout\ = (\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~5_combout\) # ((\u0|nios2_gen2_0|cpu|Equal135~1_combout\ & \u0|nios2_gen2_0|cpu|W_ienable_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal135~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~6_combout\);

-- Location: FF_X47_Y33_N27
\u0|nios2_gen2_0|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X44_Y31_N12
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~5_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|nios2_gen2_0|cpu|W_control_rd_data\(0)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(0),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \u0|nios2_gen2_0|cpu|W_control_rd_data\(0),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~5_combout\);

-- Location: FF_X52_Y33_N7
\u0|seg1|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg1|data_out\(0));

-- Location: LCCOMB_X52_Y33_N4
\u0|seg1|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg1|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg1|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|seg1|data_out\(0),
	combout => \u0|seg1|readdata\(0));

-- Location: FF_X52_Y33_N5
\u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg1|readdata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X50_Y33_N0
\u0|jtag_uart_0|av_readdata[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[0]~4_combout\ = (\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0))) # (!\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_celik_lab2_sys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0),
	datab => \u0|jtag_uart_0|ien_AF~q\,
	datac => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[0]~4_combout\);

-- Location: FF_X50_Y33_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[0]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X52_Y33_N30
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\ = (\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|seg1_s1_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\);

-- Location: LCCOMB_X46_Y29_N10
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~23_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~23_combout\);

-- Location: LCCOMB_X46_Y29_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~23_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\);

-- Location: LCCOMB_X56_Y24_N20
\u0|timer_0|counter_snapshot[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[0]~5_combout\ = !\u0|timer_0|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|counter_snapshot[0]~5_combout\);

-- Location: FF_X56_Y24_N21
\u0|timer_0|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[0]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(0));

-- Location: FF_X56_Y24_N19
\u0|timer_0|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(16));

-- Location: LCCOMB_X56_Y24_N18
\u0|timer_0|read_mux_out[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~8_combout\ = (\u0|timer_0|Equal6~3_combout\ & ((\u0|timer_0|counter_snapshot\(0)) # ((\u0|timer_0|counter_snapshot\(16) & \u0|timer_0|Equal6~2_combout\)))) # (!\u0|timer_0|Equal6~3_combout\ & 
-- (((\u0|timer_0|counter_snapshot\(16) & \u0|timer_0|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|counter_snapshot\(0),
	datac => \u0|timer_0|counter_snapshot\(16),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[0]~8_combout\);

-- Location: LCCOMB_X57_Y28_N30
\u0|timer_0|read_mux_out[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~9_combout\ = (\u0|timer_0|Equal6~5_combout\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|timer_0|control_register\(0)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|timer_0|timeout_occurred~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|timeout_occurred~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|control_register\(0),
	datad => \u0|timer_0|Equal6~5_combout\,
	combout => \u0|timer_0|read_mux_out[0]~9_combout\);

-- Location: LCCOMB_X56_Y27_N28
\u0|timer_0|read_mux_out[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~7_combout\ = (\u0|timer_0|period_l_register\(0) & (\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|period_h_register\(0)))) # (!\u0|timer_0|period_l_register\(0) & ((\u0|timer_0|Equal6~0_combout\) # ((\u0|timer_0|Equal6~1_combout\ 
-- & \u0|timer_0|period_h_register\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(0),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(0),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[0]~7_combout\);

-- Location: LCCOMB_X56_Y27_N14
\u0|timer_0|read_mux_out[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(0) = (\u0|timer_0|read_mux_out[0]~8_combout\) # ((\u0|timer_0|read_mux_out[0]~9_combout\) # (\u0|timer_0|read_mux_out[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|read_mux_out[0]~8_combout\,
	datac => \u0|timer_0|read_mux_out[0]~9_combout\,
	datad => \u0|timer_0|read_mux_out[0]~7_combout\,
	combout => \u0|timer_0|read_mux_out\(0));

-- Location: FF_X56_Y27_N15
\u0|timer_0|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(0));

-- Location: FF_X56_Y31_N3
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0));

-- Location: FF_X54_Y34_N15
\u0|seg2|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg2|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg2|data_out\(0));

-- Location: LCCOMB_X54_Y34_N30
\u0|seg2|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg2|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|seg2|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|seg2|data_out\(0),
	combout => \u0|seg2|readdata\(0));

-- Location: FF_X54_Y34_N31
\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg2|readdata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(0));

-- Location: FF_X56_Y31_N15
\u0|seg3|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg3|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg3|data_out\(0));

-- Location: LCCOMB_X56_Y31_N30
\u0|seg3|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|seg3|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|seg3|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|seg3|data_out\(0),
	combout => \u0|seg3|readdata\(0));

-- Location: FF_X56_Y31_N31
\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|seg3|readdata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X56_Y31_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\ = (\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(0) & ((\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(0) & 
-- (\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|seg2_s1_translator|av_readdata_pre\(0),
	datab => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|seg3_s1_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\);

-- Location: LCCOMB_X56_Y31_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~27_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~27_combout\);

-- Location: LCCOMB_X44_Y31_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~47_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~27_combout\))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~47_combout\);

-- Location: FF_X44_Y31_N17
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~47_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X44_Y31_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & \u0|nios2_gen2_0|cpu|W_cmp_result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \u0|nios2_gen2_0|cpu|W_cmp_result~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~4_combout\);

-- Location: LCCOMB_X44_Y31_N6
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ((\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~5_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~6_combout\);

-- Location: LCCOMB_X52_Y27_N18
\u0|nios2_gen2_0|cpu|E_st_data[11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[11]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[11]~2_combout\);

-- Location: FF_X52_Y27_N19
\u0|nios2_gen2_0|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[11]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(11));

-- Location: LCCOMB_X52_Y27_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: LCCOMB_X47_Y27_N6
\u0|nios2_gen2_0|cpu|F_iw[13]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[13]~19_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a45\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a45\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[13]~19_combout\);

-- Location: LCCOMB_X47_Y27_N0
\u0|nios2_gen2_0|cpu|F_iw[13]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[13]~20_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[13]~19_combout\) # (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[13]~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[13]~20_combout\);

-- Location: FF_X47_Y27_N1
\u0|nios2_gen2_0|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[13]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(13));

-- Location: LCCOMB_X39_Y31_N22
\u0|nios2_gen2_0|cpu|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~8_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal0~8_combout\);

-- Location: LCCOMB_X39_Y31_N10
\u0|nios2_gen2_0|cpu|D_ctrl_logic\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\ = ((\u0|nios2_gen2_0|cpu|Equal0~8_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(12)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\);

-- Location: FF_X39_Y31_N11
\u0|nios2_gen2_0|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X43_Y32_N26
\u0|nios2_gen2_0|cpu|W_alu_result[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~30_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\);

-- Location: FF_X43_Y32_N27
\u0|nios2_gen2_0|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(5));

-- Location: LCCOMB_X49_Y34_N14
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X49_Y34_N15
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X49_Y34_N8
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & 
-- \u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X49_Y34_N2
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|router|Equal2~2_combout\ & \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X49_Y34_N16
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\)))) # (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X49_Y34_N17
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X49_Y34_N10
\u0|timer_0|period_l_wr_strobe~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~2_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|timer_0|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X49_Y34_N4
\u0|timer_0|period_l_wr_strobe~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~3_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & \u0|timer_0|period_l_wr_strobe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~3_combout\);

-- Location: LCCOMB_X49_Y34_N30
\u0|mm_interconnect_0|cmd_demux|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (\u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\) # ((\u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\) # ((\u0|timer_0|period_l_wr_strobe~3_combout\ 
-- & \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~3_combout\,
	datab => \u0|mm_interconnect_0|seg2_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \u0|mm_interconnect_0|seg1_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X45_Y31_N22
\u0|mm_interconnect_0|cmd_demux|sink_ready~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(5)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(3)) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\);

-- Location: LCCOMB_X45_Y31_N16
\u0|mm_interconnect_0|cmd_demux|sink_ready~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ = (!\u0|mm_interconnect_0|router|Equal5~1_combout\ & (\u0|mm_interconnect_0|router|Equal1~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\) # 
-- (!\u0|mm_interconnect_0|router|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\,
	datab => \u0|mm_interconnect_0|router|Equal5~1_combout\,
	datac => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datad => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\);

-- Location: LCCOMB_X50_Y30_N12
\u0|mm_interconnect_0|cmd_demux|sink_ready~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & !\u0|mm_interconnect_0|router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\);

-- Location: LCCOMB_X50_Y30_N2
\u0|mm_interconnect_0|cmd_demux|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\) # ((\u0|jtag_uart_0|av_waitrequest~q\ & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|router|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~q\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|router|Equal6~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X45_Y26_N0
\u0|mm_interconnect_0|cmd_demux|sink_ready~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\ = (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\);

-- Location: LCCOMB_X50_Y31_N22
\u0|mm_interconnect_0|cmd_demux|WideOr0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # ((\u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\) # ((\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & 
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	datad => \u0|mm_interconnect_0|seg3_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X49_Y34_N24
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\) # 
-- (\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X46_Y34_N26
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & \u0|nios2_gen2_0|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X46_Y34_N27
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X46_Y34_N28
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|nios2_gen2_0|cpu|d_write~q\ & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ((\u0|nios2_gen2_0|cpu|d_read~q\) # ((\u0|nios2_gen2_0|cpu|d_write~q\ & 
-- !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\);

-- Location: LCCOMB_X46_Y28_N30
\u0|mm_interconnect_0|cmd_mux_002|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & (\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\);

-- Location: LCCOMB_X46_Y28_N26
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~1_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & 
-- !\u0|nios2_gen2_0|cpu|i_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~1_combout\);

-- Location: LCCOMB_X46_Y28_N0
\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~1_combout\ & 
-- !\u0|mm_interconnect_0|router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~1_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\);

-- Location: LCCOMB_X45_Y26_N16
\u0|mm_interconnect_0|cmd_mux_002|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ & (\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\)) # (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X47_Y28_N28
\u0|mm_interconnect_0|cmd_demux|src2_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datac => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\);

-- Location: LCCOMB_X47_Y28_N16
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X47_Y28_N25
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: FF_X47_Y28_N31
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X47_Y28_N30
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: FF_X47_Y28_N17
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LCCOMB_X47_Y26_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(21),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: M9K_X33_Y22_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019CE8CE180148FA445809E21B646F7AE9D73A4300291F4885809E21B6452290F23B7C8B013E21B64201505809886D90C02E45809C436CEBA480A020C1A020C1A0218D01061011D0000084000615010C680830404008A00203C0804002D010C61003400800040102088A4081434442940A0404A06260CA461100148A10240848002010240208400C0011040821865102A02A20000004400020408044",
	mem_init1 => X"0C020010000080801200003400368091182200000010000001820A3000AC312E00380053184B0018481020402020800228004400208480000020000000820B32A020414900000D71408000001100000003968240108000A0CA000000000000000000002000010000400009840A440514354B83844000010C0000060576BD40090002003C6C80A003C8800800000000080E1100564420900000004480A47102020000400001C122200AD0000202000010828010000109A818006C0020000413004E6111801022010000000720ED7B42011E10BD4550C87C86C5C42F5154DC44A13E5552E51551AB889DB297CE904080430869174FA5AAB04DAD5BFF105B541008",
	mem_init0 => X"4114C21B64210413882502204411BF8437A95464D9C7FC444AC88ED1677911DA59DE42F3C45429F50429F50426AAFD02E21B647C8A860245991602621B6468ED55FA2A9F9CDAFC84C877F109D9C544349B0CD5457229CE34EECD76D296DDAFE21A4DB914E73035AA8B34EED576D2DDAFC461456AEB9AD07E4552A591A5A444C791248ABD5E8A0B5A49558A22AEAC6266F21381A82C89E2136F1085B10996F10996F108000908442E214C423AE24554BE6A9A929741A935225A89708A4380001080000048B969F2379DA2CEC769676A326CE3F3105004202802908280148201400C3018001082A1087460624F8C8AA0ABDF109F6B20C31DE08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y27_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a53\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a53\,
	datac => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: LCCOMB_X46_Y27_N6
\u0|mm_interconnect_0|rsp_mux_001|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X46_Y27_N2
\u0|nios2_gen2_0|cpu|F_iw[21]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[21]~40_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[21]~40_combout\);

-- Location: FF_X46_Y27_N3
\u0|nios2_gen2_0|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[21]~40_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(21));

-- Location: LCCOMB_X41_Y31_N2
\u0|nios2_gen2_0|cpu|R_src2_lo[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2[5]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0_combout\);

-- Location: FF_X41_Y31_N3
\u0|nios2_gen2_0|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(15));

-- Location: LCCOMB_X40_Y34_N30
\u0|nios2_gen2_0|cpu|E_logic_result[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(15) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(15)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(15) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(15)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(15),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(15),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\);

-- Location: LCCOMB_X40_Y32_N20
\u0|nios2_gen2_0|cpu|W_alu_result[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\);

-- Location: FF_X40_Y32_N21
\u0|nios2_gen2_0|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(15));

-- Location: LCCOMB_X41_Y28_N8
\u0|mm_interconnect_0|cmd_mux_002|src_data[51]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(51) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(13)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(15) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(15) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51));

-- Location: LCCOMB_X42_Y28_N24
\u0|ram0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = \u0|mm_interconnect_0|cmd_mux_002|src_data\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51),
	combout => \u0|ram0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X42_Y28_N25
\u0|ram0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|ram0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	ena => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X47_Y27_N26
\u0|nios2_gen2_0|cpu|F_iw[5]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a37\))) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a37\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\);

-- Location: LCCOMB_X47_Y27_N10
\u0|nios2_gen2_0|cpu|F_iw[5]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[5]~33_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\) # (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[5]~33_combout\);

-- Location: FF_X47_Y27_N11
\u0|nios2_gen2_0|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[5]~33_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(5));

-- Location: LCCOMB_X39_Y31_N30
\u0|nios2_gen2_0|cpu|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~7_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal0~7_combout\);

-- Location: LCCOMB_X38_Y31_N0
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ = ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\)) # (!\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X38_Y31_N26
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & (((\u0|nios2_gen2_0|cpu|Equal62~2_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X38_Y31_N2
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (((\u0|nios2_gen2_0|cpu|Equal62~1_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X38_Y31_N24
\u0|nios2_gen2_0|cpu|E_alu_sub~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\ = (\u0|nios2_gen2_0|cpu|R_valid~q\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\);

-- Location: FF_X38_Y31_N25
\u0|nios2_gen2_0|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X42_Y31_N10
\u0|nios2_gen2_0|cpu|Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~6_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(11),
	combout => \u0|nios2_gen2_0|cpu|Add1~6_combout\);

-- Location: LCCOMB_X41_Y32_N4
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # (\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20_combout\);

-- Location: LCCOMB_X41_Y32_N8
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~10_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~42_combout\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~10_combout\);

-- Location: FF_X41_Y32_N9
\u0|nios2_gen2_0|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(9));

-- Location: LCCOMB_X41_Y32_N10
\u0|mm_interconnect_0|router_001|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~0_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc\(12) & (\u0|nios2_gen2_0|cpu|F_pc\(15) & (!\u0|nios2_gen2_0|cpu|F_pc\(13) & \u0|nios2_gen2_0|cpu|F_pc\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(15),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(14),
	combout => \u0|mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X44_Y28_N16
\u0|mm_interconnect_0|router_001|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~1_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(9) & (!\u0|nios2_gen2_0|cpu|F_pc\(11) & (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & !\u0|nios2_gen2_0|cpu|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(9),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datac => \u0|mm_interconnect_0|router_001|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc\(10),
	combout => \u0|mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X46_Y28_N12
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & 
-- (!\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & !\u0|nios2_gen2_0|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\);

-- Location: LCCOMB_X47_Y28_N26
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0) & 
-- !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: FF_X47_Y28_N27
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: FF_X45_Y26_N5
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X45_Y26_N4
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][75]~q\))) # (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[1][75]~q\,
	datad => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X45_Y26_N19
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X45_Y26_N28
\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LCCOMB_X45_Y28_N8
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X46_Y28_N20
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ = (\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & (((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\)))) # 
-- (!\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & (\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~2_combout\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X46_Y28_N6
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\) # ((\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ & !\u0|nios2_gen2_0|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X46_Y28_N4
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ = (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X46_Y28_N5
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X46_Y28_N2
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ = (\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & 
-- (\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & !\u0|nios2_gen2_0|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\);

-- Location: LCCOMB_X45_Y32_N24
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X46_Y32_N11
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X51_Y27_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: FF_X51_Y27_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X52_Y29_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\ & (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X52_Y29_N22
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X50_Y28_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) $ 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCCOMB_X51_Y29_N18
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCCOMB_X52_Y28_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\);

-- Location: FF_X52_Y28_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X52_Y31_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X52_Y31_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X55_Y31_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\);

-- Location: LCCOMB_X55_Y31_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\);

-- Location: FF_X55_Y31_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(17));

-- Location: FF_X55_Y31_N9
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17));

-- Location: LCCOMB_X51_Y28_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X51_Y28_N3
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X50_Y28_N30
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ $ 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10),
	cin => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X51_Y30_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X51_Y29_N26
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X51_Y29_N27
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X51_Y29_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X51_Y29_N20
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|celik_lab2_sys_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X51_Y29_N21
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X55_Y32_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X55_Y32_N17
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X56_Y32_N2
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\);

-- Location: LCCOMB_X56_Y32_N14
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(23)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\);

-- Location: FF_X56_Y32_N15
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(22));

-- Location: FF_X55_Y31_N29
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22));

-- Location: FF_X52_Y29_N19
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X61_Y36_N0
\u0|rst_controller|merged_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|merged_reset~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\) # (!\reset_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_n~input_o\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\,
	combout => \u0|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G9
\u0|rst_controller|merged_reset~0clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X57_Y36_N31
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X57_Y36_N29
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X57_Y36_N26
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X57_Y36_N27
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X57_Y36_N15
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X57_Y36_N1
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X57_Y36_N2
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X57_Y36_N3
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X57_Y36_N8
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X57_Y36_N9
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X57_Y36_N18
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u0|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X57_Y36_N19
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X57_Y36_N12
\u0|rst_controller|r_sync_rst_chain~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~0_combout\ = (\u0|rst_controller|altera_reset_synchronizer_int_chain\(2) & \u0|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	datac => \u0|rst_controller|r_sync_rst_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X57_Y36_N13
\u0|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X57_Y36_N24
\u0|rst_controller|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|WideOr0~0_combout\ = (\u0|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((\u0|rst_controller|r_sync_rst~q\ & !\u0|rst_controller|r_sync_rst_chain\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4),
	datac => \u0|rst_controller|r_sync_rst~q\,
	datad => \u0|rst_controller|r_sync_rst_chain\(1),
	combout => \u0|rst_controller|WideOr0~0_combout\);

-- Location: FF_X57_Y36_N25
\u0|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G7
\u0|rst_controller|r_sync_rst~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X45_Y27_N25
\u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X45_Y26_N10
\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~2_combout\ = (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\,
	combout => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X45_Y26_N12
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X45_Y26_N30
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ & \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\,
	datad => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X45_Y26_N31
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X45_Y26_N2
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\ & (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|ram0_s1_translator|waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	combout => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X45_Y26_N6
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~1_combout\) # (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|ram0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X45_Y26_N7
\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X45_Y26_N22
\u0|ram0|wren~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|wren~0_combout\ = (\u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1)) # (((!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\) # (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # 
-- (!\u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|ram0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	combout => \u0|ram0|wren~0_combout\);

-- Location: LCCOMB_X42_Y28_N4
\u0|ram0|the_altsyncram|auto_generated|decode3|eq_node[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0) = (!\u0|ram0|wren~0_combout\ & !\u0|mm_interconnect_0|cmd_mux_002|src_data\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|ram0|wren~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51),
	combout => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0));

-- Location: M9K_X33_Y19_N0
\u0|ram0|the_altsyncram|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0E00000000000000000000004911C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B5A82C198D5EDE445D29E210247ED3EB13BE43212B9BC885D29E2102472390F73B5C8BA53E21024321705D29884090C92645D29C4204C3E4E1A033A3A023A3A0230D011C333DFD6300478106150198680CE8C04008A01E23C0904082D0198792E34D0805040112EA4A61C11B504B96090C8C902570CA470920240250200849E01012268A00020C10D7E46881987208A16E300008245A00A040C24F",
	mem_init1 => X"CC860813E00AA1C092D44414003F809158A2000000F21002000A0A3001A1312E003800D0184B001A4A3428502468A1078904D420A0849D001027C0410A824B3290B1C541602A66D140C590445960012003968248148140E8CA800006000000500100016000018C56544209960A44051AB5CB7384402C010B48000605F4AD00090002203C6C82A003C8807840000158084E11187E552790008010458EE5FF1F020100410001C1762204D0401EAE000010869030000109FC18BC6CEC20001C01085E6311802126F1A7FFF98720ED6A6A151E10ED4F51C8FC8ED5443F53D4DC47A1EE45D2D51141A108FDB297EF906A8543086BD767A5EAB94DAD5AFF107D5650A8",
	mem_init0 => X"5514C210243D26D388352A254551BF843FFBD5469DE7FC446BC8FF0977F91FE15DFE43F3C47439E50439E50436AAFD32E210247C8E866AF5C9174A6210246BED55EA2ABDDEDA7C87E853F10FDDE5C434BBACD565F329EFB7FFDF76FB97DDAFE21A5DF994F7BAB5AACBB7FFDF76F3DDAFC475554ACA9A907E4752A591252565C791E4CABD5ECA1B5A4D55DB27A6AE6266F21ABD2FACC9E21F6F10F5B10FD6F10FD6F10C0E490E443A216443BAE2C554BEEA9AD2D741A935265A99708B5C0C0510F0001148F969F23FFE12EFDF8577EAA34EF3F314780CA2BC06BAA3C0D5AA2BE0A870382010C00108652928078C80A0E78F10FF7BD28A1DF88000213028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/rama_/OneDrive/Documents/Dossier RAMA/Polytech Clermont-Ferrand/GE5A/Semestre 9/ESN11/lab2/software/app/mem_init/celik_lab2_sys_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "celik_lab2_sys:u0|celik_lab2_sys_RAM0:ram0|altsyncram:the_altsyncram|altsyncram_ubr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|ram0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|ram0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|ram0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y30_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a48~portadataout\))) # (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|ram0|the_altsyncram|auto_generated|ram_block1a16~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	datac => \u0|ram0|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X45_Y30_N24
\u0|mm_interconnect_0|rsp_mux_001|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X45_Y30_N30
\u0|nios2_gen2_0|cpu|F_iw[16]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[16]~21_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[16]~21_combout\);

-- Location: FF_X45_Y30_N31
\u0|nios2_gen2_0|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[16]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(16));

-- Location: LCCOMB_X38_Y30_N4
\u0|nios2_gen2_0|cpu|Equal62~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~8_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~8_combout\);

-- Location: LCCOMB_X44_Y33_N6
\u0|nios2_gen2_0|cpu|hbreak_enabled~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\) # (!\u0|nios2_gen2_0|cpu|Equal62~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datad => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\);

-- Location: LCCOMB_X44_Y33_N18
\u0|nios2_gen2_0|cpu|hbreak_enabled~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\ = \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\);

-- Location: FF_X44_Y33_N19
\u0|nios2_gen2_0|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\);

-- Location: LCCOMB_X52_Y32_N4
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|hbreak_enabled~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X52_Y32_N5
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: FF_X52_Y32_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X52_Y32_N12
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\);

-- Location: FF_X52_Y32_N13
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1));

-- Location: LCCOMB_X51_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

-- Location: LCCOMB_X51_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X51_Y36_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X50_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X51_Y35_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X52_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X50_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\);

-- Location: FF_X50_Y36_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X50_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X50_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X50_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X50_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\);

-- Location: FF_X50_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X50_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X50_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\);

-- Location: LCCOMB_X51_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X47_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X51_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X50_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\);

-- Location: FF_X50_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X51_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: FF_X52_Y32_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0));

-- Location: LCCOMB_X51_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X51_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X51_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X51_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X47_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\);

-- Location: FF_X47_Y36_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X47_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\);

-- Location: FF_X47_Y36_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X49_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X49_Y36_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X51_Y35_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X51_Y35_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X51_Y35_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X47_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X51_Y35_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X47_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X47_Y36_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X47_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X47_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X47_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X47_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X47_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X47_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X54_Y37_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X54_Y37_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\);

-- Location: LCCOMB_X54_Y37_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\);

-- Location: LCCOMB_X52_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X52_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\);

-- Location: FF_X54_Y37_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X54_Y37_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X54_Y37_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X54_Y37_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X54_Y37_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X54_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X54_Y37_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X54_Y37_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X54_Y37_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X54_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X52_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X54_Y37_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X54_Y37_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X54_Y37_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X52_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X52_Y37_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: FF_X52_Y37_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X54_Y37_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X54_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X52_Y37_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X52_Y37_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X52_Y37_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: FF_X52_Y37_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X54_Y37_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X54_Y37_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X54_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X52_Y37_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X52_Y37_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X51_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X52_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X47_Y38_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X47_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X47_Y38_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X47_Y38_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X47_Y38_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X47_Y38_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X47_Y38_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X52_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X52_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X47_Y38_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X50_Y37_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X50_Y37_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\);

-- Location: LCCOMB_X50_Y37_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\);

-- Location: LCCOMB_X52_Y37_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout\);

-- Location: FF_X50_Y37_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X50_Y37_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\);

-- Location: FF_X50_Y37_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X50_Y37_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\);

-- Location: FF_X50_Y37_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X50_Y37_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\);

-- Location: FF_X50_Y37_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X50_Y37_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\);

-- Location: FF_X50_Y37_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X50_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X50_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: LCCOMB_X50_Y37_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout\);

-- Location: LCCOMB_X49_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\);

-- Location: LCCOMB_X49_Y37_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X49_Y37_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X50_Y37_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: FF_X47_Y38_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X47_Y38_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LCCOMB_X50_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X49_Y37_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X47_Y38_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X47_Y38_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X50_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X50_Y37_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X49_Y37_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X51_Y37_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: LCCOMB_X51_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X50_Y37_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X49_Y37_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X49_Y37_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X49_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X49_Y37_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X49_Y37_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X49_Y37_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X49_Y37_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X49_Y37_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X49_Y37_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X51_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X51_Y35_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LCCOMB_X50_Y38_N16
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\);

-- Location: FF_X50_Y38_N17
\u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\);

-- Location: LCCOMB_X51_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LCCOMB_X51_Y35_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: FF_X52_Y36_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1));

-- Location: FF_X52_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X52_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \u0|jtag_uart_0|celik_lab2_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X52_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X51_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X51_Y35_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: FF_X51_Y35_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G14
\altera_internal_jtag~TCKUTAPclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X52_Y31_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18) & 
-- (((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X52_Y31_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X55_Y31_N16
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\);

-- Location: LCCOMB_X55_Y31_N10
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(20)) # 
-- ((!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\);

-- Location: FF_X55_Y31_N11
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(19));

-- Location: LCCOMB_X55_Y31_N24
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X55_Y31_N25
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LCCOMB_X52_Y30_N6
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X52_Y30_N7
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X52_Y30_N0
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X55_Y30_N8
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21)) # 
-- ((\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datac => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X52_Y30_N1
\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper|the_celik_lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X46_Y30_N0
\u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\) # (\u0|nios2_gen2_0|cpu|hbreak_pending~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_pending~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X46_Y30_N1
\u0|nios2_gen2_0|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X45_Y30_N8
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\) # 
-- ((!\u0|nios2_gen2_0|cpu|F_valid~0_combout\ & \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datab => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X45_Y30_N9
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X46_Y30_N26
\u0|nios2_gen2_0|cpu|hbreak_req~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ = (\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & (((\u0|nios2_gen2_0|cpu|W_valid~q\) # 
-- (!\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\)))) # (!\u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & (\u0|nios2_gen2_0|cpu|hbreak_pending~q\ & 
-- ((\u0|nios2_gen2_0|cpu|W_valid~q\) # (!\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci|the_celik_lab2_sys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_pending~q\,
	datac => \u0|nios2_gen2_0|cpu|W_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X46_Y30_N28
\u0|nios2_gen2_0|cpu|D_iw[20]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\ & ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[20]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\);

-- Location: LCCOMB_X44_Y29_N24
\u0|nios2_gen2_0|cpu|F_iw[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|ram0|the_altsyncram|auto_generated|ram_block1a34\)) # 
-- (!\u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|ram0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|ram0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|ram0|the_altsyncram|auto_generated|ram_block1a34\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|ram0|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\);

-- Location: LCCOMB_X44_Y29_N12
\u0|nios2_gen2_0|cpu|F_iw[2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[2]~31_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[20]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[2]~31_combout\);

-- Location: FF_X44_Y29_N13
\u0|nios2_gen2_0|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[2]~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(2));

-- Location: LCCOMB_X40_Y31_N14
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~13_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|Equal0~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\);

-- Location: LCCOMB_X40_Y31_N18
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~11_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|Equal0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X41_Y31_N10
\u0|nios2_gen2_0|cpu|Equal0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~18_combout\ = (!\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ & (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ & (!\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ & !\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal0~18_combout\);

-- Location: LCCOMB_X41_Y31_N22
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ & (!\u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\) # (!\u0|nios2_gen2_0|cpu|Equal0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\);

-- Location: FF_X41_Y31_N23
\u0|nios2_gen2_0|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X41_Y31_N8
\u0|nios2_gen2_0|cpu|W_rf_wren\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wren~combout\ = (\u0|rst_controller_001|r_sync_rst~q\) # ((\u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\ & \u0|nios2_gen2_0|cpu|W_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|W_valid~q\,
	datad => \u0|rst_controller_001|r_sync_rst~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\);

-- Location: LCCOMB_X57_Y29_N0
\u0|nios2_gen2_0|cpu|d_writedata[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\ = \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|celik_lab2_sys_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\);

-- Location: FF_X57_Y29_N1
\u0|nios2_gen2_0|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(2));

-- Location: FF_X52_Y33_N11
\u0|seg1|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|seg1|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|seg1|data_out\(2));

-- Location: LCCOMB_X52_Y33_N8
\u1|s[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|s[0]~0_combout\ = (\u0|seg1|data_out\(1) & (((\u0|seg1|data_out\(3))))) # (!\u0|seg1|data_out\(1) & (\u0|seg1|data_out\(2) $ (((!\u0|seg1|data_out\(3) & \u0|seg1|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg1|data_out\(2),
	datab => \u0|seg1|data_out\(3),
	datac => \u0|seg1|data_out\(0),
	datad => \u0|seg1|data_out\(1),
	combout => \u1|s[0]~0_combout\);

-- Location: LCCOMB_X52_Y33_N26
\u1|s[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|s[1]~1_combout\ = (\u0|seg1|data_out\(2) & ((\u0|seg1|data_out\(3)) # (\u0|seg1|data_out\(0) $ (\u0|seg1|data_out\(1))))) # (!\u0|seg1|data_out\(2) & (\u0|seg1|data_out\(3) & ((\u0|seg1|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg1|data_out\(2),
	datab => \u0|seg1|data_out\(3),
	datac => \u0|seg1|data_out\(0),
	datad => \u0|seg1|data_out\(1),
	combout => \u1|s[1]~1_combout\);

-- Location: LCCOMB_X52_Y33_N12
\u1|s[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|s[2]~2_combout\ = (\u0|seg1|data_out\(2) & (!\u0|seg1|data_out\(3))) # (!\u0|seg1|data_out\(2) & (((!\u0|seg1|data_out\(3) & \u0|seg1|data_out\(0))) # (!\u0|seg1|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg1|data_out\(2),
	datab => \u0|seg1|data_out\(3),
	datac => \u0|seg1|data_out\(0),
	datad => \u0|seg1|data_out\(1),
	combout => \u1|s[2]~2_combout\);

-- Location: LCCOMB_X52_Y33_N14
\u1|s[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|s[3]~3_combout\ = (\u0|seg1|data_out\(1) & ((\u0|seg1|data_out\(3)) # ((\u0|seg1|data_out\(2) & \u0|seg1|data_out\(0))))) # (!\u0|seg1|data_out\(1) & (\u0|seg1|data_out\(2) $ (((!\u0|seg1|data_out\(3) & \u0|seg1|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg1|data_out\(2),
	datab => \u0|seg1|data_out\(3),
	datac => \u0|seg1|data_out\(0),
	datad => \u0|seg1|data_out\(1),
	combout => \u1|s[3]~3_combout\);

-- Location: LCCOMB_X52_Y33_N10
\u1|s[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|s[4]~4_combout\ = (\u0|seg1|data_out\(0)) # ((\u0|seg1|data_out\(1) & ((\u0|seg1|data_out\(3)))) # (!\u0|seg1|data_out\(1) & (\u0|seg1|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg1|data_out\(0),
	datab => \u0|seg1|data_out\(1),
	datac => \u0|seg1|data_out\(2),
	datad => \u0|seg1|data_out\(3),
	combout => \u1|s[4]~4_combout\);

-- Location: LCCOMB_X52_Y33_N28
\u1|s[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|s[5]~5_combout\ = (\u0|seg1|data_out\(2) & (!\u0|seg1|data_out\(3) & ((!\u0|seg1|data_out\(0)) # (!\u0|seg1|data_out\(1))))) # (!\u0|seg1|data_out\(2) & (!\u0|seg1|data_out\(1) & ((\u0|seg1|data_out\(3)) # (!\u0|seg1|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg1|data_out\(2),
	datab => \u0|seg1|data_out\(3),
	datac => \u0|seg1|data_out\(1),
	datad => \u0|seg1|data_out\(0),
	combout => \u1|s[5]~5_combout\);

-- Location: LCCOMB_X52_Y33_N6
\u1|s[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|s[6]~6_combout\ = (\u0|seg1|data_out\(2) & ((\u0|seg1|data_out\(3)) # ((\u0|seg1|data_out\(1) & \u0|seg1|data_out\(0))))) # (!\u0|seg1|data_out\(2) & (\u0|seg1|data_out\(1) $ (((!\u0|seg1|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg1|data_out\(2),
	datab => \u0|seg1|data_out\(1),
	datac => \u0|seg1|data_out\(0),
	datad => \u0|seg1|data_out\(3),
	combout => \u1|s[6]~6_combout\);

-- Location: LCCOMB_X54_Y34_N0
\u2|s[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|s[0]~0_combout\ = (\u0|seg2|data_out\(1) & (((\u0|seg2|data_out\(3))))) # (!\u0|seg2|data_out\(1) & (\u0|seg2|data_out\(2) $ (((\u0|seg2|data_out\(0) & !\u0|seg2|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg2|data_out\(1),
	datab => \u0|seg2|data_out\(2),
	datac => \u0|seg2|data_out\(0),
	datad => \u0|seg2|data_out\(3),
	combout => \u2|s[0]~0_combout\);

-- Location: LCCOMB_X54_Y34_N10
\u2|s[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|s[1]~1_combout\ = (\u0|seg2|data_out\(2) & ((\u0|seg2|data_out\(3)) # (\u0|seg2|data_out\(1) $ (\u0|seg2|data_out\(0))))) # (!\u0|seg2|data_out\(2) & (\u0|seg2|data_out\(1) & ((\u0|seg2|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg2|data_out\(1),
	datab => \u0|seg2|data_out\(2),
	datac => \u0|seg2|data_out\(0),
	datad => \u0|seg2|data_out\(3),
	combout => \u2|s[1]~1_combout\);

-- Location: LCCOMB_X54_Y34_N4
\u2|s[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|s[2]~2_combout\ = (\u0|seg2|data_out\(2) & (((!\u0|seg2|data_out\(3))))) # (!\u0|seg2|data_out\(2) & (((\u0|seg2|data_out\(0) & !\u0|seg2|data_out\(3))) # (!\u0|seg2|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg2|data_out\(1),
	datab => \u0|seg2|data_out\(2),
	datac => \u0|seg2|data_out\(0),
	datad => \u0|seg2|data_out\(3),
	combout => \u2|s[2]~2_combout\);

-- Location: LCCOMB_X54_Y34_N24
\u2|s[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|s[3]~3_combout\ = (\u0|seg2|data_out\(1) & ((\u0|seg2|data_out\(3)) # ((\u0|seg2|data_out\(0) & \u0|seg2|data_out\(2))))) # (!\u0|seg2|data_out\(1) & (\u0|seg2|data_out\(2) $ (((\u0|seg2|data_out\(0) & !\u0|seg2|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg2|data_out\(1),
	datab => \u0|seg2|data_out\(0),
	datac => \u0|seg2|data_out\(3),
	datad => \u0|seg2|data_out\(2),
	combout => \u2|s[3]~3_combout\);

-- Location: LCCOMB_X54_Y34_N18
\u2|s[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|s[4]~4_combout\ = (\u0|seg2|data_out\(0)) # ((\u0|seg2|data_out\(1) & ((\u0|seg2|data_out\(3)))) # (!\u0|seg2|data_out\(1) & (\u0|seg2|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg2|data_out\(1),
	datab => \u0|seg2|data_out\(0),
	datac => \u0|seg2|data_out\(2),
	datad => \u0|seg2|data_out\(3),
	combout => \u2|s[4]~4_combout\);

-- Location: LCCOMB_X54_Y34_N12
\u2|s[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|s[5]~5_combout\ = (\u0|seg2|data_out\(0) & (!\u0|seg2|data_out\(1) & (\u0|seg2|data_out\(3) $ (\u0|seg2|data_out\(2))))) # (!\u0|seg2|data_out\(0) & ((\u0|seg2|data_out\(2) & (!\u0|seg2|data_out\(3))) # (!\u0|seg2|data_out\(2) & 
-- ((!\u0|seg2|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg2|data_out\(3),
	datab => \u0|seg2|data_out\(0),
	datac => \u0|seg2|data_out\(1),
	datad => \u0|seg2|data_out\(2),
	combout => \u2|s[5]~5_combout\);

-- Location: LCCOMB_X54_Y34_N14
\u2|s[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|s[6]~6_combout\ = (\u0|seg2|data_out\(1) & ((\u0|seg2|data_out\(3)) # ((\u0|seg2|data_out\(2) & \u0|seg2|data_out\(0))))) # (!\u0|seg2|data_out\(1) & (\u0|seg2|data_out\(2) $ (((!\u0|seg2|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg2|data_out\(1),
	datab => \u0|seg2|data_out\(2),
	datac => \u0|seg2|data_out\(0),
	datad => \u0|seg2|data_out\(3),
	combout => \u2|s[6]~6_combout\);

-- Location: LCCOMB_X56_Y31_N0
\u3|s[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|s[0]~0_combout\ = (\u0|seg3|data_out\(1) & (\u0|seg3|data_out\(3))) # (!\u0|seg3|data_out\(1) & (\u0|seg3|data_out\(2) $ (((!\u0|seg3|data_out\(3) & \u0|seg3|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg3|data_out\(1),
	datab => \u0|seg3|data_out\(3),
	datac => \u0|seg3|data_out\(0),
	datad => \u0|seg3|data_out\(2),
	combout => \u3|s[0]~0_combout\);

-- Location: LCCOMB_X56_Y31_N10
\u3|s[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|s[1]~1_combout\ = (\u0|seg3|data_out\(3) & ((\u0|seg3|data_out\(1)) # ((\u0|seg3|data_out\(2))))) # (!\u0|seg3|data_out\(3) & (\u0|seg3|data_out\(2) & (\u0|seg3|data_out\(1) $ (\u0|seg3|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg3|data_out\(1),
	datab => \u0|seg3|data_out\(3),
	datac => \u0|seg3|data_out\(0),
	datad => \u0|seg3|data_out\(2),
	combout => \u3|s[1]~1_combout\);

-- Location: LCCOMB_X56_Y31_N28
\u3|s[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|s[2]~2_combout\ = (\u0|seg3|data_out\(2) & (((!\u0|seg3|data_out\(3))))) # (!\u0|seg3|data_out\(2) & (((!\u0|seg3|data_out\(3) & \u0|seg3|data_out\(0))) # (!\u0|seg3|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg3|data_out\(1),
	datab => \u0|seg3|data_out\(3),
	datac => \u0|seg3|data_out\(0),
	datad => \u0|seg3|data_out\(2),
	combout => \u3|s[2]~2_combout\);

-- Location: LCCOMB_X56_Y31_N16
\u3|s[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|s[3]~3_combout\ = (\u0|seg3|data_out\(1) & ((\u0|seg3|data_out\(3)) # ((\u0|seg3|data_out\(0) & \u0|seg3|data_out\(2))))) # (!\u0|seg3|data_out\(1) & (\u0|seg3|data_out\(2) $ (((\u0|seg3|data_out\(0) & !\u0|seg3|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg3|data_out\(1),
	datab => \u0|seg3|data_out\(0),
	datac => \u0|seg3|data_out\(3),
	datad => \u0|seg3|data_out\(2),
	combout => \u3|s[3]~3_combout\);

-- Location: LCCOMB_X56_Y31_N18
\u3|s[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|s[4]~4_combout\ = (\u0|seg3|data_out\(0)) # ((\u0|seg3|data_out\(1) & ((\u0|seg3|data_out\(3)))) # (!\u0|seg3|data_out\(1) & (\u0|seg3|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg3|data_out\(1),
	datab => \u0|seg3|data_out\(0),
	datac => \u0|seg3|data_out\(2),
	datad => \u0|seg3|data_out\(3),
	combout => \u3|s[4]~4_combout\);

-- Location: LCCOMB_X56_Y31_N12
\u3|s[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|s[5]~5_combout\ = (\u0|seg3|data_out\(0) & (!\u0|seg3|data_out\(1) & (\u0|seg3|data_out\(3) $ (\u0|seg3|data_out\(2))))) # (!\u0|seg3|data_out\(0) & ((\u0|seg3|data_out\(2) & (!\u0|seg3|data_out\(3))) # (!\u0|seg3|data_out\(2) & 
-- ((!\u0|seg3|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg3|data_out\(3),
	datab => \u0|seg3|data_out\(0),
	datac => \u0|seg3|data_out\(1),
	datad => \u0|seg3|data_out\(2),
	combout => \u3|s[5]~5_combout\);

-- Location: LCCOMB_X56_Y31_N14
\u3|s[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|s[6]~6_combout\ = (\u0|seg3|data_out\(1) & ((\u0|seg3|data_out\(3)) # ((\u0|seg3|data_out\(0) & \u0|seg3|data_out\(2))))) # (!\u0|seg3|data_out\(1) & (\u0|seg3|data_out\(3) $ (((!\u0|seg3|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|seg3|data_out\(1),
	datab => \u0|seg3|data_out\(3),
	datac => \u0|seg3|data_out\(0),
	datad => \u0|seg3|data_out\(2),
	combout => \u3|s[6]~6_combout\);

-- Location: LCCOMB_X22_Y27_N0
\auto_hub|~GND\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X52_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X50_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	xe_ye => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	se => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	usr_pwd => VCC,
	tsen => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	usr_pwd => VCC,
	tsen => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


