

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 28 10:28:11 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          223
LUT:            494
FF:             740
DSP:              0
BRAM:             0
SRL:              3
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.076
CP achieved post-implementation:    6.734
Timing met
