{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646876466221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646876466222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 21:41:06 2022 " "Processing started: Wed Mar 09 21:41:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646876466222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646876466222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_mips_8_bits -c processador_mips_8_bits --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_mips_8_bits -c processador_mips_8_bits --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646876466222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646876466590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646876466590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_mips_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_mips_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_mips_8_bits-Main " "Found design unit 1: processador_mips_8_bits-Main" {  } { { "processador_mips_8_bits.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476254 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_mips_8_bits " "Found entity 1: processador_mips_8_bits" {  } { { "processador_mips_8_bits.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file banco_regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-Main " "Found design unit 1: banco_regs-Main" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476257 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Main " "Found design unit 1: controlador-Main" {  } { { "controlador.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/controlador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476258 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/controlador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrucoes-Main " "Found design unit 1: instrucoes-Main" {  } { { "instrucoes.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476260 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrucoes " "Found entity 1: instrucoes" {  } { { "instrucoes.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_data-Main " "Found design unit 1: memory_data-Main" {  } { { "memory_data.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/memory_data.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476263 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_data " "Found entity 1: memory_data" {  } { { "memory_data.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/memory_data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult1x2-Main " "Found design unit 1: mult1x2-Main" {  } { { "mult1x2.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult1x2 " "Found entity 1: mult1x2" {  } { { "mult1x2.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult1x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult1x4-Main " "Found design unit 1: mult1x4-Main" {  } { { "mult1x4.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476268 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult1x4 " "Found entity 1: mult1x4" {  } { { "mult1x4.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Main " "Found design unit 1: ULA-Main" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-main " "Found design unit 1: PC-main" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476271 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646876476271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646876476271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_mips_8_bits " "Elaborating entity \"processador_mips_8_bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646876476304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loop_func processador_mips_8_bits.vhd(36) " "Verilog HDL or VHDL warning at processador_mips_8_bits.vhd(36): object \"loop_func\" assigned a value but never read" {  } { { "processador_mips_8_bits.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1646876476306 "|processador_mips_8_bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "processador_mips_8_bits.vhd" "pc" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646876476317 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_aux PC.vhd(31) " "VHDL Process Statement warning at PC.vhd(31): signal \"indice_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_aux PC.vhd(36) " "VHDL Process Statement warning at PC.vhd(36): signal \"indice_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beq PC.vhd(36) " "VHDL Process Statement warning at PC.vhd(36): signal \"beq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_aux PC.vhd(39) " "VHDL Process Statement warning at PC.vhd(39): signal \"indice_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_valor PC.vhd(39) " "VHDL Process Statement warning at PC.vhd(39): signal \"loop_valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indice_aux PC.vhd(24) " "VHDL Process Statement warning at PC.vhd(24): inferring latch(es) for signal or variable \"indice_aux\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[0\] PC.vhd(24) " "Inferred latch for \"indice_aux\[0\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[1\] PC.vhd(24) " "Inferred latch for \"indice_aux\[1\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[2\] PC.vhd(24) " "Inferred latch for \"indice_aux\[2\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[3\] PC.vhd(24) " "Inferred latch for \"indice_aux\[3\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[4\] PC.vhd(24) " "Inferred latch for \"indice_aux\[4\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[5\] PC.vhd(24) " "Inferred latch for \"indice_aux\[5\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[6\] PC.vhd(24) " "Inferred latch for \"indice_aux\[6\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indice_aux\[7\] PC.vhd(24) " "Inferred latch for \"indice_aux\[7\]\" at PC.vhd(24)" {  } { { "PC.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476318 "|processador_mips_8_bits|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucoes instrucoes:banco_de_instrucao " "Elaborating entity \"instrucoes\" for hierarchy \"instrucoes:banco_de_instrucao\"" {  } { { "processador_mips_8_bits.vhd" "banco_de_instrucao" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646876476319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs banco_regs:banco_de_registradores " "Elaborating entity \"banco_regs\" for hierarchy \"banco_regs:banco_de_registradores\"" {  } { { "processador_mips_8_bits.vhd" "banco_de_registradores" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646876476320 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_array banco_regs.vhdl(32) " "VHDL Process Statement warning at banco_regs.vhdl(32): inferring latch(es) for signal or variable \"reg_array\", which holds its previous value in one or more paths through the process" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1646876476321 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[0\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[0\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476321 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[1\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[1\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476321 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[2\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[2\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[3\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[3\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[4\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[4\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[5\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[5\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[6\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[6\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[7\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[3\]\[7\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[0\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[0\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[1\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[1\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[2\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[2\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[3\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[3\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[4\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[4\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[5\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[5\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[6\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[6\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[7\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[2\]\[7\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[0\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[0\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[1\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[1\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[2\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[2\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[3\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[3\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[4\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[4\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[5\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[5\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[6\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[6\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[7\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[1\]\[7\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[0\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[0\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[1\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[1\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[2\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[2\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[3\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[3\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[4\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[4\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[5\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[5\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[6\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[6\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[7\] banco_regs.vhdl(32) " "Inferred latch for \"reg_array\[0\]\[7\]\" at banco_regs.vhdl(32)" {  } { { "banco_regs.vhdl" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476322 "|processador_mips_8_bits|banco_regs:banco_de_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1x2 mult1x2:multiplexador1x2 " "Elaborating entity \"mult1x2\" for hierarchy \"mult1x2:multiplexador1x2\"" {  } { { "processador_mips_8_bits.vhd" "multiplexador1x2" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646876476323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "processador_mips_8_bits.vhd" "ula" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646876476324 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_result ula.vhd(18) " "VHDL Process Statement warning at ula.vhd(18): inferring latch(es) for signal or variable \"alu_result\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ula.vhd(18) " "VHDL Process Statement warning at ula.vhd(18): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[0\] ula.vhd(18) " "Inferred latch for \"zero\[0\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[1\] ula.vhd(18) " "Inferred latch for \"zero\[1\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[0\] ula.vhd(18) " "Inferred latch for \"alu_result\[0\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[1\] ula.vhd(18) " "Inferred latch for \"alu_result\[1\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[2\] ula.vhd(18) " "Inferred latch for \"alu_result\[2\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[3\] ula.vhd(18) " "Inferred latch for \"alu_result\[3\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[4\] ula.vhd(18) " "Inferred latch for \"alu_result\[4\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[5\] ula.vhd(18) " "Inferred latch for \"alu_result\[5\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[6\] ula.vhd(18) " "Inferred latch for \"alu_result\[6\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476325 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[7\] ula.vhd(18) " "Inferred latch for \"alu_result\[7\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646876476327 "|processador_mips_8_bits|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_data memory_data:Memory_data " "Elaborating entity \"memory_data\" for hierarchy \"memory_data:Memory_data\"" {  } { { "processador_mips_8_bits.vhd" "Memory_data" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646876476327 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr_data memory_data.vhd(22) " "VHDL Process Statement warning at memory_data.vhd(22): signal \"mem_addr_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory_data.vhd" "" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/memory_data.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1646876476327 "|processador_mips_8_bits|memory_data:Memory_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1x4 mult1x4:multiplexador1x4 " "Elaborating entity \"mult1x4\" for hierarchy \"mult1x4:multiplexador1x4\"" {  } { { "processador_mips_8_bits.vhd" "multiplexador1x4" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646876476327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:controle " "Elaborating entity \"controlador\" for hierarchy \"controlador:controle\"" {  } { { "processador_mips_8_bits.vhd" "controle" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646876476330 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "indice_aux\[4\] instrucoes:banco_de_instrucao\|pc\[4\] " "Net \"indice_aux\[4\]\", which fans out to \"instrucoes:banco_de_instrucao\|pc\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:pc\|indice\[4\] " "Net is fed by \"PC:pc\|indice\[4\]\"" {  } { { "PC.vhd" "indice\[4\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "indice\[4\] " "Net is fed by \"indice\[4\]\"" {  } { { "processador_mips_8_bits.vhd" "indice\[4\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476366 ""}  } { { "processador_mips_8_bits.vhd" "indice_aux\[4\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 30 -1 0 } } { "instrucoes.vhd" "pc\[4\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1646876476366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "indice_aux\[3\] instrucoes:banco_de_instrucao\|pc\[3\] " "Net \"indice_aux\[3\]\", which fans out to \"instrucoes:banco_de_instrucao\|pc\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:pc\|indice\[3\] " "Net is fed by \"PC:pc\|indice\[3\]\"" {  } { { "PC.vhd" "indice\[3\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "indice\[3\] " "Net is fed by \"indice\[3\]\"" {  } { { "processador_mips_8_bits.vhd" "indice\[3\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476367 ""}  } { { "processador_mips_8_bits.vhd" "indice_aux\[3\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 30 -1 0 } } { "instrucoes.vhd" "pc\[3\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1646876476367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "indice_aux\[2\] instrucoes:banco_de_instrucao\|pc\[2\] " "Net \"indice_aux\[2\]\", which fans out to \"instrucoes:banco_de_instrucao\|pc\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:pc\|indice\[2\] " "Net is fed by \"PC:pc\|indice\[2\]\"" {  } { { "PC.vhd" "indice\[2\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "indice\[2\] " "Net is fed by \"indice\[2\]\"" {  } { { "processador_mips_8_bits.vhd" "indice\[2\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476367 ""}  } { { "processador_mips_8_bits.vhd" "indice_aux\[2\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 30 -1 0 } } { "instrucoes.vhd" "pc\[2\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1646876476367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "indice_aux\[1\] instrucoes:banco_de_instrucao\|pc\[1\] " "Net \"indice_aux\[1\]\", which fans out to \"instrucoes:banco_de_instrucao\|pc\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:pc\|indice\[1\] " "Net is fed by \"PC:pc\|indice\[1\]\"" {  } { { "PC.vhd" "indice\[1\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "indice\[1\] " "Net is fed by \"indice\[1\]\"" {  } { { "processador_mips_8_bits.vhd" "indice\[1\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476367 ""}  } { { "processador_mips_8_bits.vhd" "indice_aux\[1\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 30 -1 0 } } { "instrucoes.vhd" "pc\[1\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1646876476367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "indice_aux\[0\] instrucoes:banco_de_instrucao\|pc\[0\] " "Net \"indice_aux\[0\]\", which fans out to \"instrucoes:banco_de_instrucao\|pc\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:pc\|indice\[0\] " "Net is fed by \"PC:pc\|indice\[0\]\"" {  } { { "PC.vhd" "indice\[0\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "indice\[0\] " "Net is fed by \"indice\[0\]\"" {  } { { "processador_mips_8_bits.vhd" "indice\[0\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1646876476367 ""}  } { { "processador_mips_8_bits.vhd" "indice_aux\[0\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd" 30 -1 0 } } { "instrucoes.vhd" "pc\[0\]" { Text "C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1646876476367 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 15 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 15 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646876476461 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 09 21:41:16 2022 " "Processing ended: Wed Mar 09 21:41:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646876476461 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646876476461 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646876476461 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646876476461 ""}
