library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity CaixaRegistradora_tb is
end CaixaRegistradora_tb;

architecture Behavioral of CaixaRegistradora_tb is
    -- Component do módulo principal
    component CaixaRegistradora
        Port (
            CLK          : in  STD_LOGIC;
            RESET        : in  STD_LOGIC;
            KEYBOARD_IN  : in  STD_LOGIC_VECTOR(7 downto 0);
            SEG_DISPLAY  : out STD_LOGIC_VECTOR(6 downto 0);
            CURRENT_TIME : out STD_LOGIC_VECTOR(15 downto 0)
        );
    end component;

    -- Sinais para conectar ao módulo principal
    signal CLK          : STD_LOGIC := '0';
    signal RESET        : STD_LOGIC := '0';
    signal KEYBOARD_IN  : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
    signal SEG_DISPLAY  : STD_LOGIC_VECTOR(6 downto 0);
    signal CURRENT_TIME : STD_LOGIC_VECTOR(15 downto 0);

    -- Clock de 50 MHz (20 ns por ciclo)
    constant CLK_PERIOD : time := 20 ns;
begin
    -- Instância do módulo principal
    uut: CaixaRegistradora
        Port map (
            CLK => CLK,
            RESET => RESET,
            KEYBOARD_IN => KEYBOARD_IN,
            SEG_DISPLAY => SEG_DISPLAY,
            CURRENT_TIME => CURRENT_TIME
        );

    -- Geração do clock
    CLK_PROCESS : process
    begin
        while true loop
            CLK <= '0';
            wait for CLK_PERIOD / 2;
            CLK <= '1';
            wait for CLK_PERIOD / 2;
        end loop;
    end process;

    -- Simulação do Reset e operações
    STIMULUS_PROCESS : process
    begin
        -- Aplicar reset
        RESET <= '1';
        wait for 100 ns;
        RESET <= '0';

        -- Aguarde para o módulo processar operações automaticamente
        wait for 1 ms;

        -- Finalizar simulação
        wait;
    end process;
end Behavioral;
