# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/aksoy/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v 
# -- Compiling module thirty_two_bit_subtractor
# 
# Top level modules:
# 	thirty_two_bit_subtractor
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v 
# -- Compiling module thirty_two_bit_adder
# 
# Top level modules:
# 	thirty_two_bit_adder
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v 
# -- Compiling module four_bit_CLA
# 
# Top level modules:
# 	four_bit_CLA
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v 
# -- Compiling module four_bit_CLL
# 
# Top level modules:
# 	four_bit_CLL
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/is_less_than.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/is_less_than.v 
# -- Compiling module is_less_than
# 
# Top level modules:
# 	is_less_than
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_xor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_xor.v 
# -- Compiling module my_xor
# 
# Top level modules:
# 	my_xor
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v 
# -- Compiling module my_twos_complement
# 
# Top level modules:
# 	my_twos_complement
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_or.v 
# -- Compiling module my_or
# 
# Top level modules:
# 	my_or
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_nor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_nor.v 
# -- Compiling module my_nor
# 
# Top level modules:
# 	my_nor
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_and.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_and.v 
# -- Compiling module my_and
# 
# Top level modules:
# 	my_and
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_dp.v 
# -- Compiling module mod_dp
# 
# Top level modules:
# 	mod_dp
# End time: 21:11:21 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:21 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v 
# -- Compiling module mod_cu
# 
# Top level modules:
# 	mod_cu
# End time: 21:11:22 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:22 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod.v 
# -- Compiling module mod
# 
# Top level modules:
# 	mod
# End time: 21:11:22 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:22 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v 
# -- Compiling module one_bit_adder
# 
# Top level modules:
# 	one_bit_adder
# End time: 21:11:22 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/second_level_CLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:22 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/second_level_CLL.v 
# -- Compiling module second_level_CLL
# 
# Top level modules:
# 	second_level_CLL
# End time: 21:11:22 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/_8x1Mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:22 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/_8x1Mux.v 
# -- Compiling module _8x1Mux
# 
# Top level modules:
# 	_8x1Mux
# End time: 21:11:22 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2 {/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:22 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aksoy/Desktop/BedirhanOmerAksoy_HW2" /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU_testbench.v 
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
# End time: 21:11:22 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_testbench 
# Start time: 21:11:22 on Dec 10,2023
# Loading work.ALU_testbench
# Loading work.ALU
# Loading work.my_and
# Loading work.my_or
# Loading work.is_less_than
# Loading work.thirty_two_bit_subtractor
# Loading work.my_twos_complement
# Loading work.thirty_two_bit_adder
# Loading work.four_bit_CLA
# Loading work.one_bit_adder
# Loading work.four_bit_CLL
# Loading work.second_level_CLL
# Loading work.my_xor
# Loading work.my_nor
# Loading work.mod
# Loading work.mod_cu
# Loading work.mod_dp
# Loading work._8x1Mux
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/tws1/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/lt_1/sub/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/tws1/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/sub1/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/tws1/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/subb1/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/tws1/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA1/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA1/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA2 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA2/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA2/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA3 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA3/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA3/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA4 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA4/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA4/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA5 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA5/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA5/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA6 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA6/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA6/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA7 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA7/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA7/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA8 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA8/add1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_testbench/my_alu/mod1/moddp1/is_lt1/sub/adder1/CLA8/CLL1 File: /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v Line: 15
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Inputs: 
# a=	00000110100000000001101001010001, 
# b=    00000110100000000001101001010001, 
# 1767235930 1767235930
# res=  00000000000000000000000001010000, select=000 (AND)
# 
# Inputs: 
# a=	01101001011010010101010101011010, decimal a= 1768510810
# b=    10010110100101010101010110101010, decimal b=-1768598102
# 
# res=  11111111111111010101010111111010, select=001 (OR)
# 
# Inputs: 
# a=	11110000011111100000111111000000, decimal a= -260173888
# b=    00000111111000000011000000000111, decimal b=  132132871
# 
# res=  11110111100111100011111111000111, select=010 (XOR)
# 
# Inputs: 
# a=	00010000101011110001001010101010, decimal a=  279909034
# b=    10100001010101011010000111110000, decimal b=-1588223504
# 
# res=  01001110000000000100110000000101, select=011 (NOR)
# 
# Inputs: 
# a=	00000000000000000000000011011111, decimal a=        223
# b=    00000000000000000000001000110110, decimal b=        566
# 
# res=  xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1, select=100 (LESS THAN)
# 
# Inputs: 
# a=	00000000000000000100010111000001, decimal a=      17857
# b=    00000000000000000000100001110110, decimal b=       2166
# 
# res=  00000000000000000100111000110111, select=101 (ADD)
# 
# Inputs: 
# a=	00000000000000000011110000110001, decimal a=      15409
# b=    00000000000000000001111100111001, decimal b=       7993
# 
# res=  00000000000000000001110011111000, select=110 (SUB)
# 
# Inputs: 
# a=	00000000000000000000000000010100, decimal a=         20
# b=    00000000000000000000000000000011, decimal b=          3
# 
# res=  00000000000000000000000000000010, decimal res=         2 select=111 (MOD)
# 
# ** Note: $stop    : /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU_testbench.v(83)
#    Time: 280 ps  Iteration: 0  Instance: /ALU_testbench
# Break in Module ALU_testbench at /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU_testbench.v line 83
# 
# stdin: <EOF>
# End time: 21:13:14 on Dec 10,2023, Elapsed time: 0:01:52
# Errors: 0, Warnings: 224
