
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 
* DO NOT EDIT.
*
* Copyright (C) 2010-2019 Xilinx, Inc. All Rights Reserved.*
*Permission is hereby granted, free of charge, to any person obtaining a copy
*of this software and associated documentation files (the Software), to deal
*in the Software without restriction, including without limitation the rights
*to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
*copies of the Software, and to permit persons to whom the Software is
*furnished to do so, subject to the following conditions:
*
*The above copyright notice and this permission notice shall be included in
*all copies or substantial portions of the Software.
* 
* Use of the Software is limited solely to applications:
*(a) running on a Xilinx device, or
*(b) that interact with a Xilinx device through a bus or interconnect.
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*
*Except as contained in this notice, the name of the Xilinx shall not be used
*in advertising or otherwise to promote the sale, use or other dealings in
*this Software without prior written authorization from Xilinx.
*

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xuartlite.h"

/*
* The configuration table for devices
*/

XUartLite_Config XUartLite_ConfigTable[XPAR_XUARTLITE_NUM_INSTANCES] =
{
	{
		XPAR_MDM_1_DEVICE_ID,
		XPAR_MDM_1_BASEADDR,
		XPAR_MDM_1_BAUDRATE,
		XPAR_MDM_1_USE_PARITY,
		XPAR_MDM_1_ODD_PARITY,
		XPAR_MDM_1_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_0_DEVICE_ID,
		XPAR_AXI_UARTLITE_0_BASEADDR,
		XPAR_AXI_UARTLITE_0_BAUDRATE,
		XPAR_AXI_UARTLITE_0_USE_PARITY,
		XPAR_AXI_UARTLITE_0_ODD_PARITY,
		XPAR_AXI_UARTLITE_0_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_1_DEVICE_ID,
		XPAR_AXI_UARTLITE_1_BASEADDR,
		XPAR_AXI_UARTLITE_1_BAUDRATE,
		XPAR_AXI_UARTLITE_1_USE_PARITY,
		XPAR_AXI_UARTLITE_1_ODD_PARITY,
		XPAR_AXI_UARTLITE_1_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_2_DEVICE_ID,
		XPAR_AXI_UARTLITE_2_BASEADDR,
		XPAR_AXI_UARTLITE_2_BAUDRATE,
		XPAR_AXI_UARTLITE_2_USE_PARITY,
		XPAR_AXI_UARTLITE_2_ODD_PARITY,
		XPAR_AXI_UARTLITE_2_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_3_DEVICE_ID,
		XPAR_AXI_UARTLITE_3_BASEADDR,
		XPAR_AXI_UARTLITE_3_BAUDRATE,
		XPAR_AXI_UARTLITE_3_USE_PARITY,
		XPAR_AXI_UARTLITE_3_ODD_PARITY,
		XPAR_AXI_UARTLITE_3_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_4_DEVICE_ID,
		XPAR_AXI_UARTLITE_4_BASEADDR,
		XPAR_AXI_UARTLITE_4_BAUDRATE,
		XPAR_AXI_UARTLITE_4_USE_PARITY,
		XPAR_AXI_UARTLITE_4_ODD_PARITY,
		XPAR_AXI_UARTLITE_4_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_10_DEVICE_ID,
		XPAR_AXI_UARTLITE_10_BASEADDR,
		XPAR_AXI_UARTLITE_10_BAUDRATE,
		XPAR_AXI_UARTLITE_10_USE_PARITY,
		XPAR_AXI_UARTLITE_10_ODD_PARITY,
		XPAR_AXI_UARTLITE_10_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_11_DEVICE_ID,
		XPAR_AXI_UARTLITE_11_BASEADDR,
		XPAR_AXI_UARTLITE_11_BAUDRATE,
		XPAR_AXI_UARTLITE_11_USE_PARITY,
		XPAR_AXI_UARTLITE_11_ODD_PARITY,
		XPAR_AXI_UARTLITE_11_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_12_DEVICE_ID,
		XPAR_AXI_UARTLITE_12_BASEADDR,
		XPAR_AXI_UARTLITE_12_BAUDRATE,
		XPAR_AXI_UARTLITE_12_USE_PARITY,
		XPAR_AXI_UARTLITE_12_ODD_PARITY,
		XPAR_AXI_UARTLITE_12_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_13_DEVICE_ID,
		XPAR_AXI_UARTLITE_13_BASEADDR,
		XPAR_AXI_UARTLITE_13_BAUDRATE,
		XPAR_AXI_UARTLITE_13_USE_PARITY,
		XPAR_AXI_UARTLITE_13_ODD_PARITY,
		XPAR_AXI_UARTLITE_13_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_14_DEVICE_ID,
		XPAR_AXI_UARTLITE_14_BASEADDR,
		XPAR_AXI_UARTLITE_14_BAUDRATE,
		XPAR_AXI_UARTLITE_14_USE_PARITY,
		XPAR_AXI_UARTLITE_14_ODD_PARITY,
		XPAR_AXI_UARTLITE_14_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_15_DEVICE_ID,
		XPAR_AXI_UARTLITE_15_BASEADDR,
		XPAR_AXI_UARTLITE_15_BAUDRATE,
		XPAR_AXI_UARTLITE_15_USE_PARITY,
		XPAR_AXI_UARTLITE_15_ODD_PARITY,
		XPAR_AXI_UARTLITE_15_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_16_DEVICE_ID,
		XPAR_AXI_UARTLITE_16_BASEADDR,
		XPAR_AXI_UARTLITE_16_BAUDRATE,
		XPAR_AXI_UARTLITE_16_USE_PARITY,
		XPAR_AXI_UARTLITE_16_ODD_PARITY,
		XPAR_AXI_UARTLITE_16_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_5_DEVICE_ID,
		XPAR_AXI_UARTLITE_5_BASEADDR,
		XPAR_AXI_UARTLITE_5_BAUDRATE,
		XPAR_AXI_UARTLITE_5_USE_PARITY,
		XPAR_AXI_UARTLITE_5_ODD_PARITY,
		XPAR_AXI_UARTLITE_5_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_6_DEVICE_ID,
		XPAR_AXI_UARTLITE_6_BASEADDR,
		XPAR_AXI_UARTLITE_6_BAUDRATE,
		XPAR_AXI_UARTLITE_6_USE_PARITY,
		XPAR_AXI_UARTLITE_6_ODD_PARITY,
		XPAR_AXI_UARTLITE_6_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_7_DEVICE_ID,
		XPAR_AXI_UARTLITE_7_BASEADDR,
		XPAR_AXI_UARTLITE_7_BAUDRATE,
		XPAR_AXI_UARTLITE_7_USE_PARITY,
		XPAR_AXI_UARTLITE_7_ODD_PARITY,
		XPAR_AXI_UARTLITE_7_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_8_DEVICE_ID,
		XPAR_AXI_UARTLITE_8_BASEADDR,
		XPAR_AXI_UARTLITE_8_BAUDRATE,
		XPAR_AXI_UARTLITE_8_USE_PARITY,
		XPAR_AXI_UARTLITE_8_ODD_PARITY,
		XPAR_AXI_UARTLITE_8_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_9_DEVICE_ID,
		XPAR_AXI_UARTLITE_9_BASEADDR,
		XPAR_AXI_UARTLITE_9_BAUDRATE,
		XPAR_AXI_UARTLITE_9_USE_PARITY,
		XPAR_AXI_UARTLITE_9_ODD_PARITY,
		XPAR_AXI_UARTLITE_9_DATA_BITS
	}
};


