
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/raghavprasad/brandon/Homework2/traces/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996186 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 24 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996189 (Simulation time: 0 hr 1 min 24 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9345604 heartbeat IPC: 1.86936 cumulative IPC: 1.86936 (Simulation time: 0 hr 3 min 15 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14247562 heartbeat IPC: 2.04 cumulative IPC: 1.95096 (Simulation time: 0 hr 5 min 3 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19128063 heartbeat IPC: 2.04897 cumulative IPC: 1.98257 (Simulation time: 0 hr 6 min 49 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24400457 heartbeat IPC: 1.89667 cumulative IPC: 1.96037 (Simulation time: 0 hr 8 min 37 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28948479 heartbeat IPC: 2.19876 cumulative IPC: 2.00382 (Simulation time: 0 hr 10 min 22 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33589253 heartbeat IPC: 2.15481 cumulative IPC: 2.0275 (Simulation time: 0 hr 12 min 7 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37945041 heartbeat IPC: 2.29579 cumulative IPC: 2.06193 (Simulation time: 0 hr 13 min 52 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42300579 heartbeat IPC: 2.29593 cumulative IPC: 2.08853 (Simulation time: 0 hr 15 min 32 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46639485 heartbeat IPC: 2.30473 cumulative IPC: 2.11053 (Simulation time: 0 hr 17 min 11 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50986062 heartbeat IPC: 2.30066 cumulative IPC: 2.12812 (Simulation time: 0 hr 18 min 50 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46989874 cumulative IPC: 2.12812 (Simulation time: 0 hr 18 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12812 instructions: 100000001 cycles: 46989874
cpu0_DTLB TOTAL     ACCESS:   40461308  HIT:   40453354  MISS:       7954
cpu0_DTLB LOAD      ACCESS:   32298338  HIT:   32295465  MISS:       2873
cpu0_DTLB RFO       ACCESS:    8162970  HIT:    8157889  MISS:       5081
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.3012 cycles
cpu0_ITLB TOTAL     ACCESS:     801269  HIT:     801162  MISS:        107
cpu0_ITLB LOAD      ACCESS:     801269  HIT:     801162  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64796  HIT:      64460  MISS:        336
cpu0_L1I LOAD      ACCESS:      64796  HIT:      64460  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 282.226 cycles
cpu0_STLB TOTAL     ACCESS:       8061  HIT:       7281  MISS:        780
cpu0_STLB LOAD      ACCESS:       2980  HIT:       2813  MISS:        167
cpu0_STLB RFO       ACCESS:       5081  HIT:       4468  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 185.976 cycles
cpu0_L1D TOTAL     ACCESS:   32976716  HIT:   32510934  MISS:     465782
cpu0_L1D LOAD      ACCESS:   28668246  HIT:   28511633  MISS:     156613
cpu0_L1D RFO       ACCESS:    4307701  HIT:    3998716  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        585  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 309.816 cycles
cpu0_L2C TOTAL     ACCESS:     773167  HIT:     487415  MISS:     285752
cpu0_L2C LOAD      ACCESS:     156948  HIT:     143012  MISS:      13936
cpu0_L2C RFO       ACCESS:     308985  HIT:      37231  MISS:     271754
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307050  HIT:     307007  MISS:         43
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        165  MISS:         19
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 487.382 cycles
LLC TOTAL     ACCESS:     556062  HIT:     353296  MISS:     202766
LLC LOAD      ACCESS:      13936  HIT:      10059  MISS:       3877
LLC RFO       ACCESS:     271637  HIT:     150899  MISS:     120738
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270470  HIT:     192328  MISS:      78142
LLC TRANSLATION ACCESS:         19  HIT:         10  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 657.239 cycles
OPTgen accesses: 5028
OPTgen hits: 3055
OPTgen hit rate: 60.7597



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1777  ROW_BUFFER_MISS:     122824
 DBUS AVG_CONGESTED_CYCLE:    3.99295
 WQ ROW_BUFFER_HIT:       8737  ROW_BUFFER_MISS:     112182  FULL:       9077


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.896
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

