
---------- Begin Simulation Statistics ----------
final_tick                               190177615903500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38956                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829012                       # Number of bytes of host memory used
host_op_rate                                    68423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.70                       # Real time elapsed on the host
host_tick_rate                              105498737                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027082                       # Number of seconds simulated
sim_ticks                                 27081634750                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       792880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1594017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2999049                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       168523                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4135448                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1864424                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2999049                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1134625                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4190942                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           29814                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       111000                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15566468                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9159096                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       168547                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1374743                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6206436                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53196271                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.330178                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.390158                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     48993603     92.10%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1115910      2.10%     94.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       419310      0.79%     94.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       913160      1.72%     96.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       160560      0.30%     97.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       123018      0.23%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        56830      0.11%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        39137      0.07%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1374743      2.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53196271                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.416325                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.416325                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      49299283                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26025988                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1182713                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1960573                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         168942                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1547871                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4553178                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391937                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              373098                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9849                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4190942                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            855498                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              53041491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16320276                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          226                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          337884                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.077376                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       948707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1894238                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.301316                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54159389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.525111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.807465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         49255834     90.95%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           293550      0.54%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           304596      0.56%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           326470      0.60%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           551928      1.02%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           800709      1.48%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224504      0.41%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           215142      0.40%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2186656      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54159389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       215128                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3075564                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.599957                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16019834                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             373084                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        18305198                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5031532                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        26857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       548244                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23764715                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15646750                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       373083                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32495621                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         262288                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5383136                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         168942                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5855728                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1198180                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        44622                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          336                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          790                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1107529                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       281773                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          790                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       174454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21832490                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21059697                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.706404                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15422559                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.388819                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21118276                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49515701                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17550970                       # number of integer regfile writes
system.switch_cpus.ipc                       0.184627                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.184627                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        98814      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16649152     50.65%     50.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          504      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15725284     47.84%     98.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       394950      1.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32868704                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2186832                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.066532                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88850      4.06%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2080511     95.14%     99.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17471      0.80%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34956722                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    122202172                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21059697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     29965574                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23764715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32868704                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6200389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       118543                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9305110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54159389                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.606888                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.449897                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     43021106     79.43%     79.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3564752      6.58%     86.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1776389      3.28%     89.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1360660      2.51%     91.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2144668      3.96%     95.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1175162      2.17%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       751739      1.39%     99.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       215026      0.40%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       149887      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54159389                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.606845                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              855553                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    58                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       178987                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       158657                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5031532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       548244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22623246                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 54163247                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        27961770                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614520                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        7190064                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1723047                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       18471017                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        118007                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      66547986                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25162001                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     31693924                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2759638                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          54119                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         168942                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21543526                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9079250                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     33956592                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2459                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2022                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9093416                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2012                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             75592187                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48514497                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417589                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836268                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4976                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             797936                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44779                       # Transaction distribution
system.membus.trans_dist::CleanEvict           748101                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3199                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3199                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        797938                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2395152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2395152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2395152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     54138496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     54138496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54138496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            801137                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  801137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              801137                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1914173500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4492052500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27081634750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       165516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2045688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7952                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7952                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410665                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     98518400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               98522368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          793615                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2865856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2212294                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002249                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047373                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2207318     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4976      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2212294                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1538869500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127916500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       617540                       # number of demand (read+write) hits
system.l2.demand_hits::total                   617540                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       617540                       # number of overall hits
system.l2.overall_hits::total                  617540                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       801075                       # number of demand (read+write) misses
system.l2.demand_misses::total                 801139                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       801075                       # number of overall misses
system.l2.overall_misses::total                801139                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  81537719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81542611000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4892000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  81537719000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81542611000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418679                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418679                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.564688                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564708                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.564688                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564708                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80196.721311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101785.374653                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101783.349706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80196.721311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101785.374653                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101783.349706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44779                       # number of writebacks
system.l2.writebacks::total                     44779                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       801075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            801136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       801075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           801136                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  73527009000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73531291000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  73527009000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73531291000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.564688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.564688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564706                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70196.721311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91785.424586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91783.780781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70196.721311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91785.424586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91783.780781                       # average overall mshr miss latency
system.l2.replacements                         793615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       120737                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           120737                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       120737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       120737                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4241                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4241                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4753                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3199                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    280685000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     280685000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.402289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.402289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87741.481713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87741.481713                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    248695000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    248695000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.402289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.402289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77741.481713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77741.481713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80196.721311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78903.225806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4282000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4282000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70196.721311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70196.721311                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       612787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            612787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       797876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          797878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  81257034000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  81257034000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.565604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.565604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101841.682166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101841.426885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       797876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       797876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  73278314000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  73278314000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.565604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.565603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91841.732299                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91841.732299                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8154.076687                       # Cycle average of tags in use
system.l2.tags.total_refs                     2751762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    793615                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.467376                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.755800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.005070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.444661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.362417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8133.508738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995371                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12146879                       # Number of tag accesses
system.l2.tags.data_accesses                 12146879                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     51268608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           51272704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2865856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2865856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       801072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              801136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       144157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1893113487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1893264734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       144157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           146520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105822858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105822858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105822858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       144157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1893113487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1999087592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    800094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020266770250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2786                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2786                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1525269                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      801134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44779                       # Number of write requests accepted
system.mem_ctrls.readBursts                    801134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    979                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             52009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25402848250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4000775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             40405754500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31747.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50497.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    46157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11193                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                25.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                801134                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  194496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  320617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  227879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   57159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       787521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.660701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.639662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    27.664873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       751053     95.37%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31501      4.00%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3597      0.46%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          897      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          277      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          109      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       787521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     284.936468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.325031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6715.853279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2782     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2786                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.052394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.357161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2708     97.20%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      0.79%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37      1.33%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.61%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2786                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               51209920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2862848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                51272576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2865856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1890.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1893.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27081568000                       # Total gap between requests
system.mem_ctrls.avgGap                      32014.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     51206016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2862848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 144156.733374450385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1890802252.991762161255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105711786.841080561280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       801073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44779                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1771250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  40403983250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 550016036000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29036.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50437.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12282901.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     6.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2821528080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1499651175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2868030900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          117267300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2137717920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12187603200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        136042560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21767841135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        803.786084                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    255869750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    904280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25921473750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2801478960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1488991020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2845068660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          116233740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2137717920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12175712430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        146090400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21711293130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        801.698026                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    280936000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    904280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25896407500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27081623500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       855376                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           855387                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       855376                       # number of overall hits
system.cpu.icache.overall_hits::total          855387                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            123                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          122                       # number of overall misses
system.cpu.icache.overall_misses::total           123                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8655500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8655500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8655500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8655500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       855498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       855510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       855498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       855510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000143                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000143                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70946.721311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70369.918699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70946.721311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70369.918699                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           61                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           61                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4984000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4984000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81704.918033                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81704.918033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81704.918033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81704.918033                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       855376                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          855387                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           123                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       855498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       855510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70946.721311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70369.918699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4984000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4984000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81704.918033                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81704.918033                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005799                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1711082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1711082                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1681844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1681844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1681844                       # number of overall hits
system.cpu.dcache.overall_hits::total         1681844                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2996054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2996056                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2996054                       # number of overall misses
system.cpu.dcache.overall_misses::total       2996056                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 198351947160                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 198351947160                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 198351947160                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 198351947160                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4677898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4677900                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4677898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4677900                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.640470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.640470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.640470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.640470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66204.396570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66204.352375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66204.396570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66204.352375                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37540257                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1219137                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.792484                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       120737                       # number of writebacks
system.cpu.dcache.writebacks::total            120737                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1577439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1577439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1577439                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1577439                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418615                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  90247980198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  90247980198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  90247980198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  90247980198                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.303259                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.303259                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.303259                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.303259                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63616.964573                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63616.964573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63616.964573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63616.964573                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417589                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1423384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1423384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2988043                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2988045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 197999025000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 197999025000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4411427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4411429                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.677342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.677342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66263.780341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66263.735988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1577271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1577271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410772                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410772                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  89905402000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  89905402000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.319799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.319799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63727.804351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63727.804351                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    352922160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    352922160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44054.694795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44054.694795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7843                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7843                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    342578198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    342578198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43679.484636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43679.484636                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190177615903500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.145724                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3098955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417589                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.186074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.145723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10774413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10774413                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190262280194000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52808                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829148                       # Number of bytes of host memory used
host_op_rate                                    93747                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   757.46                       # Real time elapsed on the host
host_tick_rate                              111774459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084664                       # Number of seconds simulated
sim_ticks                                 84664290500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2832348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5664695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5235189                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       107430                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9558162                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4622533                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5235189                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       612656                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9581341                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           14020                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60206                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45734050                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26329112                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       107430                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4597767                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4382314                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    168651987                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.316898                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.388867                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    156585335     92.85%     92.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2742039      1.63%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1409391      0.84%     95.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2759284      1.64%     96.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       176237      0.10%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       226930      0.13%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       100031      0.06%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54973      0.03%     97.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4597767      2.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    168651987                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.644286                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.644286                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     159492061                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59167757                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2189287                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2592589                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         107473                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4947171                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13165912                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5119969                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              207032                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6169                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9581341                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            478091                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             168688893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34508234                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          214946                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.056584                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       532215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4636553                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.203795                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    169328581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.361525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.501882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        158511034     93.61%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           677938      0.40%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           683457      0.40%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           672948      0.40%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1212605      0.72%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2280422      1.35%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           470818      0.28%     97.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           479442      0.28%     97.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4339917      2.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    169328581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       130799                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8748950                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.603641                       # Inst execution rate
system.switch_cpus.iew.exec_refs             59368074                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             207029                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        46245677                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13485112                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16780                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       307743                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57819616                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      59161045                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       212972                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     102213745                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         832992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      21400226                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         107473                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      22943978                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4856623                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        22934                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       856422                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167233                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        23730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          56008486                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55875422                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.734781                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41153957                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.329982                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55904278                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        163738063                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46875921                       # number of integer regfile writes
system.switch_cpus.ipc                       0.177170                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.177170                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64657      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42930032     41.91%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          291      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     59212074     57.81%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       219663      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      102426717                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8694013                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.084880                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           57458      0.66%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8624859     99.20%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11696      0.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      111056073                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    383025015                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55875422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62193886                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57819616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         102426717                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4374189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       148987                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6887184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    169328581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.604899                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.421505                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    134015020     79.14%     79.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11523176      6.81%     85.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5421630      3.20%     89.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3919966      2.32%     91.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7704292      4.55%     96.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3906658      2.31%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2180942      1.29%     99.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       390903      0.23%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       265994      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    169328581                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.604899                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              478091                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65284                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        82736                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13485112                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       307743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        77211915                       # number of misc regfile reads
system.switch_cpus.numCycles                169328581                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        76815679                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303542                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       26671722                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3703197                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       73669527                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        187828                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156722010                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58598116                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76621878                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5453740                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          38833                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         107473                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      83247602                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6318315                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76025813                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          890                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1068                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30137200                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1069                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            221881938                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116336763                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5155391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16981                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10310782                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16981                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84664290500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2831500                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21188                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2811160                       # Transaction distribution
system.membus.trans_dist::ReadExReq               848                       # Transaction distribution
system.membus.trans_dist::ReadExResp              848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2831499                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8497043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8497043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8497043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    182626304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    182626304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182626304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2832347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2832347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2832347                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6182182500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15962972750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  84664290500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84664290500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  84664290500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84664290500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5152465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       125980                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7862351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2926                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152465                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15466173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15466173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    336651712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              336651712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2832940                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1356032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7988331                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7971350     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16981      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7988331                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5260183000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7733086500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84664290500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2323045                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2323045                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2323045                       # number of overall hits
system.l2.overall_hits::total                 2323045                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2832346                       # number of demand (read+write) misses
system.l2.demand_misses::total                2832346                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2832346                       # number of overall misses
system.l2.overall_misses::total               2832346                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 288818895500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     288818895500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 288818895500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    288818895500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5155391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5155391                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5155391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5155391                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.549395                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.549395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.549395                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.549395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101971.614873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101971.614873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101971.614873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101971.614873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21188                       # number of writebacks
system.l2.writebacks::total                     21188                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2832346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2832346                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2832346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2832346                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 260495415500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 260495415500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 260495415500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 260495415500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.549395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.549395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.549395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.549395                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91971.607812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91971.607812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91971.607812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91971.607812                       # average overall mshr miss latency
system.l2.replacements                        2832940                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       104792                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           104792                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       104792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       104792                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        16389                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         16389                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2078                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          848                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 848                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     79251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      79251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.289815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.289815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93456.367925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93456.367925                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     70771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     70771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.289815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.289815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83456.367925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83456.367925                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2320967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2320967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2831498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2831498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 288739644500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 288739644500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5152465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5152465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.549542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101974.165089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101974.165089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2831498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2831498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 260424644500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 260424644500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.549542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.549542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91974.158025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91974.158025                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84664290500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    10374656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2841132                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.651592                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.994560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8182.005440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2966                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44076068                       # Number of tag accesses
system.l2.tags.data_accesses                 44076068                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84664290500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    181270272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          181270272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1356032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1356032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2832348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2832348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21188                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21188                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2141047553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2141047553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16016575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16016575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16016575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2141047553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2157064128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     21162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2830977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.101507816250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5323588                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2832347                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21188                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2832347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1370                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            183222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            178257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            175570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            175137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            175639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            173676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            173555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            173951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            175645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            176693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           174689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           177109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           176000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           180452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           183964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1311                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90389779000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14154885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143470597750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31928.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50678.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42320                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5301                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  1.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                25.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2832347                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  594636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1174589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  854901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  206851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2804524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.086724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.667590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.924785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2767008     98.66%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35494      1.27%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1355      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          347      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          168      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           66      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2804524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2149.768764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.572925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  26384.982866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1306     99.01%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            5      0.38%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            2      0.15%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.08%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839            1      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-425983            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::491520-524287            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.045291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.338360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1290     97.80%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.15%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21      1.59%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              181182528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   87680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1354752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               181270208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1356032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2140.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2141.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84664239500                       # Total gap between requests
system.mem_ctrls.avgGap                      29669.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    181182528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1354752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2140011177.439678668976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16001456.954275190830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2832347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 143470597750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2168931064000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50654.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 102366012.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     1.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10060110060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5347071510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10152872940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           56329020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6682980720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38280448740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        274920480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        70854733470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        836.890418                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    408502250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2826980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  81428808250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9964198440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5296097070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10060309980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           54167940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6682980720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38281487850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        274045440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        70613287440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        834.038613                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    405206750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2826980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81432103750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   111745914000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1333467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1333478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1333467                       # number of overall hits
system.cpu.icache.overall_hits::total         1333478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            123                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          122                       # number of overall misses
system.cpu.icache.overall_misses::total           123                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8655500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8655500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8655500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8655500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1333589                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1333601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1333589                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1333601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70946.721311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70369.918699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70946.721311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70369.918699                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           61                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           61                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4984000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4984000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81704.918033                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81704.918033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81704.918033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81704.918033                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1333467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1333478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           123                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1333589                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1333601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70946.721311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70369.918699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4984000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4984000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81704.918033                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81704.918033                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.033385                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1333540                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21508.709677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.032798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2667264                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2667264                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4178831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4178831                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4178831                       # number of overall hits
system.cpu.dcache.overall_hits::total         4178831                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13647160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13647162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13647160                       # number of overall misses
system.cpu.dcache.overall_misses::total      13647162                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 903385842647                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 903385842647                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 903385842647                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 903385842647                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17825991                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17825993                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17825991                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17825993                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.765577                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.765577                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.765577                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.765577                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66195.885638                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66195.875937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66195.885638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66195.875937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    184842315                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6147213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.069287                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       225529                       # number of writebacks
system.cpu.dcache.writebacks::total            225529                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      7073154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7073154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      7073154                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7073154                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6574006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6574006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6574006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6574006                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 411412559234                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 411412559234                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 411412559234                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 411412559234                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62581.713378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62581.713378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62581.713378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62581.713378                       # average overall mshr miss latency
system.cpu.dcache.replacements                6572980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3782851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3782851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13636159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13636161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 902922771000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 902922771000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17419010                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17419012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.782832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.782832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66215.330211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66215.320500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      7072882                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7072882                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6563277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6563277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 410964362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 410964362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62615.727250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62615.727250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    463071647                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    463071647                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42093.595764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42093.595764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    448196734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    448196734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41774.325100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41774.325100                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190262280194000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.601326                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10752835                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6574004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.635660                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.601326                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          517                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42225990                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42225990                       # Number of data accesses

---------- End Simulation Statistics   ----------
