# End time: 21:53:49 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 10
# vsim -modelsimini C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/modelsim/modelsim.ini -wlf C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/test_output/testbench_lib.svpwm_vunit_tb.svpwm_check_reset1d0b762898fba60754b72483b94fa1ee0b9df65e/modelsim/vsim.wlf -quiet -t ps -onfinish stop testbench_lib.svpwm_vunit_tb(tb) -L vunit_lib -L design_lib -L testbench_lib -g/svpwm_vunit_tb/runner_cfg="active python runner : true,enabled_test_cases : svpwm_check_reset_values,output path : C::/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/test_output/testbench_lib.svpwm_vunit_tb.svpwm_check_reset1d0b762898fba60754b72483b94fa1ee0b9df65e/,tb path : C::/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/test_benches/,use_color : true" 
# Start time: 21:53:49 on Feb 08,2022
# ** Warning: Design size of 21787 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             0 ps - default              -    INFO - -------------------------------------------------------------------------------- (svpwm_vunit_tb.vhd:165)
#             0 ps - default              -    INFO - TEST CASE: svpwm_check_reset_values (svpwm_vunit_tb.vhd:166)
#             0 ps - default              -    INFO - -------------------------------------------------------------------------------- (svpwm_vunit_tb.vhd:167)
#         30001 ps - check                -    PASS - gate_u reset value equals 1 (svpwm_vunit_tb.vhd:172)
#         30001 ps - check                -    PASS - gate_u_l reset value equals 1 (svpwm_vunit_tb.vhd:173)
#         30001 ps - check                -    PASS - gate_v reset value equals 1 (svpwm_vunit_tb.vhd:174)
#         30001 ps - check                -    PASS - gate_v_l reset value equals 1 (svpwm_vunit_tb.vhd:175)
#         30001 ps - check                -    PASS - gate_w reset value equals 1 (svpwm_vunit_tb.vhd:176)
#         30001 ps - check                -    PASS - gate_w_l reset value equals 1 (svpwm_vunit_tb.vhd:177)
#         30001 ps - default              -    INFO - ==== TEST CASE FINISHED ===== (svpwm_vunit_tb.vhd:179)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /svpwm_vunit_tb/svpwm_tb_inst
# Break in Subprogram stop at C:/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
