// Seed: 855105115
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  assign id_2[1] = 1'd0;
  initial begin
    id_1 <= 1'd0;
    id_1 <= id_1;
  end
  assign id_2[1-1'b0] = 1;
  assign id_1 = 1;
  logic id_3;
endmodule
