Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CSFBGA285.
The -d option is LFE5U-25F.
Using package CSFBGA285.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CSFBGA285

### Speed   : 6

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = counter_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.8_x64/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Public/DTS/reveal_ex/ECP5/impl1 (searchpath added)
-p C:/Users/Public/DTS/reveal_ex/ECP5 (searchpath added)
-p C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/counter_rel (searchpath added)
Key file = C:/lscc/diamond/3.8_x64/module/reveal/document/reveal_test.dat
File C:/lscc/diamond/3.8_x64/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.8_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.8_x64/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.8_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.8_x64/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.8_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.8_x64/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.8_x64/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/tmpreveal/counter_top_la0_trig_gen.v
Verilog design file = C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/tmpreveal/counter_top_la0_gen.v
Verilog design file = C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v
NGD file = Diamond_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.8_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.8_x64/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/public/dts/reveal_ex/ecp5/impl1/reveal_workspace/tmpreveal/counter_top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/public/dts/reveal_ex/ecp5/impl1/reveal_workspace/tmpreveal/counter_top_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/public/dts/reveal_ex/ecp5/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): counter_top
WARNING - synthesis: Net cnt[31]_keep has following drivers :
ERROR - synthesis: c:/users/public/dts/reveal_ex/ecp5/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v(68): net cnt[31]_keep is constantly driven from multiple places at instance cnt, on port q[29]. VDB-1000
