Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9ba9817649364264ae5966e7dfb181dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwmcore_v1_0_behav xil_defaultlib.pwmcore_v1_0 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.pwm_core [pwm_core_default]
Compiling architecture arch_imp of entity xil_defaultlib.pwmcore_v1_0_S00_AXI [pwmcore_v1_0_s00_axi_default]
Compiling architecture arch_imp of entity xil_defaultlib.pwmcore_v1_0
Built simulation snapshot pwmcore_v1_0_behav
