--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.897ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X36Y28.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.737ns (Levels of Logic = 7)
  Clock Path Skew:      -0.125ns (0.549 - 0.674)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X18Y3.C2       net (fanout=1)        1.072   douta<7>
    SLICE_X18Y3.C        Tilo                  0.043   U1/mips/f_dmout/q<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X29Y4.C1       net (fanout=5)        0.848   Data_in<7>
    SLICE_X29Y4.CMUX     Tilo                  0.244   U1/mips/my_alu/Mmux_ALUOp[3]_C[2]_Mux_71_o21
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X35Y24.A4      net (fanout=13)       1.109   Disp_num<7>
    SLICE_X35Y24.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X34Y24.D2      net (fanout=2)        0.454   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X34Y24.D       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X34Y24.C5      net (fanout=1)        0.159   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X34Y24.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X36Y28.D2      net (fanout=1)        0.668   U6/XLXN_390<52>
    SLICE_X36Y28.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X36Y28.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X36Y28.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.737ns (2.268ns logic, 4.469ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.572ns (Levels of Logic = 7)
  Clock Path Skew:      -0.174ns (0.988 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y46.DQ      Tcko                  0.223   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X18Y3.A5       net (fanout=91)       2.802   SW_OK<6>
    SLICE_X18Y3.A        Tilo                  0.043   U1/mips/f_dmout/q<7>
                                                       U4/Mmux_Cpu_data4bus291
    SLICE_X27Y12.C1      net (fanout=5)        0.904   Data_in<6>
    SLICE_X27Y12.CMUX    Tilo                  0.244   U1/mips/f_id_inst/q<8>
                                                       U5/MUX1_DispData/Mmux_o_328
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X35Y24.A3      net (fanout=13)       0.735   Disp_num<6>
    SLICE_X35Y24.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X34Y24.D2      net (fanout=2)        0.454   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X34Y24.D       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X34Y24.C5      net (fanout=1)        0.159   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X34Y24.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X36Y28.D2      net (fanout=1)        0.668   U6/XLXN_390<52>
    SLICE_X36Y28.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X36Y28.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X36Y28.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.572ns (0.691ns logic, 5.881ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.504ns (Levels of Logic = 7)
  Clock Path Skew:      -0.125ns (0.549 - 0.674)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X18Y3.C2       net (fanout=1)        1.072   douta<7>
    SLICE_X18Y3.C        Tilo                  0.043   U1/mips/f_dmout/q<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X29Y4.C1       net (fanout=5)        0.848   Data_in<7>
    SLICE_X29Y4.CMUX     Tilo                  0.244   U1/mips/my_alu/Mmux_ALUOp[3]_C[2]_Mux_71_o21
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X35Y24.D3      net (fanout=13)       1.057   Disp_num<7>
    SLICE_X35Y24.D       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X34Y24.D3      net (fanout=2)        0.273   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X34Y24.D       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X34Y24.C5      net (fanout=1)        0.159   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X34Y24.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X36Y28.D2      net (fanout=1)        0.668   U6/XLXN_390<52>
    SLICE_X36Y28.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X36Y28.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X36Y28.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.504ns (2.268ns logic, 4.236ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X34Y27.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 6)
  Clock Path Skew:      -0.174ns (0.988 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y46.DQ      Tcko                  0.223   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X18Y3.A5       net (fanout=91)       2.802   SW_OK<6>
    SLICE_X18Y3.A        Tilo                  0.043   U1/mips/f_dmout/q<7>
                                                       U4/Mmux_Cpu_data4bus291
    SLICE_X27Y12.C1      net (fanout=5)        0.904   Data_in<6>
    SLICE_X27Y12.CMUX    Tilo                  0.244   U1/mips/f_id_inst/q<8>
                                                       U5/MUX1_DispData/Mmux_o_328
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X35Y25.A1      net (fanout=13)       1.037   Disp_num<6>
    SLICE_X35Y25.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X35Y24.B2      net (fanout=2)        0.452   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X35Y24.B       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X34Y27.B4      net (fanout=1)        0.424   U6/XLXN_390<55>
    SLICE_X34Y27.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X34Y27.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X34Y27.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (0.648ns logic, 5.858ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 6)
  Clock Path Skew:      -0.125ns (0.549 - 0.674)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X18Y3.C2       net (fanout=1)        1.072   douta<7>
    SLICE_X18Y3.C        Tilo                  0.043   U1/mips/f_dmout/q<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X29Y4.C1       net (fanout=5)        0.848   Data_in<7>
    SLICE_X29Y4.CMUX     Tilo                  0.244   U1/mips/my_alu/Mmux_ALUOp[3]_C[2]_Mux_71_o21
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X35Y25.A3      net (fanout=13)       1.047   Disp_num<7>
    SLICE_X35Y25.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X35Y24.B2      net (fanout=2)        0.452   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X35Y24.B       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X34Y27.B4      net (fanout=1)        0.424   U6/XLXN_390<55>
    SLICE_X34Y27.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X34Y27.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X34Y27.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (2.225ns logic, 4.082ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 6)
  Clock Path Skew:      -0.174ns (0.988 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y46.DQ      Tcko                  0.223   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X18Y3.A5       net (fanout=91)       2.802   SW_OK<6>
    SLICE_X18Y3.A        Tilo                  0.043   U1/mips/f_dmout/q<7>
                                                       U4/Mmux_Cpu_data4bus291
    SLICE_X27Y12.C1      net (fanout=5)        0.904   Data_in<6>
    SLICE_X27Y12.CMUX    Tilo                  0.244   U1/mips/f_id_inst/q<8>
                                                       U5/MUX1_DispData/Mmux_o_328
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X34Y23.A2      net (fanout=13)       0.907   Disp_num<6>
    SLICE_X34Y23.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_8
    SLICE_X35Y24.B6      net (fanout=1)        0.279   U6/SM1/HTS6/MSEG/XLXN_28
    SLICE_X35Y24.B       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X34Y27.B4      net (fanout=1)        0.424   U6/XLXN_390<55>
    SLICE_X34Y27.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X34Y27.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X34Y27.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (0.648ns logic, 5.555ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X33Y34.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.463ns (Levels of Logic = 7)
  Clock Path Skew:      -0.118ns (0.556 - 0.674)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOADO10  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X30Y10.A4      net (fanout=1)        1.244   douta<10>
    SLICE_X30Y10.A       Tilo                  0.043   U1/mips/f_dmout/q<10>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X29Y15.C2      net (fanout=5)        0.673   Data_in<10>
    SLICE_X29Y15.CMUX    Tilo                  0.244   Disp_num<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X36Y29.A1      net (fanout=13)       1.073   Disp_num<10>
    SLICE_X36Y29.A       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X37Y29.B3      net (fanout=2)        0.274   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X37Y29.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X37Y29.A4      net (fanout=1)        0.232   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X37Y29.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X33Y34.D4      net (fanout=1)        0.549   U6/XLXN_390<44>
    SLICE_X33Y34.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X33Y34.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X33Y34.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (2.268ns logic, 4.195ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.118ns (0.556 - 0.674)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOADO10  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X30Y10.A4      net (fanout=1)        1.244   douta<10>
    SLICE_X30Y10.A       Tilo                  0.043   U1/mips/f_dmout/q<10>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X29Y15.C2      net (fanout=5)        0.673   Data_in<10>
    SLICE_X29Y15.CMUX    Tilo                  0.244   Disp_num<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X36Y31.A1      net (fanout=13)       1.072   Disp_num<10>
    SLICE_X36Y31.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X37Y29.B5      net (fanout=2)        0.246   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X37Y29.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X37Y29.A4      net (fanout=1)        0.232   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X37Y29.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X33Y34.D4      net (fanout=1)        0.549   U6/XLXN_390<44>
    SLICE_X33Y34.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X33Y34.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X33Y34.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (2.268ns logic, 4.166ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.141ns (Levels of Logic = 6)
  Clock Path Skew:      -0.118ns (0.556 - 0.674)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOADO10  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X30Y10.A4      net (fanout=1)        1.244   douta<10>
    SLICE_X30Y10.A       Tilo                  0.043   U1/mips/f_dmout/q<10>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X29Y15.C2      net (fanout=5)        0.673   Data_in<10>
    SLICE_X29Y15.CMUX    Tilo                  0.244   Disp_num<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X37Y29.B1      net (fanout=13)       1.068   Disp_num<10>
    SLICE_X37Y29.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X37Y29.A4      net (fanout=1)        0.232   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X37Y29.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X33Y34.D4      net (fanout=1)        0.549   U6/XLXN_390<44>
    SLICE_X33Y34.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X33Y34.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X33Y34.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (2.225ns logic, 3.916ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X17Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.080 - 0.066)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y52.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X17Y51.A6      net (fanout=4)        0.112   U6/M2/shift_count<5>
    SLICE_X17Y51.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.068ns logic, 0.112ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X16Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.080 - 0.066)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X16Y52.A6      net (fanout=74)       0.156   U6/M2/state_FSM_FFd2
    SLICE_X16Y52.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.197ns (0.041ns logic, 0.156ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X17Y37.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.AQ      Tcko                  0.100   U6/M2/buffer<24>
                                                       U6/M2/buffer_23
    SLICE_X17Y37.A3      net (fanout=2)        0.136   U6/M2/buffer<23>
    SLICE_X17Y37.CLK     Tah         (-Th)     0.032   U6/M2/buffer<24>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.068ns logic, 0.136ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y3.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y3.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.897|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2173 connections

Design statistics:
   Minimum period:   6.897ns{1}   (Maximum frequency: 144.991MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 18 18:50:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5105 MB



