{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401478540148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401478540150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:35:38 2014 " "Processing started: Fri May 30 16:35:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401478540150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401478540150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401478540151 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1401478540558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/addsub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540625 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part5.v " "Can't analyze file -- file part5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478540629 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part4.v " "Can't analyze file -- file part4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478540633 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part2.v " "Can't analyze file -- file part2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478540637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexD " "Found entity 1: hexD" {  } { { "hexD.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/hexD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2dd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2dD " "Found entity 1: b2dD" {  } { { "b2dD.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/b2dD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540643 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part3.v " "Can't analyze file -- file part3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478540647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermodk.v 1 1 " "Found 1 design units, including 1 entities, in source file countermodk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterModK " "Found entity 1: counterModK" {  } { { "counterModK.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/counterModK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540653 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part1v1.v " "Can't analyze file -- file part1v1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478540657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16bits " "Found entity 1: ram16bits" {  } { { "ram16bits.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/ram16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm16bits4.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm16bits4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm16bits4 " "Found entity 1: ramlpm16bits4" {  } { { "ramlpm16bits4.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/ramlpm16bits4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1port.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom1Port " "Found entity 1: Rom1Port" {  } { { "Rom1Port.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/Rom1Port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478540666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478540666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MClock part1.v(23) " "Verilog HDL Implicit Net warning at part1.v(23): created implicit net for \"MClock\"" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401478540666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PClock part1.v(24) " "Verilog HDL Implicit Net warning at part1.v(24): created implicit net for \"PClock\"" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401478540667 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part1.v(53) " "Verilog HDL Instantiation warning at part1.v(53): instance has no name" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1401478540667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401478540828 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSDen part1.v(12) " "Verilog HDL or VHDL warning at part1.v(12): object \"SSDen\" assigned a value but never read" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401478540829 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 part1.v(31) " "Verilog HDL assignment warning at part1.v(31): truncated value with size 16 to match size of target (9)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1401478540830 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 part1.v(33) " "Verilog HDL assignment warning at part1.v(33): truncated value with size 16 to match size of target (9)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1401478540830 "|part1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part1.v(44) " "Verilog HDL Case Statement warning at part1.v(44): incomplete case statement has no default case item" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1401478540830 "|part1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DIN part1.v(40) " "Verilog HDL Always Construct warning at part1.v(40): inferring latch(es) for variable \"DIN\", which holds its previous value in one or more paths through the always construct" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401478540830 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[0\] part1.v(40) " "Inferred latch for \"DIN\[0\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540832 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[1\] part1.v(40) " "Inferred latch for \"DIN\[1\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540832 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[2\] part1.v(40) " "Inferred latch for \"DIN\[2\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540832 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[3\] part1.v(40) " "Inferred latch for \"DIN\[3\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540832 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[4\] part1.v(40) " "Inferred latch for \"DIN\[4\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540832 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[5\] part1.v(40) " "Inferred latch for \"DIN\[5\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540832 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[6\] part1.v(40) " "Inferred latch for \"DIN\[6\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[7\] part1.v(40) " "Inferred latch for \"DIN\[7\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[8\] part1.v(40) " "Inferred latch for \"DIN\[8\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[9\] part1.v(40) " "Inferred latch for \"DIN\[9\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[10\] part1.v(40) " "Inferred latch for \"DIN\[10\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[11\] part1.v(40) " "Inferred latch for \"DIN\[11\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[12\] part1.v(40) " "Inferred latch for \"DIN\[12\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[13\] part1.v(40) " "Inferred latch for \"DIN\[13\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[14\] part1.v(40) " "Inferred latch for \"DIN\[14\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540833 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[15\] part1.v(40) " "Inferred latch for \"DIN\[15\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478540834 "|part1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "C_new counter_modk " "Node instance \"C_new\" instantiates undefined entity \"counter_modk\"" {  } { { "part1.v" "C_new" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "P0 proc " "Node instance \"P0\" instantiates undefined entity \"proc\"" {  } { { "part1.v" "P0" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "LEDs regn " "Node instance \"LEDs\" instantiates undefined entity \"regn\"" {  } { { "part1.v" "LEDs" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Memory ramlpm " "Node instance \"Memory\" instantiates undefined entity \"ramlpm\"" {  } { { "part1.v" "Memory" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_77 port_n " "Node instance \"comb_77\" instantiates undefined entity \"port_n\"" {  } { { "part1.v" "comb_77" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 53 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H0 hex_ssd " "Node instance \"H0\" instantiates undefined entity \"hex_ssd\"" {  } { { "part1.v" "H0" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H1 hex_ssd " "Node instance \"H1\" instantiates undefined entity \"hex_ssd\"" {  } { { "part1.v" "H1" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 56 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543915 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H2 hex_ssd " "Node instance \"H2\" instantiates undefined entity \"hex_ssd\"" {  } { { "part1.v" "H2" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543915 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H3 hex_ssd " "Node instance \"H3\" instantiates undefined entity \"hex_ssd\"" {  } { { "part1.v" "H3" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478543915 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401478544021 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 30 16:35:44 2014 " "Processing ended: Fri May 30 16:35:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401478544021 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401478544021 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401478544021 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401478544021 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 14 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401478544659 ""}
