*******************************************************************

  Device    [MFG_TEST]

  Author    [leiyang]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of MFG_TEST // pragma PAP_ARC_COLOR="64:64:128"
{
    // The bounding box
    generate ( 20 # 60 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 60]  < 
                             MFG_TEST_SEL_I[0]  @[ ,8],
                             MFG_TEST_SEL_I[1]  @[ ,10],
                             MFG_TEST_SEL_I[2]  @[ ,12],
                             MFG_TEST_SEL_I[3]  @[ ,14],
                             MFG_TEST_SEL_I[4]  @[ ,16],
                             
                             PLL_LDO_I[0]  @[ ,18],
                             PLL_LDO_I[1]  @[ ,20],
                             PLL_LDO_I[2]  @[ ,22],
                             PLL_LDO_I[3]  @[ ,24],
                             PLL_LDO_I[4]  @[ ,26],
                             PLL_LDO_I[5]  @[ ,28],
                             PLL_LDO_I[6]  @[ ,30],
                             PLL_LDO_I[7]  @[ ,32],
                             
                             CLK_USER_I    @[ ,34],
                             CLK_ADC_I     @[ ,36],
                             CLK_MSPI_I    @[ ,38],
                             CLK_BLSHFT_I  @[ ,42],
                             ADC_VREF_I    @[ ,44],
                             DDR_VREF_I    @[ ,46],
                             CMFB_VREF_I   @[ ,48],
                             POR_N_I       @[ ,50]

                           >
              ->  [20, ]   
              ->  [  ,0]  < 

                             CLK_USER_O    @[ ,20],
                             ATP_O         @[ ,40]

                           >
              ->  [ 0, ]    ;

}; // symbol logsym of MFG_TEST

symbol fpsym of MFG_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 5*4 # 10*8 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [  0, 10*8 ]   
              ->  [ 5*4, 10*8 ]
              ->  [ 5*4,  0 ]   
              ->  [  0,  0 ]  ;

    //
    // Free-hanging text and edge
    //
    "MFG_TEST" @ [5*2,5*8];


}; // end of symbol fpsym of MFG_TEST


/*******************************************************************************

  Device    [MFG_TEST]
  
  Author    [Jiang Tao]

  Abstract  [The inner architecture of MFG_TEST]

  Revision History:

********************************************************************************/
floorplan
structure fp_struct of MFG_TEST
{

}; // end of structure fp_struct of MFG_TEST
