// Seed: 496088309
module module_0 (
    output id_0,
    input logic id_1,
    input wire id_2,
    input id_3,
    output logic id_4
);
  assign id_0 = id_1;
  initial begin
    id_0 = 1;
  end
  type_0 id_5 (
      .id_0(id_1),
      .id_1(id_3 < !id_0),
      .id_2(id_2[1'b0]),
      .id_3(1),
      .id_4(1'b0),
      .id_5(),
      .id_6()
  );
endmodule
