
// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Jul 26 2022 11:55:46 CEST (Jul 26 2022 09:55:46 UTC)

// Verification Directory fv/adder 

module half_adder(x, y, s, c);
  input x, y;
  output s, c;
  wire x, y;
  wire s, c;
  HA1D0BWP g23__2398(.A (y), .B (x), .CO (c), .S (s));
endmodule

module full_adder(x, y, c_in, s, c_out);
  input x, y, c_in;
  output s, c_out;
  wire x, y, c_in;
  wire s, c_out;
  FA1D0BWP g61__5107(.A (y), .B (x), .CI (c_in), .CO (c_out), .S (s));
endmodule

module full_adder_1(x, y, c_in, s, c_out);
  input x, y, c_in;
  output s, c_out;
  wire x, y, c_in;
  wire s, c_out;
  FA1D0BWP g61__6260(.A (y), .B (x), .CI (c_in), .CO (c_out), .S (s));
endmodule

module full_adder_2(x, y, c_in, s, c_out);
  input x, y, c_in;
  output s, c_out;
  wire x, y, c_in;
  wire s, c_out;
  FA1D0BWP g61__4319(.A (y), .B (x), .CI (c_in), .CO (c_out), .S (s));
endmodule

module full_adder_3(x, y, c_in, s, c_out);
  input x, y, c_in;
  output s, c_out;
  wire x, y, c_in;
  wire s, c_out;
  XOR3D0BWP g32__8428(.A1 (x), .A2 (y), .A3 (c_in), .Z (s));
endmodule

module adder(input1, input2, sum);
  input [4:0] input1, input2;
  output [4:0] sum;
  wire [4:0] input1, input2;
  wire [4:0] sum;
  wire [4:0] carry;
  wire UNCONNECTED;
  half_adder \generate_N_bit_Adder[0].genblk1.f (input1[0], input2[0],
       sum[0], carry[0]);
  full_adder \generate_N_bit_Adder[1].genblk1.f (input1[1], input2[1],
       carry[0], sum[1], carry[1]);
  full_adder_1 \generate_N_bit_Adder[2].genblk1.f (input1[2],
       input2[2], carry[1], sum[2], carry[2]);
  full_adder_2 \generate_N_bit_Adder[3].genblk1.f (input1[3],
       input2[3], carry[2], sum[3], carry[3]);
  full_adder_3 \generate_N_bit_Adder[4].genblk1.f (input1[4],
       input2[4], carry[3], sum[4], UNCONNECTED);
endmodule

