// Seed: 1447469708
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2
);
  logic id_4;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1
    , id_9,
    input tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    input supply1 id_6,
    input tri0 id_7
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4
  );
  bit id_10;
  always @(posedge id_1) begin : LABEL_0
    id_10 <= id_9;
  end
  logic [7:0][1 : 1] id_11;
  assign id_9 = id_7;
  assign id_4 = (-1'b0);
  assign id_11[-1] = -1;
  assign id_4 = -1;
endmodule
