{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 11:40:23 2018 " "Info: Processing started: Tue Mar 06 11:40:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_Video_Generator -c VGA_Video_Generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_Video_Generator -c VGA_Video_Generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register R\[3\]~reg0 R\[3\]~reg0 380.08 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 380.08 MHz between source register \"R\[3\]~reg0\" and destination register \"R\[3\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R\[3\]~reg0 1 REG LCFF_X2_Y11_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N1; Fanout = 4; REG Node = 'R\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns Selector0~0 2 COMB LCCOMB_X2_Y11_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X2_Y11_N0; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { R[3]~reg0 Selector0~0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns R\[3\]~reg0 3 REG LCFF_X2_Y11_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X2_Y11_N1; Fanout = 4; REG Node = 'R\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector0~0 R[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { R[3]~reg0 Selector0~0 R[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { R[3]~reg0 {} Selector0~0 {} R[3]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns R\[3\]~reg0 3 REG LCFF_X2_Y11_N1 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X2_Y11_N1; Fanout = 4; REG Node = 'R\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl R[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl R[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} R[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.858 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns R\[3\]~reg0 3 REG LCFF_X2_Y11_N1 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X2_Y11_N1; Fanout = 4; REG Node = 'R\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl R[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl R[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} R[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl R[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} R[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { R[3]~reg0 Selector0~0 R[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { R[3]~reg0 {} Selector0~0 {} R[3]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl R[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} R[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { R[3]~reg0 {} } {  } {  } "" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "B\[3\]~reg0 column\[7\] clk 15.791 ns register " "Info: tsu for register \"B\[3\]~reg0\" (data pin = \"column\[7\]\", clock pin = \"clk\") is 15.791 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.686 ns + Longest pin register " "Info: + Longest pin to register delay is 18.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns column\[7\] 1 PIN PIN_M6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M6; Fanout = 4; PIN Node = 'column\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { column[7] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.467 ns) + CELL(0.495 ns) 6.796 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~3 2 COMB LCCOMB_X4_Y11_N10 2 " "Info: 2: + IC(5.467 ns) + CELL(0.495 ns) = 6.796 ns; Loc. = LCCOMB_X4_Y11_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.962 ns" { column[7] lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.876 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~5 3 COMB LCCOMB_X4_Y11_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 6.876 ns; Loc. = LCCOMB_X4_Y11_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.050 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[6\]~7 4 COMB LCCOMB_X4_Y11_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 7.050 ns; Loc. = LCCOMB_X4_Y11_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[6\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.130 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[7\]~9 5 COMB LCCOMB_X4_Y11_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.130 ns; Loc. = LCCOMB_X4_Y11_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[7\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.588 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[8\]~10 6 COMB LCCOMB_X4_Y11_N18 23 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 7.588 ns; Loc. = LCCOMB_X4_Y11_N18; Fanout = 23; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[8\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.178 ns) 8.331 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~59 7 COMB LCCOMB_X5_Y11_N20 2 " "Info: 7: + IC(0.565 ns) + CELL(0.178 ns) = 8.331 ns; Loc. = LCCOMB_X5_Y11_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~59 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.517 ns) 9.657 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~3 8 COMB LCCOMB_X3_Y11_N12 2 " "Info: 8: + IC(0.809 ns) + CELL(0.517 ns) = 9.657 ns; Loc. = LCCOMB_X3_Y11_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~59 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.831 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~5 9 COMB LCCOMB_X3_Y11_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 9.831 ns; Loc. = LCCOMB_X3_Y11_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.911 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[6\]~7 10 COMB LCCOMB_X3_Y11_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.911 ns; Loc. = LCCOMB_X3_Y11_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[6\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.991 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[7\]~9 11 COMB LCCOMB_X3_Y11_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.991 ns; Loc. = LCCOMB_X3_Y11_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[7\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.071 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[8\]~11 12 COMB LCCOMB_X3_Y11_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 10.071 ns; Loc. = LCCOMB_X3_Y11_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[8\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.529 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[9\]~12 13 COMB LCCOMB_X3_Y11_N22 19 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 10.529 ns; Loc. = LCCOMB_X3_Y11_N22; Fanout = 19; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[9\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~12 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.322 ns) 12.011 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[74\]~51 14 COMB LCCOMB_X1_Y12_N18 2 " "Info: 14: + IC(1.160 ns) + CELL(0.322 ns) = 12.011 ns; Loc. = LCCOMB_X1_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[74\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~12 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[74]~51 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.517 ns) 13.397 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~1 15 COMB LCCOMB_X2_Y11_N16 2 " "Info: 15: + IC(0.869 ns) + CELL(0.517 ns) = 13.397 ns; Loc. = LCCOMB_X2_Y11_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[74]~51 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.477 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~3 16 COMB LCCOMB_X2_Y11_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 13.477 ns; Loc. = LCCOMB_X2_Y11_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~1 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.557 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~5 17 COMB LCCOMB_X2_Y11_N20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 13.557 ns; Loc. = LCCOMB_X2_Y11_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.637 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[6\]~7 18 COMB LCCOMB_X2_Y11_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 13.637 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[6\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.717 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[7\]~9 19 COMB LCCOMB_X2_Y11_N24 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 13.717 ns; Loc. = LCCOMB_X2_Y11_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[7\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.797 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[8\]~11 20 COMB LCCOMB_X2_Y11_N26 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 13.797 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[8\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.255 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[9\]~12 21 COMB LCCOMB_X2_Y11_N28 13 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 14.255 ns; Loc. = LCCOMB_X2_Y11_N28; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[9\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~12 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.521 ns) 15.324 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[85\]~275 22 COMB LCCOMB_X3_Y11_N6 1 " "Info: 22: + IC(0.548 ns) + CELL(0.521 ns) = 15.324 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[85\]~275'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~12 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[85]~275 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.517 ns) 16.644 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~5 23 COMB LCCOMB_X1_Y11_N20 1 " "Info: 23: + IC(0.803 ns) + CELL(0.517 ns) = 16.644 ns; Loc. = LCCOMB_X1_Y11_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[85]~275 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.724 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[6\]~7 24 COMB LCCOMB_X1_Y11_N22 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 16.724 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[6\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.804 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[7\]~9 25 COMB LCCOMB_X1_Y11_N24 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 16.804 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[7\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.884 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[8\]~11 26 COMB LCCOMB_X1_Y11_N26 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 16.884 ns; Loc. = LCCOMB_X1_Y11_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[8\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.342 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[9\]~12 27 COMB LCCOMB_X1_Y11_N28 1 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 17.342 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[9\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~12 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.491 ns) 18.123 ns WideOr4~0 28 COMB LCCOMB_X1_Y11_N10 2 " "Info: 28: + IC(0.290 ns) + CELL(0.491 ns) = 18.123 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 2; COMB Node = 'WideOr4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~12 WideOr4~0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 18.590 ns B\[3\]~reg0feeder 29 COMB LCCOMB_X1_Y11_N12 1 " "Info: 29: + IC(0.289 ns) + CELL(0.178 ns) = 18.590 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 1; COMB Node = 'B\[3\]~reg0feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { WideOr4~0 B[3]~reg0feeder } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 18.686 ns B\[3\]~reg0 30 REG LCFF_X1_Y11_N13 2 " "Info: 30: + IC(0.000 ns) + CELL(0.096 ns) = 18.686 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 2; REG Node = 'B\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { B[3]~reg0feeder B[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.886 ns ( 42.20 % ) " "Info: Total cell delay = 7.886 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.800 ns ( 57.80 % ) " "Info: Total interconnect delay = 10.800 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.686 ns" { column[7] lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~59 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~12 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[74]~51 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~1 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~12 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[85]~275 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~12 WideOr4~0 B[3]~reg0feeder B[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.686 ns" { column[7] {} column[7]~combout {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~3 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~5 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~7 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~59 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~3 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~5 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~7 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~11 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~12 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[74]~51 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~1 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~3 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~5 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~7 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~11 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~12 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[85]~275 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~5 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~7 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~11 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~12 {} WideOr4~0 {} B[3]~reg0feeder {} B[3]~reg0 {} } { 0.000ns 0.000ns 5.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.565ns 0.809ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.160ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.548ns 0.803ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.289ns 0.000ns } { 0.000ns 0.834ns 0.495ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns B\[3\]~reg0 3 REG LCFF_X1_Y11_N13 2 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 2; REG Node = 'B\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl B[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl B[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} B[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.686 ns" { column[7] lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~59 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~12 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[74]~51 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~1 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~3 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~12 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[85]~275 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~5 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~7 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~11 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~12 WideOr4~0 B[3]~reg0feeder B[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.686 ns" { column[7] {} column[7]~combout {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~3 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~5 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~7 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~59 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~3 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~5 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~7 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~11 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~12 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[74]~51 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~1 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~3 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~5 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~7 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~11 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~12 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[85]~275 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~5 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~7 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~11 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~12 {} WideOr4~0 {} B[3]~reg0feeder {} B[3]~reg0 {} } { 0.000ns 0.000ns 5.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.565ns 0.809ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.160ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.548ns 0.803ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.289ns 0.000ns } { 0.000ns 0.834ns 0.495ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.491ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl B[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} B[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk G\[3\] G\[3\]~reg0 7.185 ns register " "Info: tco from clock \"clk\" to destination pin \"G\[3\]\" through register \"G\[3\]~reg0\" is 7.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns G\[3\]~reg0 3 REG LCFF_X4_Y11_N1 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X4_Y11_N1; Fanout = 4; REG Node = 'G\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl G[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl G[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} G[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.047 ns + Longest register pin " "Info: + Longest register to pin delay is 4.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns G\[3\]~reg0 1 REG LCFF_X4_Y11_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y11_N1; Fanout = 4; REG Node = 'G\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { G[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(2.840 ns) 4.047 ns G\[3\] 2 PIN PIN_R1 0 " "Info: 2: + IC(1.207 ns) + CELL(2.840 ns) = 4.047 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'G\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { G[3]~reg0 G[3] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 70.18 % ) " "Info: Total cell delay = 2.840 ns ( 70.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 29.82 % ) " "Info: Total interconnect delay = 1.207 ns ( 29.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { G[3]~reg0 G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { G[3]~reg0 {} G[3] {} } { 0.000ns 1.207ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl G[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} G[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { G[3]~reg0 G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { G[3]~reg0 {} G[3] {} } { 0.000ns 1.207ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "G\[3\]~reg0 column\[10\] clk -4.440 ns register " "Info: th for register \"G\[3\]~reg0\" (data pin = \"column\[10\]\", clock pin = \"clk\") is -4.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns G\[3\]~reg0 3 REG LCFF_X4_Y11_N1 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X4_Y11_N1; Fanout = 4; REG Node = 'G\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl G[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl G[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} G[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.587 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns column\[10\] 1 PIN PIN_P1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P1; Fanout = 3; PIN Node = 'column\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { column[10] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.117 ns) + CELL(0.495 ns) 6.476 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[7\]~9 2 COMB LCCOMB_X4_Y11_N16 1 " "Info: 2: + IC(5.117 ns) + CELL(0.495 ns) = 6.476 ns; Loc. = LCCOMB_X4_Y11_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[7\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { column[10] lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.934 ns lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[8\]~10 3 COMB LCCOMB_X4_Y11_N18 23 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 6.934 ns; Loc. = LCCOMB_X4_Y11_N18; Fanout = 23; COMB Node = 'lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[8\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.178 ns) 7.491 ns Selector3~0 4 COMB LCCOMB_X4_Y11_N0 1 " "Info: 4: + IC(0.379 ns) + CELL(0.178 ns) = 7.491 ns; Loc. = LCCOMB_X4_Y11_N0; Fanout = 1; COMB Node = 'Selector3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 Selector3~0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.587 ns G\[3\]~reg0 5 REG LCFF_X4_Y11_N1 4 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 7.587 ns; Loc. = LCFF_X4_Y11_N1; Fanout = 4; REG Node = 'G\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector3~0 G[3]~reg0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 27.56 % ) " "Info: Total cell delay = 2.091 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.496 ns ( 72.44 % ) " "Info: Total interconnect delay = 5.496 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.587 ns" { column[10] lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 Selector3~0 G[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.587 ns" { column[10] {} column[10]~combout {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 {} Selector3~0 {} G[3]~reg0 {} } { 0.000ns 0.000ns 5.117ns 0.000ns 0.379ns 0.000ns } { 0.000ns 0.864ns 0.495ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl G[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} G[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.587 ns" { column[10] lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 Selector3~0 G[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.587 ns" { column[10] {} column[10]~combout {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~9 {} lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~10 {} Selector3~0 {} G[3]~reg0 {} } { 0.000ns 0.000ns 5.117ns 0.000ns 0.379ns 0.000ns } { 0.000ns 0.864ns 0.495ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 06 11:40:24 2018 " "Info: Processing ended: Tue Mar 06 11:40:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
