<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="ConstraintSystem" num="119" delta="old" >Constraint <arg fmt="%s" index="1">&lt;NET &quot;Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/sreg&lt;0&gt;&quot; HBLKNM = &quot;SYNC_REG&quot;&gt;</arg>: This constraint cannot be distributed from the design objects matching &apos;<arg fmt="%s" index="2">NET: UniqueName: /VmodCAM_Ref/EXPANDED/Inst_SysCon\/SYNC_SW\/gen_bits[7].gen_bit\/sreg&lt;0&gt;</arg>&apos; because those design objects do not contain or drive any instances of the correct type.
</msg>

<msg type="warning" file="ConstraintSystem" num="119" delta="old" >Constraint <arg fmt="%s" index="1">&lt;NET &quot;Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/sreg&lt;1&gt;&quot; HBLKNM = &quot;SYNC_REG&quot;&gt;</arg>: This constraint cannot be distributed from the design objects matching &apos;<arg fmt="%s" index="2">NET: UniqueName: /VmodCAM_Ref/EXPANDED/Inst_SysCon\/SYNC_SW\/gen_bits[7].gen_bit\/sreg&lt;1&gt;</arg>&apos; because those design objects do not contain or drive any instances of the correct type.
</msg>

<msg type="warning" file="ConstraintSystem" num="119" delta="old" >Constraint <arg fmt="%s" index="1">&lt;NET &quot;Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg&lt;1&gt;&quot; HBLKNM = &quot;SYNC_REG&quot;&gt;</arg>: This constraint cannot be distributed from the design objects matching &apos;<arg fmt="%s" index="2">NET: UniqueName: /VmodCAM_Ref/EXPANDED/Inst_SysCon\/MODE_SYNC\/gen_bits[7].gen_bit\/sreg&lt;1&gt;</arg>&apos; because those design objects do not contain or drive any instances of the correct type.
</msg>

<msg type="warning" file="ConstraintSystem" num="119" delta="old" >Constraint <arg fmt="%s" index="1">&lt;NET &quot;Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg&lt;0&gt;&quot; HBLKNM = &quot;SYNC_REG&quot;&gt;</arg>: This constraint cannot be distributed from the design objects matching &apos;<arg fmt="%s" index="2">NET: UniqueName: /VmodCAM_Ref/EXPANDED/Inst_SysCon\/MODE_SYNC\/gen_bits[7].gen_bit\/sreg&lt;0&gt;</arg>&apos; because those design objects do not contain or drive any instances of the correct type.
</msg>

<msg type="info" file="ConstraintSystem" num="178" delta="old" ><arg fmt="%s" index="1">TNM</arg> &apos;<arg fmt="%s" index="2">i_clk</arg>&apos;, used in period specification &apos;<arg fmt="%s" index="3">TS_i_clk</arg>&apos;, was traced into <arg fmt="%s" index="4">DCM_CLKGEN</arg> instance <arg fmt="%s" index="5">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</arg>. The following new TNM groups and period specifications were generated at the <arg fmt="%s" index="6">DCM_CLKGEN</arg> output(s): 
<arg fmt="%s" index="7">CLKFX</arg>: <arg fmt="%s" index="8">&lt;TIMESPEC TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_i_clk * 1.08 HIGH 50%&gt;</arg>
</msg>

<msg type="info" file="ConstraintSystem" num="178" delta="old" ><arg fmt="%s" index="1">TNM</arg> &apos;<arg fmt="%s" index="2">Inst_SysCon_Inst_dcm_recfg_clkfx</arg>&apos;, used in period specification &apos;<arg fmt="%s" index="3">TS_Inst_SysCon_Inst_dcm_recfg_clkfx</arg>&apos;, was traced into <arg fmt="%s" index="4">PLL_ADV</arg> instance <arg fmt="%s" index="5">PLL_ADV</arg>. The following new TNM groups and period specifications were generated at the <arg fmt="%s" index="6">PLL_ADV</arg> output(s): 
<arg fmt="%s" index="7">CLKOUT3</arg>: <arg fmt="%s" index="8">&lt;TIMESPEC TS_Inst_SysCon_pllout_x2 = PERIOD &quot;Inst_SysCon_pllout_x2&quot; TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%&gt;</arg>
</msg>

<msg type="info" file="ConstraintSystem" num="178" delta="old" ><arg fmt="%s" index="1">TNM</arg> &apos;<arg fmt="%s" index="2">Inst_SysCon_Inst_dcm_recfg_clkfx</arg>&apos;, used in period specification &apos;<arg fmt="%s" index="3">TS_Inst_SysCon_Inst_dcm_recfg_clkfx</arg>&apos;, was traced into <arg fmt="%s" index="4">PLL_ADV</arg> instance <arg fmt="%s" index="5">PLL_ADV</arg>. The following new TNM groups and period specifications were generated at the <arg fmt="%s" index="6">PLL_ADV</arg> output(s): 
<arg fmt="%s" index="7">CLKOUT0</arg>: <arg fmt="%s" index="8">&lt;TIMESPEC TS_Inst_SysCon_pllout_xs = PERIOD &quot;Inst_SysCon_pllout_xs&quot; TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%&gt;</arg>
</msg>

<msg type="info" file="ConstraintSystem" num="178" delta="old" ><arg fmt="%s" index="1">TNM</arg> &apos;<arg fmt="%s" index="2">Inst_SysCon_Inst_dcm_recfg_clkfx</arg>&apos;, used in period specification &apos;<arg fmt="%s" index="3">TS_Inst_SysCon_Inst_dcm_recfg_clkfx</arg>&apos;, was traced into <arg fmt="%s" index="4">PLL_ADV</arg> instance <arg fmt="%s" index="5">PLL_ADV</arg>. The following new TNM groups and period specifications were generated at the <arg fmt="%s" index="6">PLL_ADV</arg> output(s): 
<arg fmt="%s" index="7">CLKOUT2</arg>: <arg fmt="%s" index="8">&lt;TIMESPEC TS_Inst_SysCon_pllout_x1 = PERIOD &quot;Inst_SysCon_pllout_x1&quot; TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%&gt;</arg>
</msg>

<msg type="warning" file="NgdBuild" num="1212" delta="old" >User specified non-default attribute value (<arg fmt="%s" index="1">10.0</arg>) was detected for the <arg fmt="%s" index="2">CLKIN_PERIOD</arg> attribute on <arg fmt="%s" index="3">DCM</arg> &quot;<arg fmt="%s" index="4">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</arg>&quot;.  This does not match the PERIOD constraint value (<arg fmt="%s" index="5">99.99 MHz.</arg>).  The uncertainty calculation will use the non-default attribute value.  This could result in incorrect uncertainty calculated for <arg fmt="%s" index="6">DCM</arg> output clocks.
</msg>

<msg type="info" file="NgdBuild" num="1222" delta="old" >Setting <arg fmt="%s" index="1">CLKIN_PERIOD</arg> attribute associated with <arg fmt="%s" index="2">DCM</arg> instance <arg fmt="%s" index="3">Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst</arg> to <arg fmt="%s" index="4">10.001000</arg> ns based on the period specification (<arg fmt="%s" index="5">&lt;TIMESPEC TS_i_clk = PERIOD &quot;i_clk&quot; 99.99 MHz HIGH 50 %;&gt; [src/atlys_vmodcam.ucf(44)]</arg>).
</msg>

<msg type="warning" file="NgdBuild" num="1440" delta="old" >User specified non-default attribute value (<arg fmt="%s" index="1">13.468</arg>) was detected for the <arg fmt="%s" index="2">CLKIN1_PERIOD</arg> attribute on <arg fmt="%s" index="3">PLL</arg> &quot;<arg fmt="%s" index="4">PLL_ADV</arg>&quot;.  This does not match the PERIOD constraint value (<arg fmt="%s" index="5">107.9892 MHz.</arg>).  The uncertainty calculation will use the PERIOD constraint value.  This could result in incorrect uncertainty calculated for <arg fmt="%s" index="6">PLL</arg> output clocks.
</msg>

<msg type="warning" file="NgdBuild" num="1440" delta="old" >User specified non-default attribute value (<arg fmt="%s" index="1">13.468</arg>) was detected for the <arg fmt="%s" index="2">CLKIN1_PERIOD</arg> attribute on <arg fmt="%s" index="3">PLL</arg> &quot;<arg fmt="%s" index="4">PLL_ADV</arg>&quot;.  This does not match the PERIOD constraint value (<arg fmt="%s" index="5">99.99 MHz.</arg>).  The uncertainty calculation will use the PERIOD constraint value.  This could result in incorrect uncertainty calculated for <arg fmt="%s" index="6">PLL</arg> output clocks.
</msg>

<msg type="warning" file="NgdBuild" num="478" delta="old" >clock net <arg fmt="%s" index="1">Inst_SysCon/mcb_drp_clk</arg> with clock driver <arg fmt="%s" index="2">Inst_SysCon/BUFG_inst3</arg> drives no clock pins
</msg>

<msg type="warning" file="NgdBuild" num="470" delta="old" ><arg fmt="%s" index="1">bidirect</arg> pad net &apos;<arg fmt="%s" index="2">TMDS_TX_SCL</arg>&apos; has no legal driver
</msg>

<msg type="warning" file="NgdBuild" num="470" delta="old" ><arg fmt="%s" index="1">bidirect</arg> pad net &apos;<arg fmt="%s" index="2">TMDS_TX_SDA</arg>&apos; has no legal driver
</msg>

</messages>

