// Seed: 360647438
module module_0 (
    output tri1 id_0
    , id_20,
    input tri1 id_1,
    output wand id_2,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    input wire id_6,
    output wor id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    input tri1 id_13,
    output tri id_14,
    input supply1 id_15,
    output wor id_16,
    input supply0 id_17,
    output wand id_18
);
  logic id_21;
  ;
  assign id_7 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    output uwire id_9
    , id_18,
    output supply0 id_10,
    input wire id_11,
    input tri id_12,
    input supply1 id_13,
    output uwire id_14,
    output wire id_15,
    input tri id_16
);
  assign id_8 = 1 && -1'h0;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_10,
      id_4,
      id_13,
      id_13,
      id_4,
      id_10,
      id_11,
      id_5,
      id_5,
      id_4,
      id_6,
      id_12,
      id_10,
      id_11,
      id_9,
      id_1,
      id_8
  );
endmodule
