


                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
#!/bin/tcsh -f
# =============================================================================
# Blackbox Design RTL Analysis and Synthesis Script for 45nm CMOS
# =============================================================================
# Description: This script performs RTL analysis, synthesis, and power 
#              analysis for the Blackbox design using 45nm CMOS technology
# Author: Neuromorphic Accelerator Team
# Technology: 45nm CMOS Process
# =============================================================================
# Load shared configuration
source config.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: results/temp_results_20251125_183846
Configuration loaded successfully
  Design: system_top_with_cpu
  Technology: 45nm CMOS
  Cores: 8
  Results directory: results/temp_results_20251125_183846
# -----------------------------------------------------------------------------
# Configuration and Setup
# -----------------------------------------------------------------------------
puts "========== Starting RTL Analysis and Synthesis =========="
========== Starting RTL Analysis and Synthesis ==========
puts "Technology: 45nm CMOS"
Technology: 45nm CMOS
puts "Design: Blackbox Neuromorphic Accelerator"
Design: Blackbox Neuromorphic Accelerator
# Configure mismatch handling
set_current_mismatch_config auto_fix
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
# Set host options for parallel processing
set_host_options -max_cores $CORES
1
puts "Using $CORES cores for parallel processing"
Using 8 cores for parallel processing
# Application options
set_app_options -list {plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
# -----------------------------------------------------------------------------
# Library Setup
# -----------------------------------------------------------------------------
puts "========== Setting up 45nm CMOS Libraries =========="
========== Setting up 45nm CMOS Libraries ==========
# Search paths for libraries and source files
set search_path $SEARCH_PATHS
* ./ /tech/45nm/libs/NangateOpenCellLibrary.ndm
# Create design library with 45nm CMOS reference libraries
create_lib $LIB_NAME \
    -ref_libs "$REF_LIBS" \
    -technology $TECH_TF
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Information: Loading technology file '/tech/45nm/cltrls/saed32nm_1p9m_mw.tf' (FILE-007)
Information: The fusion_lib NangateOpenCellLibrary needs a refresh. 8 file(s) have modified timestamps. (FLIB-11)
{LIB}
puts "45nm CMOS libraries loaded successfully"
45nm CMOS libraries loaded successfully
# -----------------------------------------------------------------------------
# Design Analysis and Elaboration
# -----------------------------------------------------------------------------
puts "========== Analyzing and Elaborating Design =========="
========== Analyzing and Elaborating Design ==========
# Analyze RTL source files
analyze -f sv -vcs "-f $FILELIST"
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f system_top_src.f
Error: File '../cpu/fpu/Priority' cannot be found using search_path of: '* ./ /tech/45nm/libs/NangateOpenCellLibrary.ndm'. (FILE-002)
Error: File 'Encoder.v' cannot be found using search_path of: '* ./ /tech/45nm/libs/NangateOpenCellLibrary.ndm'. (FILE-002)
Compiling source file ../cpu/system_top.v
Opening include file ../cpu/noc/router.v
Opening include file ../cpu/noc/input_module.v
Opening include file ../cpu/noc/input_router.v
Opening include file ../cpu/noc/virtual_channel.v
Opening include file ../cpu/noc/rr_arbiter.v
Opening include file ../cpu/noc/output_module.v
Opening include file ../cpu/noc/network_interface.v
Opening include file ../cpu/noc/async_fifo.v
Opening include file ../cpu/neuron_bank/neuron_bank.v
Opening include file ../cpu/neuron_bank/neuron_core.v
Opening include file ../cpu/fpu/Addition-Subtraction.v
Opening include file ../cpu/fpu/Priority Encoder.v
Warning:  ../cpu/fpu/Addition-Subtraction.v:45: the undeclared symbol 'exp_a' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../cpu/fpu/Addition-Subtraction.v:46: the undeclared symbol 'exp_b' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../cpu/fpu/Addition-Subtraction.v:69: the undeclared symbol 'perform' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file ../cpu/fpu/Multiplication.v
Opening include file ../cpu/neuron_bank/rng.v
Opening include file ../cpu/instruction_memory/instruction_memory.v
Compiling source file ../cpu/noc/router.v
Opening include file noc/input_module.v
Error:  ../cpu/noc/router.v:3: Unable to open file `noc/input_module.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Presto analyze failed 
Elapsed = 00:00:00.04, CPU = 00:00:00.03
0
# Elaborate the design
elaborate $DESIGN_NAME
Error: In elaborate -hdl_library WORK: Module 'system_top_with_cpu' cannot be found for elaboration. (ELAB-357)
Elapsed = 00:00:00.05, CPU = 00:00:00.05
0
set_top_module $TOP_MODULE
Error: Current block is not defined. (DES-001)
Error: Current block is not defined. (DES-001)
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Error: 0
      	Use error_info for more info. (CMD-013)
Information: script '/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/rtla.tcl'
            	stopped at line 57 due to error. (CMD-081)
Extended error info:
0
    while executing
"set_top_module $TOP_MODULE"
    (file "/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/rtla.tcl" line 57)
 -- End Extended Error Info
rtl_shell>  exit
Maximum memory usage for this session: 376.21 MB
CPU usage for this session:      8 seconds (  0.00 hours)
Elapsed time for this session:   1150 seconds (  0.32 hours)
Thank you for using RTL Architect.
