module ProgCtr_tb;
    logic       Reset,
                Clk,
                BranchRel;
    logic [7:0] Target;
    wire  [7:0] PC;

    ProgCtr pc (
        .Reset,
        .Clk,
        .BranchRel,
        .Target,
        .PC
    );

    initial begin
	$display("testing . . .");

	Reset = 1;
	#10ns
	Reset = 0;
	BranchRel = 0;
	#50ns
	BranchRel = 1;
	Target = 'd5;
	
    end

    always begin   // clock period = 10 Verilog time units
        #5ns  Clk = 'b1;
        #5ns  Clk = 'b0;
    end

endmodule