# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Module_12.ip_user_files/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_proc_sys_reset_0_0/sim/Reaction_Time_Averager_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
