

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Mon Jan 24 01:56:49 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        mk1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     26|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|      7|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      7|     71|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_98_p2          |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_92_p2         |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |bus_res_blk_n_W          |   9|          2|    1|          2|
    |i_1_fu_50                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_50                |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|m_axi_bus_res_AWVALID   |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWREADY   |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWADDR    |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWID      |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWLEN     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWSIZE    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWBURST   |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWLOCK    |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWCACHE   |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWPROT    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWQOS     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWREGION  |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWUSER    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WVALID    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WREADY    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WDATA     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WSTRB     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WLAST     |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WID       |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WUSER     |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARVALID   |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARREADY   |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARADDR    |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARID      |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARLEN     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARSIZE    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARBURST   |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARLOCK    |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARCACHE   |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARPROT    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARQOS     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARREGION  |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARUSER    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RVALID    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RREADY    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RDATA     |   in|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RLAST     |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RID       |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RUSER     |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RRESP     |   in|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BVALID    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BREADY    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BRESP     |   in|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BID       |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BUSER     |   in|    1|       m_axi|                                 bus_res|       pointer|
|sext_ln21               |   in|   30|     ap_none|                               sext_ln21|        scalar|
|bitcast_ln23            |   in|   32|     ap_none|                            bitcast_ln23|        scalar|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

