
L476_LoPoSo_LEDBlink_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e48  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08002fd0  08002fd0  00003fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003104  08003104  00005034  2**0
                  CONTENTS
  4 .ARM          00000000  08003104  08003104  00005034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003104  08003104  00005034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003104  08003104  00004104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003108  08003108  00004108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  0800310c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  20000034  08003140  00005034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  08003140  00005084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e6b  00000000  00000000  00005064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b29  00000000  00000000  0000cecf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000960  00000000  00000000  0000e9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006d8  00000000  00000000  0000f358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fe8b  00000000  00000000  0000fa30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007269  00000000  00000000  0002f8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b071a  00000000  00000000  00036b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000e723e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002520  00000000  00000000  000e72c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000e97e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000034 	.word	0x20000034
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002fb8 	.word	0x08002fb8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000038 	.word	0x20000038
 80001c4:	08002fb8 	.word	0x08002fb8

080001c8 <LL_GPIO_SetOutputPin>:
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	683a      	ldr	r2, [r7, #0]
 80001d6:	619a      	str	r2, [r3, #24]
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr

080001e4 <LL_GPIO_ResetOutputPin>:
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	6039      	str	r1, [r7, #0]
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	683a      	ldr	r2, [r7, #0]
 80001f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fe:	4770      	bx	lr

08000200 <nRF24_CE_L>:
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
 8000204:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800020c:	f7ff ffea 	bl	80001e4 <LL_GPIO_ResetOutputPin>
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}

08000214 <nRF24_CE_H>:
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
 8000218:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800021c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000220:	f7ff ffd2 	bl	80001c8 <LL_GPIO_SetOutputPin>
 8000224:	bf00      	nop
 8000226:	bd80      	pop	{r7, pc}

08000228 <Delay_ms>:
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6878      	ldr	r0, [r7, #4]
 8000232:	f002 fe5d 	bl	8002ef0 <LL_mDelay>
 8000236:	bf00      	nop
 8000238:	3708      	adds	r7, #8
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
	...

08000240 <nRF24_TransmitPacket>:
 8000240:	b580      	push	{r7, lr}
 8000242:	b084      	sub	sp, #16
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
 8000248:	460b      	mov	r3, r1
 800024a:	70fb      	strb	r3, [r7, #3]
 800024c:	4b21      	ldr	r3, [pc, #132]	@ (80002d4 <nRF24_TransmitPacket+0x94>)
 800024e:	60bb      	str	r3, [r7, #8]
 8000250:	f7ff ffd6 	bl	8000200 <nRF24_CE_L>
 8000254:	78fb      	ldrb	r3, [r7, #3]
 8000256:	4619      	mov	r1, r3
 8000258:	6878      	ldr	r0, [r7, #4]
 800025a:	f001 ffdd 	bl	8002218 <nRF24_WritePayload>
 800025e:	f7ff ffd9 	bl	8000214 <nRF24_CE_H>
 8000262:	f001 ffac 	bl	80021be <nRF24_GetStatus>
 8000266:	4603      	mov	r3, r0
 8000268:	73fb      	strb	r3, [r7, #15]
 800026a:	7bfb      	ldrb	r3, [r7, #15]
 800026c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000270:	2b00      	cmp	r3, #0
 8000272:	d105      	bne.n	8000280 <nRF24_TransmitPacket+0x40>
 8000274:	68bb      	ldr	r3, [r7, #8]
 8000276:	1e5a      	subs	r2, r3, #1
 8000278:	60ba      	str	r2, [r7, #8]
 800027a:	2b00      	cmp	r3, #0
 800027c:	d1f1      	bne.n	8000262 <nRF24_TransmitPacket+0x22>
 800027e:	e000      	b.n	8000282 <nRF24_TransmitPacket+0x42>
 8000280:	bf00      	nop
 8000282:	f7ff ffbd 	bl	8000200 <nRF24_CE_L>
 8000286:	68bb      	ldr	r3, [r7, #8]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d101      	bne.n	8000290 <nRF24_TransmitPacket+0x50>
 800028c:	2302      	movs	r3, #2
 800028e:	e01c      	b.n	80002ca <nRF24_TransmitPacket+0x8a>
 8000290:	4811      	ldr	r0, [pc, #68]	@ (80002d8 <nRF24_TransmitPacket+0x98>)
 8000292:	f002 f94d 	bl	8002530 <UART_SendStr>
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	4618      	mov	r0, r3
 800029a:	f002 f98d 	bl	80025b8 <UART_SendHex8>
 800029e:	480f      	ldr	r0, [pc, #60]	@ (80002dc <nRF24_TransmitPacket+0x9c>)
 80002a0:	f002 f946 	bl	8002530 <UART_SendStr>
 80002a4:	f001 ffa3 	bl	80021ee <nRF24_ClearIRQFlags>
 80002a8:	7bfb      	ldrb	r3, [r7, #15]
 80002aa:	f003 0310 	and.w	r3, r3, #16
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <nRF24_TransmitPacket+0x76>
 80002b2:	2303      	movs	r3, #3
 80002b4:	e009      	b.n	80002ca <nRF24_TransmitPacket+0x8a>
 80002b6:	7bfb      	ldrb	r3, [r7, #15]
 80002b8:	f003 0320 	and.w	r3, r3, #32
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <nRF24_TransmitPacket+0x84>
 80002c0:	2301      	movs	r3, #1
 80002c2:	e002      	b.n	80002ca <nRF24_TransmitPacket+0x8a>
 80002c4:	f001 ff83 	bl	80021ce <nRF24_FlushTX>
 80002c8:	2300      	movs	r3, #0
 80002ca:	4618      	mov	r0, r3
 80002cc:	3710      	adds	r7, #16
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	000fffff 	.word	0x000fffff
 80002d8:	08002fd0 	.word	0x08002fd0
 80002dc:	08002fd4 	.word	0x08002fd4

080002e0 <Init_Transceiver>:
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	f001 fd62 	bl	8001dae <nRF24_Init>
 80002ea:	f001 ff80 	bl	80021ee <nRF24_ClearIRQFlags>
 80002ee:	2000      	movs	r0, #0
 80002f0:	f001 fdd8 	bl	8001ea4 <nRF24_SetPowerMode>
 80002f4:	2001      	movs	r0, #1
 80002f6:	f7ff ff97 	bl	8000228 <Delay_ms>
 80002fa:	f001 fda5 	bl	8001e48 <nRF24_Check>
 80002fe:	4603      	mov	r3, r0
 8000300:	71fb      	strb	r3, [r7, #7]
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	2b01      	cmp	r3, #1
 8000306:	d103      	bne.n	8000310 <Init_Transceiver+0x30>
 8000308:	4805      	ldr	r0, [pc, #20]	@ (8000320 <Init_Transceiver+0x40>)
 800030a:	f002 f911 	bl	8002530 <UART_SendStr>
 800030e:	e002      	b.n	8000316 <Init_Transceiver+0x36>
 8000310:	4804      	ldr	r0, [pc, #16]	@ (8000324 <Init_Transceiver+0x44>)
 8000312:	f002 f90d 	bl	8002530 <UART_SendStr>
 8000316:	bf00      	nop
 8000318:	3708      	adds	r7, #8
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	08002fd8 	.word	0x08002fd8
 8000324:	08003000 	.word	0x08003000

08000328 <Config_RF_channel>:
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	71fb      	strb	r3, [r7, #7]
 8000332:	460b      	mov	r3, r1
 8000334:	71bb      	strb	r3, [r7, #6]
 8000336:	4613      	mov	r3, r2
 8000338:	717b      	strb	r3, [r7, #5]
 800033a:	79fb      	ldrb	r3, [r7, #7]
 800033c:	4618      	mov	r0, r3
 800033e:	f001 fe12 	bl	8001f66 <nRF24_SetRFChannel>
 8000342:	79bb      	ldrb	r3, [r7, #6]
 8000344:	4618      	mov	r0, r3
 8000346:	f001 feae 	bl	80020a6 <nRF24_SetDataRate>
 800034a:	797b      	ldrb	r3, [r7, #5]
 800034c:	4618      	mov	r0, r3
 800034e:	f001 fe8d 	bl	800206c <nRF24_SetTXPower>
 8000352:	bf00      	nop
 8000354:	3708      	adds	r7, #8
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}

0800035a <Config_CRC>:
 800035a:	b580      	push	{r7, lr}
 800035c:	b084      	sub	sp, #16
 800035e:	af00      	add	r7, sp, #0
 8000360:	4603      	mov	r3, r0
 8000362:	460a      	mov	r2, r1
 8000364:	71fb      	strb	r3, [r7, #7]
 8000366:	4613      	mov	r3, r2
 8000368:	71bb      	strb	r3, [r7, #6]
 800036a:	2300      	movs	r3, #0
 800036c:	73fb      	strb	r3, [r7, #15]
 800036e:	79fb      	ldrb	r3, [r7, #7]
 8000370:	2b01      	cmp	r3, #1
 8000372:	d107      	bne.n	8000384 <Config_CRC+0x2a>
 8000374:	79bb      	ldrb	r3, [r7, #6]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d102      	bne.n	8000380 <Config_CRC+0x26>
 800037a:	2308      	movs	r3, #8
 800037c:	73fb      	strb	r3, [r7, #15]
 800037e:	e001      	b.n	8000384 <Config_CRC+0x2a>
 8000380:	230c      	movs	r3, #12
 8000382:	73fb      	strb	r3, [r7, #15]
 8000384:	7bfb      	ldrb	r3, [r7, #15]
 8000386:	4618      	mov	r0, r3
 8000388:	f001 fdcc 	bl	8001f24 <nRF24_SetCRCScheme>
 800038c:	bf00      	nop
 800038e:	3710      	adds	r7, #16
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}

08000394 <Config_PTX_adress>:
 8000394:	b590      	push	{r4, r7, lr}
 8000396:	b089      	sub	sp, #36	@ 0x24
 8000398:	af00      	add	r7, sp, #0
 800039a:	4604      	mov	r4, r0
 800039c:	4608      	mov	r0, r1
 800039e:	4611      	mov	r1, r2
 80003a0:	461a      	mov	r2, r3
 80003a2:	4623      	mov	r3, r4
 80003a4:	71fb      	strb	r3, [r7, #7]
 80003a6:	4603      	mov	r3, r0
 80003a8:	71bb      	strb	r3, [r7, #6]
 80003aa:	460b      	mov	r3, r1
 80003ac:	717b      	strb	r3, [r7, #5]
 80003ae:	4613      	mov	r3, r2
 80003b0:	713b      	strb	r3, [r7, #4]
 80003b2:	79fb      	ldrb	r3, [r7, #7]
 80003b4:	2b02      	cmp	r3, #2
 80003b6:	bf94      	ite	ls
 80003b8:	2301      	movls	r3, #1
 80003ba:	2300      	movhi	r3, #0
 80003bc:	b2da      	uxtb	r2, r3
 80003be:	79fb      	ldrb	r3, [r7, #7]
 80003c0:	2b05      	cmp	r3, #5
 80003c2:	bf8c      	ite	hi
 80003c4:	2301      	movhi	r3, #1
 80003c6:	2300      	movls	r3, #0
 80003c8:	b2db      	uxtb	r3, r3
 80003ca:	4313      	orrs	r3, r2
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d003      	beq.n	80003da <Config_PTX_adress+0x46>
 80003d2:	2005      	movs	r0, #5
 80003d4:	f001 fdf0 	bl	8001fb8 <nRF24_SetAddrWidth>
 80003d8:	e003      	b.n	80003e2 <Config_PTX_adress+0x4e>
 80003da:	79fb      	ldrb	r3, [r7, #7]
 80003dc:	4618      	mov	r0, r3
 80003de:	f001 fdeb 	bl	8001fb8 <nRF24_SetAddrWidth>
 80003e2:	4b83      	ldr	r3, [pc, #524]	@ (80005f0 <Config_PTX_adress+0x25c>)
 80003e4:	781a      	ldrb	r2, [r3, #0]
 80003e6:	793b      	ldrb	r3, [r7, #4]
 80003e8:	4619      	mov	r1, r3
 80003ea:	2000      	movs	r0, #0
 80003ec:	f001 fe76 	bl	80020dc <nRF24_SetRXPipe>
 80003f0:	2003      	movs	r0, #3
 80003f2:	f001 fcbc 	bl	8001d6e <ReadReg>
 80003f6:	4603      	mov	r3, r0
 80003f8:	77fb      	strb	r3, [r7, #31]
 80003fa:	793b      	ldrb	r3, [r7, #4]
 80003fc:	2b01      	cmp	r3, #1
 80003fe:	f040 8089 	bne.w	8000514 <Config_PTX_adress+0x180>
 8000402:	79bb      	ldrb	r3, [r7, #6]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d160      	bne.n	80004ca <Config_PTX_adress+0x136>
 8000408:	797b      	ldrb	r3, [r7, #5]
 800040a:	2b05      	cmp	r3, #5
 800040c:	d850      	bhi.n	80004b0 <Config_PTX_adress+0x11c>
 800040e:	a201      	add	r2, pc, #4	@ (adr r2, 8000414 <Config_PTX_adress+0x80>)
 8000410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000414:	0800042d 	.word	0x0800042d
 8000418:	08000443 	.word	0x08000443
 800041c:	08000459 	.word	0x08000459
 8000420:	0800046f 	.word	0x0800046f
 8000424:	08000485 	.word	0x08000485
 8000428:	0800049b 	.word	0x0800049b
 800042c:	23e7      	movs	r3, #231	@ 0xe7
 800042e:	733b      	strb	r3, [r7, #12]
 8000430:	23e7      	movs	r3, #231	@ 0xe7
 8000432:	72fb      	strb	r3, [r7, #11]
 8000434:	23e7      	movs	r3, #231	@ 0xe7
 8000436:	72bb      	strb	r3, [r7, #10]
 8000438:	23e7      	movs	r3, #231	@ 0xe7
 800043a:	727b      	strb	r3, [r7, #9]
 800043c:	23e7      	movs	r3, #231	@ 0xe7
 800043e:	723b      	strb	r3, [r7, #8]
 8000440:	e036      	b.n	80004b0 <Config_PTX_adress+0x11c>
 8000442:	23c2      	movs	r3, #194	@ 0xc2
 8000444:	733b      	strb	r3, [r7, #12]
 8000446:	23c2      	movs	r3, #194	@ 0xc2
 8000448:	72fb      	strb	r3, [r7, #11]
 800044a:	23c2      	movs	r3, #194	@ 0xc2
 800044c:	72bb      	strb	r3, [r7, #10]
 800044e:	23c2      	movs	r3, #194	@ 0xc2
 8000450:	727b      	strb	r3, [r7, #9]
 8000452:	23c2      	movs	r3, #194	@ 0xc2
 8000454:	723b      	strb	r3, [r7, #8]
 8000456:	e02b      	b.n	80004b0 <Config_PTX_adress+0x11c>
 8000458:	23c3      	movs	r3, #195	@ 0xc3
 800045a:	733b      	strb	r3, [r7, #12]
 800045c:	23c2      	movs	r3, #194	@ 0xc2
 800045e:	72fb      	strb	r3, [r7, #11]
 8000460:	23c2      	movs	r3, #194	@ 0xc2
 8000462:	72bb      	strb	r3, [r7, #10]
 8000464:	23c2      	movs	r3, #194	@ 0xc2
 8000466:	727b      	strb	r3, [r7, #9]
 8000468:	23c2      	movs	r3, #194	@ 0xc2
 800046a:	723b      	strb	r3, [r7, #8]
 800046c:	e020      	b.n	80004b0 <Config_PTX_adress+0x11c>
 800046e:	23c4      	movs	r3, #196	@ 0xc4
 8000470:	733b      	strb	r3, [r7, #12]
 8000472:	23c2      	movs	r3, #194	@ 0xc2
 8000474:	72fb      	strb	r3, [r7, #11]
 8000476:	23c2      	movs	r3, #194	@ 0xc2
 8000478:	72bb      	strb	r3, [r7, #10]
 800047a:	23c2      	movs	r3, #194	@ 0xc2
 800047c:	727b      	strb	r3, [r7, #9]
 800047e:	23c2      	movs	r3, #194	@ 0xc2
 8000480:	723b      	strb	r3, [r7, #8]
 8000482:	e015      	b.n	80004b0 <Config_PTX_adress+0x11c>
 8000484:	23c5      	movs	r3, #197	@ 0xc5
 8000486:	733b      	strb	r3, [r7, #12]
 8000488:	23c2      	movs	r3, #194	@ 0xc2
 800048a:	72fb      	strb	r3, [r7, #11]
 800048c:	23c2      	movs	r3, #194	@ 0xc2
 800048e:	72bb      	strb	r3, [r7, #10]
 8000490:	23c2      	movs	r3, #194	@ 0xc2
 8000492:	727b      	strb	r3, [r7, #9]
 8000494:	23c2      	movs	r3, #194	@ 0xc2
 8000496:	723b      	strb	r3, [r7, #8]
 8000498:	e00a      	b.n	80004b0 <Config_PTX_adress+0x11c>
 800049a:	23c6      	movs	r3, #198	@ 0xc6
 800049c:	733b      	strb	r3, [r7, #12]
 800049e:	23c2      	movs	r3, #194	@ 0xc2
 80004a0:	72fb      	strb	r3, [r7, #11]
 80004a2:	23c2      	movs	r3, #194	@ 0xc2
 80004a4:	72bb      	strb	r3, [r7, #10]
 80004a6:	23c2      	movs	r3, #194	@ 0xc2
 80004a8:	727b      	strb	r3, [r7, #9]
 80004aa:	23c2      	movs	r3, #194	@ 0xc2
 80004ac:	723b      	strb	r3, [r7, #8]
 80004ae:	bf00      	nop
 80004b0:	f107 0308 	add.w	r3, r7, #8
 80004b4:	4619      	mov	r1, r3
 80004b6:	2000      	movs	r0, #0
 80004b8:	f001 fd8e 	bl	8001fd8 <nRF24_SetAddr>
 80004bc:	f107 0308 	add.w	r3, r7, #8
 80004c0:	4619      	mov	r1, r3
 80004c2:	2006      	movs	r0, #6
 80004c4:	f001 fd88 	bl	8001fd8 <nRF24_SetAddr>
 80004c8:	e015      	b.n	80004f6 <Config_PTX_adress+0x162>
 80004ca:	797a      	ldrb	r2, [r7, #5]
 80004cc:	4613      	mov	r3, r2
 80004ce:	005b      	lsls	r3, r3, #1
 80004d0:	4413      	add	r3, r2
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	4a47      	ldr	r2, [pc, #284]	@ (80005f4 <Config_PTX_adress+0x260>)
 80004d6:	4413      	add	r3, r2
 80004d8:	4619      	mov	r1, r3
 80004da:	2000      	movs	r0, #0
 80004dc:	f001 fd7c 	bl	8001fd8 <nRF24_SetAddr>
 80004e0:	797a      	ldrb	r2, [r7, #5]
 80004e2:	4613      	mov	r3, r2
 80004e4:	005b      	lsls	r3, r3, #1
 80004e6:	4413      	add	r3, r2
 80004e8:	005b      	lsls	r3, r3, #1
 80004ea:	4a42      	ldr	r2, [pc, #264]	@ (80005f4 <Config_PTX_adress+0x260>)
 80004ec:	4413      	add	r3, r2
 80004ee:	4619      	mov	r1, r3
 80004f0:	2006      	movs	r0, #6
 80004f2:	f001 fd71 	bl	8001fd8 <nRF24_SetAddr>
 80004f6:	f107 0310 	add.w	r3, r7, #16
 80004fa:	2205      	movs	r2, #5
 80004fc:	4619      	mov	r1, r3
 80004fe:	200a      	movs	r0, #10
 8000500:	f001 fc43 	bl	8001d8a <ReadMBReg>
 8000504:	f107 0318 	add.w	r3, r7, #24
 8000508:	2205      	movs	r2, #5
 800050a:	4619      	mov	r1, r3
 800050c:	2010      	movs	r0, #16
 800050e:	f001 fc3c 	bl	8001d8a <ReadMBReg>
 8000512:	e069      	b.n	80005e8 <Config_PTX_adress+0x254>
 8000514:	79bb      	ldrb	r3, [r7, #6]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d15b      	bne.n	80005d2 <Config_PTX_adress+0x23e>
 800051a:	797b      	ldrb	r3, [r7, #5]
 800051c:	2b05      	cmp	r3, #5
 800051e:	d851      	bhi.n	80005c4 <Config_PTX_adress+0x230>
 8000520:	a201      	add	r2, pc, #4	@ (adr r2, 8000528 <Config_PTX_adress+0x194>)
 8000522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000526:	bf00      	nop
 8000528:	08000541 	.word	0x08000541
 800052c:	08000557 	.word	0x08000557
 8000530:	0800056d 	.word	0x0800056d
 8000534:	08000583 	.word	0x08000583
 8000538:	08000599 	.word	0x08000599
 800053c:	080005af 	.word	0x080005af
 8000540:	23e7      	movs	r3, #231	@ 0xe7
 8000542:	733b      	strb	r3, [r7, #12]
 8000544:	23e7      	movs	r3, #231	@ 0xe7
 8000546:	72fb      	strb	r3, [r7, #11]
 8000548:	23e7      	movs	r3, #231	@ 0xe7
 800054a:	72bb      	strb	r3, [r7, #10]
 800054c:	23e7      	movs	r3, #231	@ 0xe7
 800054e:	727b      	strb	r3, [r7, #9]
 8000550:	23e7      	movs	r3, #231	@ 0xe7
 8000552:	723b      	strb	r3, [r7, #8]
 8000554:	e036      	b.n	80005c4 <Config_PTX_adress+0x230>
 8000556:	23c2      	movs	r3, #194	@ 0xc2
 8000558:	733b      	strb	r3, [r7, #12]
 800055a:	23c2      	movs	r3, #194	@ 0xc2
 800055c:	72fb      	strb	r3, [r7, #11]
 800055e:	23c2      	movs	r3, #194	@ 0xc2
 8000560:	72bb      	strb	r3, [r7, #10]
 8000562:	23c2      	movs	r3, #194	@ 0xc2
 8000564:	727b      	strb	r3, [r7, #9]
 8000566:	23c2      	movs	r3, #194	@ 0xc2
 8000568:	723b      	strb	r3, [r7, #8]
 800056a:	e02b      	b.n	80005c4 <Config_PTX_adress+0x230>
 800056c:	23c3      	movs	r3, #195	@ 0xc3
 800056e:	733b      	strb	r3, [r7, #12]
 8000570:	23c2      	movs	r3, #194	@ 0xc2
 8000572:	72fb      	strb	r3, [r7, #11]
 8000574:	23c2      	movs	r3, #194	@ 0xc2
 8000576:	72bb      	strb	r3, [r7, #10]
 8000578:	23c2      	movs	r3, #194	@ 0xc2
 800057a:	727b      	strb	r3, [r7, #9]
 800057c:	23c2      	movs	r3, #194	@ 0xc2
 800057e:	723b      	strb	r3, [r7, #8]
 8000580:	e020      	b.n	80005c4 <Config_PTX_adress+0x230>
 8000582:	23c4      	movs	r3, #196	@ 0xc4
 8000584:	733b      	strb	r3, [r7, #12]
 8000586:	23c2      	movs	r3, #194	@ 0xc2
 8000588:	72fb      	strb	r3, [r7, #11]
 800058a:	23c2      	movs	r3, #194	@ 0xc2
 800058c:	72bb      	strb	r3, [r7, #10]
 800058e:	23c2      	movs	r3, #194	@ 0xc2
 8000590:	727b      	strb	r3, [r7, #9]
 8000592:	23c2      	movs	r3, #194	@ 0xc2
 8000594:	723b      	strb	r3, [r7, #8]
 8000596:	e015      	b.n	80005c4 <Config_PTX_adress+0x230>
 8000598:	23c5      	movs	r3, #197	@ 0xc5
 800059a:	733b      	strb	r3, [r7, #12]
 800059c:	23c2      	movs	r3, #194	@ 0xc2
 800059e:	72fb      	strb	r3, [r7, #11]
 80005a0:	23c2      	movs	r3, #194	@ 0xc2
 80005a2:	72bb      	strb	r3, [r7, #10]
 80005a4:	23c2      	movs	r3, #194	@ 0xc2
 80005a6:	727b      	strb	r3, [r7, #9]
 80005a8:	23c2      	movs	r3, #194	@ 0xc2
 80005aa:	723b      	strb	r3, [r7, #8]
 80005ac:	e00a      	b.n	80005c4 <Config_PTX_adress+0x230>
 80005ae:	23c6      	movs	r3, #198	@ 0xc6
 80005b0:	733b      	strb	r3, [r7, #12]
 80005b2:	23c2      	movs	r3, #194	@ 0xc2
 80005b4:	72fb      	strb	r3, [r7, #11]
 80005b6:	23c2      	movs	r3, #194	@ 0xc2
 80005b8:	72bb      	strb	r3, [r7, #10]
 80005ba:	23c2      	movs	r3, #194	@ 0xc2
 80005bc:	727b      	strb	r3, [r7, #9]
 80005be:	23c2      	movs	r3, #194	@ 0xc2
 80005c0:	723b      	strb	r3, [r7, #8]
 80005c2:	bf00      	nop
 80005c4:	f107 0308 	add.w	r3, r7, #8
 80005c8:	4619      	mov	r1, r3
 80005ca:	2006      	movs	r0, #6
 80005cc:	f001 fd04 	bl	8001fd8 <nRF24_SetAddr>
 80005d0:	e00a      	b.n	80005e8 <Config_PTX_adress+0x254>
 80005d2:	797a      	ldrb	r2, [r7, #5]
 80005d4:	4613      	mov	r3, r2
 80005d6:	005b      	lsls	r3, r3, #1
 80005d8:	4413      	add	r3, r2
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	4a05      	ldr	r2, [pc, #20]	@ (80005f4 <Config_PTX_adress+0x260>)
 80005de:	4413      	add	r3, r2
 80005e0:	4619      	mov	r1, r3
 80005e2:	2006      	movs	r0, #6
 80005e4:	f001 fcf8 	bl	8001fd8 <nRF24_SetAddr>
 80005e8:	bf00      	nop
 80005ea:	3724      	adds	r7, #36	@ 0x24
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd90      	pop	{r4, r7, pc}
 80005f0:	20000000 	.word	0x20000000
 80005f4:	20000004 	.word	0x20000004

080005f8 <Config_ESB_Protocol>:
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	460a      	mov	r2, r1
 8000602:	71fb      	strb	r3, [r7, #7]
 8000604:	4613      	mov	r3, r2
 8000606:	71bb      	strb	r3, [r7, #6]
 8000608:	2000      	movs	r0, #0
 800060a:	f001 fdbb 	bl	8002184 <nRF24_EnableAA>
 800060e:	2001      	movs	r0, #1
 8000610:	f001 fdb8 	bl	8002184 <nRF24_EnableAA>
 8000614:	2002      	movs	r0, #2
 8000616:	f001 fdb5 	bl	8002184 <nRF24_EnableAA>
 800061a:	2003      	movs	r0, #3
 800061c:	f001 fdb2 	bl	8002184 <nRF24_EnableAA>
 8000620:	2004      	movs	r0, #4
 8000622:	f001 fdaf 	bl	8002184 <nRF24_EnableAA>
 8000626:	2005      	movs	r0, #5
 8000628:	f001 fdac 	bl	8002184 <nRF24_EnableAA>
 800062c:	79ba      	ldrb	r2, [r7, #6]
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	4611      	mov	r1, r2
 8000632:	4618      	mov	r0, r3
 8000634:	f001 fca5 	bl	8001f82 <nRF24_SetAutoRetr>
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <StopListen>:
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
 8000644:	f7ff fddc 	bl	8000200 <nRF24_CE_L>
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}

0800064c <Transmit_Message>:
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	460b      	mov	r3, r1
 8000656:	70fb      	strb	r3, [r7, #3]
 8000658:	4a1d      	ldr	r2, [pc, #116]	@ (80006d0 <Transmit_Message+0x84>)
 800065a:	78fb      	ldrb	r3, [r7, #3]
 800065c:	7013      	strb	r3, [r2, #0]
 800065e:	481d      	ldr	r0, [pc, #116]	@ (80006d4 <Transmit_Message+0x88>)
 8000660:	f001 ff66 	bl	8002530 <UART_SendStr>
 8000664:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <Transmit_Message+0x84>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4619      	mov	r1, r3
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f001 ff76 	bl	800255c <UART_SendBufHex>
 8000670:	4819      	ldr	r0, [pc, #100]	@ (80006d8 <Transmit_Message+0x8c>)
 8000672:	f001 ff5d 	bl	8002530 <UART_SendStr>
 8000676:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <Transmit_Message+0x84>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	4619      	mov	r1, r3
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f7ff fddf 	bl	8000240 <nRF24_TransmitPacket>
 8000682:	4603      	mov	r3, r0
 8000684:	461a      	mov	r2, r3
 8000686:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <Transmit_Message+0x90>)
 8000688:	701a      	strb	r2, [r3, #0]
 800068a:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <Transmit_Message+0x90>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b03      	cmp	r3, #3
 8000690:	d00e      	beq.n	80006b0 <Transmit_Message+0x64>
 8000692:	2b03      	cmp	r3, #3
 8000694:	dc10      	bgt.n	80006b8 <Transmit_Message+0x6c>
 8000696:	2b01      	cmp	r3, #1
 8000698:	d002      	beq.n	80006a0 <Transmit_Message+0x54>
 800069a:	2b02      	cmp	r3, #2
 800069c:	d004      	beq.n	80006a8 <Transmit_Message+0x5c>
 800069e:	e00b      	b.n	80006b8 <Transmit_Message+0x6c>
 80006a0:	480f      	ldr	r0, [pc, #60]	@ (80006e0 <Transmit_Message+0x94>)
 80006a2:	f001 ff45 	bl	8002530 <UART_SendStr>
 80006a6:	e00b      	b.n	80006c0 <Transmit_Message+0x74>
 80006a8:	480e      	ldr	r0, [pc, #56]	@ (80006e4 <Transmit_Message+0x98>)
 80006aa:	f001 ff41 	bl	8002530 <UART_SendStr>
 80006ae:	e007      	b.n	80006c0 <Transmit_Message+0x74>
 80006b0:	480d      	ldr	r0, [pc, #52]	@ (80006e8 <Transmit_Message+0x9c>)
 80006b2:	f001 ff3d 	bl	8002530 <UART_SendStr>
 80006b6:	e003      	b.n	80006c0 <Transmit_Message+0x74>
 80006b8:	480c      	ldr	r0, [pc, #48]	@ (80006ec <Transmit_Message+0xa0>)
 80006ba:	f001 ff39 	bl	8002530 <UART_SendStr>
 80006be:	bf00      	nop
 80006c0:	480b      	ldr	r0, [pc, #44]	@ (80006f0 <Transmit_Message+0xa4>)
 80006c2:	f001 ff35 	bl	8002530 <UART_SendStr>
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000000 	.word	0x20000000
 80006d4:	08003080 	.word	0x08003080
 80006d8:	08003098 	.word	0x08003098
 80006dc:	20000050 	.word	0x20000050
 80006e0:	0800309c 	.word	0x0800309c
 80006e4:	080030a0 	.word	0x080030a0
 80006e8:	080030a8 	.word	0x080030a8
 80006ec:	080030b8 	.word	0x080030b8
 80006f0:	080030c0 	.word	0x080030c0

080006f4 <__NVIC_SetPriority>:
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	6039      	str	r1, [r7, #0]
 80006fe:	71fb      	strb	r3, [r7, #7]
 8000700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000704:	2b00      	cmp	r3, #0
 8000706:	db0a      	blt.n	800071e <__NVIC_SetPriority+0x2a>
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	b2da      	uxtb	r2, r3
 800070c:	490c      	ldr	r1, [pc, #48]	@ (8000740 <__NVIC_SetPriority+0x4c>)
 800070e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000712:	0112      	lsls	r2, r2, #4
 8000714:	b2d2      	uxtb	r2, r2
 8000716:	440b      	add	r3, r1
 8000718:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 800071c:	e00a      	b.n	8000734 <__NVIC_SetPriority+0x40>
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4908      	ldr	r1, [pc, #32]	@ (8000744 <__NVIC_SetPriority+0x50>)
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	f003 030f 	and.w	r3, r3, #15
 800072a:	3b04      	subs	r3, #4
 800072c:	0112      	lsls	r2, r2, #4
 800072e:	b2d2      	uxtb	r2, r2
 8000730:	440b      	add	r3, r1
 8000732:	761a      	strb	r2, [r3, #24]
 8000734:	bf00      	nop
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	e000e100 	.word	0xe000e100
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <LL_RCC_LSE_Enable>:
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <LL_RCC_LSE_Enable+0x20>)
 800074e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000752:	4a05      	ldr	r2, [pc, #20]	@ (8000768 <LL_RCC_LSE_Enable+0x20>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40021000 	.word	0x40021000

0800076c <LL_RCC_LSE_IsReady>:
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
 8000770:	4b07      	ldr	r3, [pc, #28]	@ (8000790 <LL_RCC_LSE_IsReady+0x24>)
 8000772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000776:	f003 0302 	and.w	r3, r3, #2
 800077a:	2b02      	cmp	r3, #2
 800077c:	d101      	bne.n	8000782 <LL_RCC_LSE_IsReady+0x16>
 800077e:	2301      	movs	r3, #1
 8000780:	e000      	b.n	8000784 <LL_RCC_LSE_IsReady+0x18>
 8000782:	2300      	movs	r3, #0
 8000784:	4618      	mov	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	40021000 	.word	0x40021000

08000794 <LL_RCC_MSI_Enable>:
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <LL_RCC_MSI_Enable+0x1c>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a04      	ldr	r2, [pc, #16]	@ (80007b0 <LL_RCC_MSI_Enable+0x1c>)
 800079e:	f043 0301 	orr.w	r3, r3, #1
 80007a2:	6013      	str	r3, [r2, #0]
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40021000 	.word	0x40021000

080007b4 <LL_RCC_MSI_IsReady>:
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <LL_RCC_MSI_IsReady+0x20>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f003 0302 	and.w	r3, r3, #2
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	d101      	bne.n	80007c8 <LL_RCC_MSI_IsReady+0x14>
 80007c4:	2301      	movs	r3, #1
 80007c6:	e000      	b.n	80007ca <LL_RCC_MSI_IsReady+0x16>
 80007c8:	2300      	movs	r3, #0
 80007ca:	4618      	mov	r0, r3
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr
 80007d4:	40021000 	.word	0x40021000

080007d8 <LL_RCC_MSI_EnablePLLMode>:
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
 80007dc:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a04      	ldr	r2, [pc, #16]	@ (80007f4 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 80007e2:	f043 0304 	orr.w	r3, r3, #4
 80007e6:	6013      	str	r3, [r2, #0]
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40021000 	.word	0x40021000

080007f8 <LL_RCC_MSI_EnableRangeSelection>:
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4b05      	ldr	r3, [pc, #20]	@ (8000814 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a04      	ldr	r2, [pc, #16]	@ (8000814 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 8000802:	f043 0308 	orr.w	r3, r3, #8
 8000806:	6013      	str	r3, [r2, #0]
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	40021000 	.word	0x40021000

08000818 <LL_RCC_MSI_SetRange>:
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <LL_RCC_MSI_SetRange+0x24>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000828:	4904      	ldr	r1, [pc, #16]	@ (800083c <LL_RCC_MSI_SetRange+0x24>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4313      	orrs	r3, r2
 800082e:	600b      	str	r3, [r1, #0]
 8000830:	bf00      	nop
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	40021000 	.word	0x40021000

08000840 <LL_RCC_SetSysClkSource>:
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <LL_RCC_SetSysClkSource+0x24>)
 800084a:	689b      	ldr	r3, [r3, #8]
 800084c:	f023 0203 	bic.w	r2, r3, #3
 8000850:	4904      	ldr	r1, [pc, #16]	@ (8000864 <LL_RCC_SetSysClkSource+0x24>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4313      	orrs	r3, r2
 8000856:	608b      	str	r3, [r1, #8]
 8000858:	bf00      	nop
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	40021000 	.word	0x40021000

08000868 <LL_RCC_GetSysClkSource>:
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
 800086c:	4b04      	ldr	r3, [pc, #16]	@ (8000880 <LL_RCC_GetSysClkSource+0x18>)
 800086e:	689b      	ldr	r3, [r3, #8]
 8000870:	f003 030c 	and.w	r3, r3, #12
 8000874:	4618      	mov	r0, r3
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	40021000 	.word	0x40021000

08000884 <LL_RCC_SetAHBPrescaler>:
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <LL_RCC_SetAHBPrescaler+0x24>)
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000894:	4904      	ldr	r1, [pc, #16]	@ (80008a8 <LL_RCC_SetAHBPrescaler+0x24>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4313      	orrs	r3, r2
 800089a:	608b      	str	r3, [r1, #8]
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	40021000 	.word	0x40021000

080008ac <LL_RCC_SetAPB1Prescaler>:
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80008bc:	4904      	ldr	r1, [pc, #16]	@ (80008d0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	608b      	str	r3, [r1, #8]
 80008c4:	bf00      	nop
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr
 80008d0:	40021000 	.word	0x40021000

080008d4 <LL_RCC_SetAPB2Prescaler>:
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80008de:	689b      	ldr	r3, [r3, #8]
 80008e0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80008e4:	4904      	ldr	r1, [pc, #16]	@ (80008f8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	608b      	str	r3, [r1, #8]
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr
 80008f8:	40021000 	.word	0x40021000

080008fc <LL_RCC_PLL_Enable>:
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
 8000900:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <LL_RCC_PLL_Enable+0x1c>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a04      	ldr	r2, [pc, #16]	@ (8000918 <LL_RCC_PLL_Enable+0x1c>)
 8000906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800090a:	6013      	str	r3, [r2, #0]
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <LL_RCC_PLL_IsReady>:
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
 8000920:	4b07      	ldr	r3, [pc, #28]	@ (8000940 <LL_RCC_PLL_IsReady+0x24>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000928:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800092c:	d101      	bne.n	8000932 <LL_RCC_PLL_IsReady+0x16>
 800092e:	2301      	movs	r3, #1
 8000930:	e000      	b.n	8000934 <LL_RCC_PLL_IsReady+0x18>
 8000932:	2300      	movs	r3, #0
 8000934:	4618      	mov	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	40021000 	.word	0x40021000

08000944 <LL_RCC_PLL_ConfigDomain_SYS>:
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
 8000950:	603b      	str	r3, [r7, #0]
 8000952:	4b0a      	ldr	r3, [pc, #40]	@ (800097c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000954:	68da      	ldr	r2, [r3, #12]
 8000956:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000958:	4013      	ands	r3, r2
 800095a:	68f9      	ldr	r1, [r7, #12]
 800095c:	68ba      	ldr	r2, [r7, #8]
 800095e:	4311      	orrs	r1, r2
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	0212      	lsls	r2, r2, #8
 8000964:	4311      	orrs	r1, r2
 8000966:	683a      	ldr	r2, [r7, #0]
 8000968:	430a      	orrs	r2, r1
 800096a:	4904      	ldr	r1, [pc, #16]	@ (800097c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800096c:	4313      	orrs	r3, r2
 800096e:	60cb      	str	r3, [r1, #12]
 8000970:	bf00      	nop
 8000972:	3714      	adds	r7, #20
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	40021000 	.word	0x40021000
 8000980:	f9ff808c 	.word	0xf9ff808c

08000984 <LL_RCC_PLL_EnableDomain_SYS>:
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
 8000988:	4b05      	ldr	r3, [pc, #20]	@ (80009a0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	4a04      	ldr	r2, [pc, #16]	@ (80009a0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800098e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000992:	60d3      	str	r3, [r2, #12]
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	40021000 	.word	0x40021000

080009a4 <LL_PWR_SetRegulVoltageScaling>:
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80009b4:	4904      	ldr	r1, [pc, #16]	@ (80009c8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4313      	orrs	r3, r2
 80009ba:	600b      	str	r3, [r1, #0]
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	40007000 	.word	0x40007000

080009cc <LL_FLASH_SetLatency>:
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	4b06      	ldr	r3, [pc, #24]	@ (80009f0 <LL_FLASH_SetLatency+0x24>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f023 0207 	bic.w	r2, r3, #7
 80009dc:	4904      	ldr	r1, [pc, #16]	@ (80009f0 <LL_FLASH_SetLatency+0x24>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	600b      	str	r3, [r1, #0]
 80009e4:	bf00      	nop
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	40022000 	.word	0x40022000

080009f4 <SystemClock_Config_80M>:
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	f7ff fecc 	bl	8000794 <LL_RCC_MSI_Enable>
 80009fc:	bf00      	nop
 80009fe:	f7ff fed9 	bl	80007b4 <LL_RCC_MSI_IsReady>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d1fa      	bne.n	80009fe <SystemClock_Config_80M+0xa>
 8000a08:	2004      	movs	r0, #4
 8000a0a:	f7ff ffdf 	bl	80009cc <LL_FLASH_SetLatency>
 8000a0e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a12:	f7ff ffc7 	bl	80009a4 <LL_PWR_SetRegulVoltageScaling>
 8000a16:	2300      	movs	r3, #0
 8000a18:	2228      	movs	r2, #40	@ 0x28
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	f7ff ff91 	bl	8000944 <LL_RCC_PLL_ConfigDomain_SYS>
 8000a22:	f7ff ff6b 	bl	80008fc <LL_RCC_PLL_Enable>
 8000a26:	f7ff ffad 	bl	8000984 <LL_RCC_PLL_EnableDomain_SYS>
 8000a2a:	bf00      	nop
 8000a2c:	f7ff ff76 	bl	800091c <LL_RCC_PLL_IsReady>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d1fa      	bne.n	8000a2c <SystemClock_Config_80M+0x38>
 8000a36:	2000      	movs	r0, #0
 8000a38:	f7ff ff24 	bl	8000884 <LL_RCC_SetAHBPrescaler>
 8000a3c:	2003      	movs	r0, #3
 8000a3e:	f7ff feff 	bl	8000840 <LL_RCC_SetSysClkSource>
 8000a42:	bf00      	nop
 8000a44:	f7ff ff10 	bl	8000868 <LL_RCC_GetSysClkSource>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b0c      	cmp	r3, #12
 8000a4c:	d1fa      	bne.n	8000a44 <SystemClock_Config_80M+0x50>
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f7ff ff2c 	bl	80008ac <LL_RCC_SetAPB1Prescaler>
 8000a54:	2000      	movs	r0, #0
 8000a56:	f7ff ff3d 	bl	80008d4 <LL_RCC_SetAPB2Prescaler>
 8000a5a:	4802      	ldr	r0, [pc, #8]	@ (8000a64 <SystemClock_Config_80M+0x70>)
 8000a5c:	f002 fa70 	bl	8002f40 <LL_SetSystemCoreClock>
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	04c4b400 	.word	0x04c4b400

08000a68 <mySystick>:
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	4a0c      	ldr	r2, [pc, #48]	@ (8000aa4 <mySystick+0x3c>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	3b01      	subs	r3, #1
 8000a76:	6053      	str	r3, [r2, #4]
 8000a78:	2107      	movs	r1, #7
 8000a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8000a7e:	f7ff fe39 	bl	80006f4 <__NVIC_SetPriority>
 8000a82:	4b08      	ldr	r3, [pc, #32]	@ (8000aa4 <mySystick+0x3c>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <mySystick+0x3c>)
 8000a8a:	2204      	movs	r2, #4
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	4b05      	ldr	r3, [pc, #20]	@ (8000aa4 <mySystick+0x3c>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a04      	ldr	r2, [pc, #16]	@ (8000aa4 <mySystick+0x3c>)
 8000a94:	f043 0303 	orr.w	r3, r3, #3
 8000a98:	6013      	str	r3, [r2, #0]
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	e000e010 	.word	0xe000e010

08000aa8 <SystemClock_2>:
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	f7ff fe72 	bl	8000794 <LL_RCC_MSI_Enable>
 8000ab0:	bf00      	nop
 8000ab2:	f7ff fe7f 	bl	80007b4 <LL_RCC_MSI_IsReady>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d1fa      	bne.n	8000ab2 <SystemClock_2+0xa>
 8000abc:	f7ff fe9c 	bl	80007f8 <LL_RCC_MSI_EnableRangeSelection>
 8000ac0:	2090      	movs	r0, #144	@ 0x90
 8000ac2:	f7ff fea9 	bl	8000818 <LL_RCC_MSI_SetRange>
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	f7ff fedc 	bl	8000884 <LL_RCC_SetAHBPrescaler>
 8000acc:	2000      	movs	r0, #0
 8000ace:	f7ff feb7 	bl	8000840 <LL_RCC_SetSysClkSource>
 8000ad2:	2001      	movs	r0, #1
 8000ad4:	f7ff ff7a 	bl	80009cc <LL_FLASH_SetLatency>
 8000ad8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000adc:	f7ff ff62 	bl	80009a4 <LL_PWR_SetRegulVoltageScaling>
 8000ae0:	4802      	ldr	r0, [pc, #8]	@ (8000aec <SystemClock_2+0x44>)
 8000ae2:	f002 fa2d 	bl	8002f40 <LL_SetSystemCoreClock>
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	016e3600 	.word	0x016e3600

08000af0 <SystemClock_3>:
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	f7ff fe4e 	bl	8000794 <LL_RCC_MSI_Enable>
 8000af8:	bf00      	nop
 8000afa:	f7ff fe5b 	bl	80007b4 <LL_RCC_MSI_IsReady>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d1fa      	bne.n	8000afa <SystemClock_3+0xa>
 8000b04:	f7ff fe78 	bl	80007f8 <LL_RCC_MSI_EnableRangeSelection>
 8000b08:	2090      	movs	r0, #144	@ 0x90
 8000b0a:	f7ff fe85 	bl	8000818 <LL_RCC_MSI_SetRange>
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f7ff feb8 	bl	8000884 <LL_RCC_SetAHBPrescaler>
 8000b14:	2000      	movs	r0, #0
 8000b16:	f7ff fe93 	bl	8000840 <LL_RCC_SetSysClkSource>
 8000b1a:	2003      	movs	r0, #3
 8000b1c:	f7ff ff56 	bl	80009cc <LL_FLASH_SetLatency>
 8000b20:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000b24:	f7ff ff3e 	bl	80009a4 <LL_PWR_SetRegulVoltageScaling>
 8000b28:	4802      	ldr	r0, [pc, #8]	@ (8000b34 <SystemClock_3+0x44>)
 8000b2a:	f002 fa09 	bl	8002f40 <LL_SetSystemCoreClock>
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	016e3600 	.word	0x016e3600

08000b38 <SystemClock_4>:
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	f7ff fe2a 	bl	8000794 <LL_RCC_MSI_Enable>
 8000b40:	bf00      	nop
 8000b42:	f7ff fe37 	bl	80007b4 <LL_RCC_MSI_IsReady>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d1fa      	bne.n	8000b42 <SystemClock_4+0xa>
 8000b4c:	f7ff fe54 	bl	80007f8 <LL_RCC_MSI_EnableRangeSelection>
 8000b50:	2090      	movs	r0, #144	@ 0x90
 8000b52:	f7ff fe61 	bl	8000818 <LL_RCC_MSI_SetRange>
 8000b56:	2000      	movs	r0, #0
 8000b58:	f7ff fe94 	bl	8000884 <LL_RCC_SetAHBPrescaler>
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f7ff fe6f 	bl	8000840 <LL_RCC_SetSysClkSource>
 8000b62:	2003      	movs	r0, #3
 8000b64:	f7ff ff32 	bl	80009cc <LL_FLASH_SetLatency>
 8000b68:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000b6c:	f7ff ff1a 	bl	80009a4 <LL_PWR_SetRegulVoltageScaling>
 8000b70:	4802      	ldr	r0, [pc, #8]	@ (8000b7c <SystemClock_4+0x44>)
 8000b72:	f002 f9e5 	bl	8002f40 <LL_SetSystemCoreClock>
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	016e3600 	.word	0x016e3600

08000b80 <SystemClock_5_6_7_8>:
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	f7ff fe06 	bl	8000794 <LL_RCC_MSI_Enable>
 8000b88:	bf00      	nop
 8000b8a:	f7ff fe13 	bl	80007b4 <LL_RCC_MSI_IsReady>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d1fa      	bne.n	8000b8a <SystemClock_5_6_7_8+0xa>
 8000b94:	f7ff fe30 	bl	80007f8 <LL_RCC_MSI_EnableRangeSelection>
 8000b98:	2090      	movs	r0, #144	@ 0x90
 8000b9a:	f7ff fe3d 	bl	8000818 <LL_RCC_MSI_SetRange>
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f7ff fe70 	bl	8000884 <LL_RCC_SetAHBPrescaler>
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f7ff fe4b 	bl	8000840 <LL_RCC_SetSysClkSource>
 8000baa:	2003      	movs	r0, #3
 8000bac:	f7ff ff0e 	bl	80009cc <LL_FLASH_SetLatency>
 8000bb0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000bb4:	f7ff fef6 	bl	80009a4 <LL_PWR_SetRegulVoltageScaling>
 8000bb8:	e001      	b.n	8000bbe <SystemClock_5_6_7_8+0x3e>
 8000bba:	f7ff fdc5 	bl	8000748 <LL_RCC_LSE_Enable>
 8000bbe:	f7ff fdd5 	bl	800076c <LL_RCC_LSE_IsReady>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b01      	cmp	r3, #1
 8000bc6:	d1f8      	bne.n	8000bba <SystemClock_5_6_7_8+0x3a>
 8000bc8:	f7ff fe06 	bl	80007d8 <LL_RCC_MSI_EnablePLLMode>
 8000bcc:	4802      	ldr	r0, [pc, #8]	@ (8000bd8 <SystemClock_5_6_7_8+0x58>)
 8000bce:	f002 f9b7 	bl	8002f40 <LL_SetSystemCoreClock>
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	016e3600 	.word	0x016e3600

08000bdc <__NVIC_GetPriorityGrouping>:
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	4b04      	ldr	r3, [pc, #16]	@ (8000bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	f003 0307 	and.w	r3, r3, #7
 8000bea:	4618      	mov	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <__NVIC_EnableIRQ>:
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
 8000c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	db0b      	blt.n	8000c22 <__NVIC_EnableIRQ+0x2a>
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	f003 021f 	and.w	r2, r3, #31
 8000c10:	4907      	ldr	r1, [pc, #28]	@ (8000c30 <__NVIC_EnableIRQ+0x38>)
 8000c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c16:	095b      	lsrs	r3, r3, #5
 8000c18:	2001      	movs	r0, #1
 8000c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000c22:	bf00      	nop
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	e000e100 	.word	0xe000e100

08000c34 <__NVIC_SetPriority>:
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	6039      	str	r1, [r7, #0]
 8000c3e:	71fb      	strb	r3, [r7, #7]
 8000c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	db0a      	blt.n	8000c5e <__NVIC_SetPriority+0x2a>
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	b2da      	uxtb	r2, r3
 8000c4c:	490c      	ldr	r1, [pc, #48]	@ (8000c80 <__NVIC_SetPriority+0x4c>)
 8000c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c52:	0112      	lsls	r2, r2, #4
 8000c54:	b2d2      	uxtb	r2, r2
 8000c56:	440b      	add	r3, r1
 8000c58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 8000c5c:	e00a      	b.n	8000c74 <__NVIC_SetPriority+0x40>
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	4908      	ldr	r1, [pc, #32]	@ (8000c84 <__NVIC_SetPriority+0x50>)
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	f003 030f 	and.w	r3, r3, #15
 8000c6a:	3b04      	subs	r3, #4
 8000c6c:	0112      	lsls	r2, r2, #4
 8000c6e:	b2d2      	uxtb	r2, r2
 8000c70:	440b      	add	r3, r1
 8000c72:	761a      	strb	r2, [r3, #24]
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	e000e100 	.word	0xe000e100
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <NVIC_EncodePriority>:
 8000c88:	b480      	push	{r7}
 8000c8a:	b089      	sub	sp, #36	@ 0x24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	60f8      	str	r0, [r7, #12]
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	607a      	str	r2, [r7, #4]
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	f003 0307 	and.w	r3, r3, #7
 8000c9a:	61fb      	str	r3, [r7, #28]
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ca2:	2b04      	cmp	r3, #4
 8000ca4:	bf28      	it	cs
 8000ca6:	2304      	movcs	r3, #4
 8000ca8:	61bb      	str	r3, [r7, #24]
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	3304      	adds	r3, #4
 8000cae:	2b06      	cmp	r3, #6
 8000cb0:	d902      	bls.n	8000cb8 <NVIC_EncodePriority+0x30>
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	3b03      	subs	r3, #3
 8000cb6:	e000      	b.n	8000cba <NVIC_EncodePriority+0x32>
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc6:	43da      	mvns	r2, r3
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	401a      	ands	r2, r3
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cda:	43d9      	mvns	r1, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	400b      	ands	r3, r1
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3724      	adds	r7, #36	@ 0x24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
	...

08000cf0 <LL_AHB2_GRP1_EnableClock>:
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000cfc:	4907      	ldr	r1, [pc, #28]	@ (8000d1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8000d04:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000d06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	bf00      	nop
 8000d12:	3714      	adds	r7, #20
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	40021000 	.word	0x40021000

08000d20 <LL_GPIO_SetPinMode>:
 8000d20:	b480      	push	{r7}
 8000d22:	b08b      	sub	sp, #44	@ 0x2c
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	fa93 f3a3 	rbit	r3, r3
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	61bb      	str	r3, [r7, #24]
 8000d40:	69bb      	ldr	r3, [r7, #24]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d101      	bne.n	8000d4a <LL_GPIO_SetPinMode+0x2a>
 8000d46:	2320      	movs	r3, #32
 8000d48:	e003      	b.n	8000d52 <LL_GPIO_SetPinMode+0x32>
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	fab3 f383 	clz	r3, r3
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	2103      	movs	r1, #3
 8000d56:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5a:	43db      	mvns	r3, r3
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	623b      	str	r3, [r7, #32]
 8000d62:	6a3b      	ldr	r3, [r7, #32]
 8000d64:	fa93 f3a3 	rbit	r3, r3
 8000d68:	61fb      	str	r3, [r7, #28]
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d101      	bne.n	8000d78 <LL_GPIO_SetPinMode+0x58>
 8000d74:	2320      	movs	r3, #32
 8000d76:	e003      	b.n	8000d80 <LL_GPIO_SetPinMode+0x60>
 8000d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7a:	fab3 f383 	clz	r3, r3
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	005b      	lsls	r3, r3, #1
 8000d82:	6879      	ldr	r1, [r7, #4]
 8000d84:	fa01 f303 	lsl.w	r3, r1, r3
 8000d88:	431a      	orrs	r2, r3
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	bf00      	nop
 8000d90:	372c      	adds	r7, #44	@ 0x2c
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <LL_GPIO_SetPinPull>:
 8000d9a:	b480      	push	{r7}
 8000d9c:	b08b      	sub	sp, #44	@ 0x2c
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	60f8      	str	r0, [r7, #12]
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	68da      	ldr	r2, [r3, #12]
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	617b      	str	r3, [r7, #20]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	fa93 f3a3 	rbit	r3, r3
 8000db4:	613b      	str	r3, [r7, #16]
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	61bb      	str	r3, [r7, #24]
 8000dba:	69bb      	ldr	r3, [r7, #24]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d101      	bne.n	8000dc4 <LL_GPIO_SetPinPull+0x2a>
 8000dc0:	2320      	movs	r3, #32
 8000dc2:	e003      	b.n	8000dcc <LL_GPIO_SetPinPull+0x32>
 8000dc4:	69bb      	ldr	r3, [r7, #24]
 8000dc6:	fab3 f383 	clz	r3, r3
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	2103      	movs	r1, #3
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	401a      	ands	r2, r3
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	623b      	str	r3, [r7, #32]
 8000ddc:	6a3b      	ldr	r3, [r7, #32]
 8000dde:	fa93 f3a3 	rbit	r3, r3
 8000de2:	61fb      	str	r3, [r7, #28]
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d101      	bne.n	8000df2 <LL_GPIO_SetPinPull+0x58>
 8000dee:	2320      	movs	r3, #32
 8000df0:	e003      	b.n	8000dfa <LL_GPIO_SetPinPull+0x60>
 8000df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df4:	fab3 f383 	clz	r3, r3
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	6879      	ldr	r1, [r7, #4]
 8000dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000e02:	431a      	orrs	r2, r3
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	60da      	str	r2, [r3, #12]
 8000e08:	bf00      	nop
 8000e0a:	372c      	adds	r7, #44	@ 0x2c
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <LL_GPIO_IsInputPinSet>:
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	691a      	ldr	r2, [r3, #16]
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	4013      	ands	r3, r2
 8000e26:	683a      	ldr	r2, [r7, #0]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d101      	bne.n	8000e30 <LL_GPIO_IsInputPinSet+0x1c>
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e000      	b.n	8000e32 <LL_GPIO_IsInputPinSet+0x1e>
 8000e30:	2300      	movs	r3, #0
 8000e32:	4618      	mov	r0, r3
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <LL_GPIO_SetOutputPin>:
 8000e3e:	b480      	push	{r7}
 8000e40:	b083      	sub	sp, #12
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
 8000e46:	6039      	str	r1, [r7, #0]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	619a      	str	r2, [r3, #24]
 8000e4e:	bf00      	nop
 8000e50:	370c      	adds	r7, #12
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr

08000e5a <LL_GPIO_ResetOutputPin>:
 8000e5a:	b480      	push	{r7}
 8000e5c:	b083      	sub	sp, #12
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
 8000e62:	6039      	str	r1, [r7, #0]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	683a      	ldr	r2, [r7, #0]
 8000e68:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
	...

08000e78 <LL_SYSCFG_SetEXTISource>:
 8000e78:	b480      	push	{r7}
 8000e7a:	b087      	sub	sp, #28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	4a17      	ldr	r2, [pc, #92]	@ (8000ee0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	3302      	adds	r3, #2
 8000e8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	0c1b      	lsrs	r3, r3, #16
 8000e92:	43db      	mvns	r3, r3
 8000e94:	ea02 0103 	and.w	r1, r2, r3
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	0c1b      	lsrs	r3, r3, #16
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	fa93 f3a3 	rbit	r3, r3
 8000ea4:	60fb      	str	r3, [r7, #12]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	617b      	str	r3, [r7, #20]
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d101      	bne.n	8000eb4 <LL_SYSCFG_SetEXTISource+0x3c>
 8000eb0:	2320      	movs	r3, #32
 8000eb2:	e003      	b.n	8000ebc <LL_SYSCFG_SetEXTISource+0x44>
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fab3 f383 	clz	r3, r3
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	fa03 f202 	lsl.w	r2, r3, r2
 8000ec4:	4806      	ldr	r0, [pc, #24]	@ (8000ee0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	3302      	adds	r3, #2
 8000ece:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8000ed2:	bf00      	nop
 8000ed4:	371c      	adds	r7, #28
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	40010000 	.word	0x40010000

08000ee4 <GPIO_init>:
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	@ 0x28
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	f107 031c 	add.w	r3, r7, #28
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
 8000f04:	615a      	str	r2, [r3, #20]
 8000f06:	2004      	movs	r0, #4
 8000f08:	f7ff fef2 	bl	8000cf0 <LL_AHB2_GRP1_EnableClock>
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f7ff feef 	bl	8000cf0 <LL_AHB2_GRP1_EnableClock>
 8000f12:	2002      	movs	r0, #2
 8000f14:	f7ff feec 	bl	8000cf0 <LL_AHB2_GRP1_EnableClock>
 8000f18:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f20:	f7ff ff9b 	bl	8000e5a <LL_GPIO_ResetOutputPin>
 8000f24:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f28:	483c      	ldr	r0, [pc, #240]	@ (800101c <GPIO_init+0x138>)
 8000f2a:	f7ff ff96 	bl	8000e5a <LL_GPIO_ResetOutputPin>
 8000f2e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f32:	483b      	ldr	r0, [pc, #236]	@ (8001020 <GPIO_init+0x13c>)
 8000f34:	f7ff ff91 	bl	8000e5a <LL_GPIO_ResetOutputPin>
 8000f38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f3c:	607b      	str	r3, [r7, #4]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4835      	ldr	r0, [pc, #212]	@ (8001020 <GPIO_init+0x13c>)
 8000f4c:	f001 fee9 	bl	8002d22 <LL_GPIO_Init>
 8000f50:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	2301      	movs	r3, #1
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6e:	f001 fed8 	bl	8002d22 <LL_GPIO_Init>
 8000f72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	2301      	movs	r3, #1
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	2300      	movs	r3, #0
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4823      	ldr	r0, [pc, #140]	@ (800101c <GPIO_init+0x138>)
 8000f8e:	f001 fec8 	bl	8002d22 <LL_GPIO_Init>
 8000f92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	2301      	movs	r3, #1
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	613b      	str	r3, [r7, #16]
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	4619      	mov	r1, r3
 8000fac:	481c      	ldr	r0, [pc, #112]	@ (8001020 <GPIO_init+0x13c>)
 8000fae:	f001 feb8 	bl	8002d22 <LL_GPIO_Init>
 8000fb2:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f7ff ff5e 	bl	8000e78 <LL_SYSCFG_SetEXTISource>
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	61fb      	str	r3, [r7, #28]
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	623b      	str	r3, [r7, #32]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000fd6:	f107 031c 	add.w	r3, r7, #28
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f001 fc62 	bl	80028a4 <LL_EXTI_Init>
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	480d      	ldr	r0, [pc, #52]	@ (800101c <GPIO_init+0x138>)
 8000fe6:	f7ff fed8 	bl	8000d9a <LL_GPIO_SetPinPull>
 8000fea:	2200      	movs	r2, #0
 8000fec:	2101      	movs	r1, #1
 8000fee:	480b      	ldr	r0, [pc, #44]	@ (800101c <GPIO_init+0x138>)
 8000ff0:	f7ff fe96 	bl	8000d20 <LL_GPIO_SetPinMode>
 8000ff4:	f7ff fdf2 	bl	8000bdc <__NVIC_GetPriorityGrouping>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fe42 	bl	8000c88 <NVIC_EncodePriority>
 8001004:	4603      	mov	r3, r0
 8001006:	4619      	mov	r1, r3
 8001008:	2006      	movs	r0, #6
 800100a:	f7ff fe13 	bl	8000c34 <__NVIC_SetPriority>
 800100e:	2006      	movs	r0, #6
 8001010:	f7ff fdf2 	bl	8000bf8 <__NVIC_EnableIRQ>
 8001014:	bf00      	nop
 8001016:	3728      	adds	r7, #40	@ 0x28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	48000400 	.word	0x48000400
 8001020:	48000800 	.word	0x48000800

08001024 <LED_GREEN>:
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d005      	beq.n	800103e <LED_GREEN+0x1a>
 8001032:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001036:	4806      	ldr	r0, [pc, #24]	@ (8001050 <LED_GREEN+0x2c>)
 8001038:	f7ff ff01 	bl	8000e3e <LL_GPIO_SetOutputPin>
 800103c:	e004      	b.n	8001048 <LED_GREEN+0x24>
 800103e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001042:	4803      	ldr	r0, [pc, #12]	@ (8001050 <LED_GREEN+0x2c>)
 8001044:	f7ff ff09 	bl	8000e5a <LL_GPIO_ResetOutputPin>
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	48000400 	.word	0x48000400

08001054 <BLUE_BUTTON>:
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
 8001058:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800105c:	4805      	ldr	r0, [pc, #20]	@ (8001074 <BLUE_BUTTON+0x20>)
 800105e:	f7ff fed9 	bl	8000e14 <LL_GPIO_IsInputPinSet>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	bf0c      	ite	eq
 8001068:	2301      	moveq	r3, #1
 800106a:	2300      	movne	r3, #0
 800106c:	b2db      	uxtb	r3, r3
 800106e:	4618      	mov	r0, r3
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	48000800 	.word	0x48000800

08001078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001078:	b480      	push	{r7}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001088:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <__NVIC_SetPriorityGrouping+0x44>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108e:	68ba      	ldr	r2, [r7, #8]
 8001090:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001094:	4013      	ands	r3, r2
 8001096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010aa:	4a04      	ldr	r2, [pc, #16]	@ (80010bc <__NVIC_SetPriorityGrouping+0x44>)
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	60d3      	str	r3, [r2, #12]
}
 80010b0:	bf00      	nop
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	db0b      	blt.n	80010ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	f003 021f 	and.w	r2, r3, #31
 80010d8:	4907      	ldr	r1, [pc, #28]	@ (80010f8 <__NVIC_EnableIRQ+0x38>)
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	095b      	lsrs	r3, r3, #5
 80010e0:	2001      	movs	r0, #1
 80010e2:	fa00 f202 	lsl.w	r2, r0, r2
 80010e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000e100 	.word	0xe000e100

080010fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	6039      	str	r1, [r7, #0]
 8001106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110c:	2b00      	cmp	r3, #0
 800110e:	db0a      	blt.n	8001126 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	b2da      	uxtb	r2, r3
 8001114:	490c      	ldr	r1, [pc, #48]	@ (8001148 <__NVIC_SetPriority+0x4c>)
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	0112      	lsls	r2, r2, #4
 800111c:	b2d2      	uxtb	r2, r2
 800111e:	440b      	add	r3, r1
 8001120:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001124:	e00a      	b.n	800113c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	b2da      	uxtb	r2, r3
 800112a:	4908      	ldr	r1, [pc, #32]	@ (800114c <__NVIC_SetPriority+0x50>)
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	f003 030f 	and.w	r3, r3, #15
 8001132:	3b04      	subs	r3, #4
 8001134:	0112      	lsls	r2, r2, #4
 8001136:	b2d2      	uxtb	r2, r2
 8001138:	440b      	add	r3, r1
 800113a:	761a      	strb	r2, [r3, #24]
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	e000e100 	.word	0xe000e100
 800114c:	e000ed00 	.word	0xe000ed00

08001150 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <LL_RCC_LSE_Enable+0x20>)
 8001156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800115a:	4a05      	ldr	r2, [pc, #20]	@ (8001170 <LL_RCC_LSE_Enable+0x20>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40021000 	.word	0x40021000

08001174 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8001178:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <LL_RCC_LSE_IsReady+0x24>)
 800117a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b02      	cmp	r3, #2
 8001184:	d101      	bne.n	800118a <LL_RCC_LSE_IsReady+0x16>
 8001186:	2301      	movs	r3, #1
 8001188:	e000      	b.n	800118c <LL_RCC_LSE_IsReady+0x18>
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40021000 	.word	0x40021000

0800119c <LL_RCC_MSI_EnablePLLMode>:
  *       ready
  * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a04      	ldr	r2, [pc, #16]	@ (80011b8 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	6013      	str	r3, [r2, #0]
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000

080011bc <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80011c4:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <LL_RCC_SetRTCClockSource+0x28>)
 80011c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011ca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80011ce:	4905      	ldr	r1, [pc, #20]	@ (80011e4 <LL_RCC_SetRTCClockSource+0x28>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	40021000 	.word	0x40021000

080011e8 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <LL_RCC_EnableRTC+0x20>)
 80011ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011f2:	4a05      	ldr	r2, [pc, #20]	@ (8001208 <LL_RCC_EnableRTC+0x20>)
 80011f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	40021000 	.word	0x40021000

0800120c <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <LL_RCC_ForceBackupDomainReset+0x20>)
 8001212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001216:	4a05      	ldr	r2, [pc, #20]	@ (800122c <LL_RCC_ForceBackupDomainReset+0x20>)
 8001218:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800121c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000

08001230 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001234:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <LL_RCC_ReleaseBackupDomainReset+0x20>)
 8001236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800123a:	4a05      	ldr	r2, [pc, #20]	@ (8001250 <LL_RCC_ReleaseBackupDomainReset+0x20>)
 800123c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001240:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000

08001254 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800125c:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <LL_APB1_GRP1_EnableClock+0x2c>)
 800125e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001260:	4907      	ldr	r1, [pc, #28]	@ (8001280 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4313      	orrs	r3, r2
 8001266:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001268:	4b05      	ldr	r3, [pc, #20]	@ (8001280 <LL_APB1_GRP1_EnableClock+0x2c>)
 800126a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4013      	ands	r3, r2
 8001270:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001272:	68fb      	ldr	r3, [r7, #12]
}
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	40021000 	.word	0x40021000

08001284 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800128e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001290:	4907      	ldr	r1, [pc, #28]	@ (80012b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4313      	orrs	r3, r2
 8001296:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001298:	4b05      	ldr	r3, [pc, #20]	@ (80012b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800129a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4013      	ands	r3, r2
 80012a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012a2:	68fb      	ldr	r3, [r7, #12]
}
 80012a4:	bf00      	nop
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	40021000 	.word	0x40021000

080012b4 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80012bc:	4b05      	ldr	r3, [pc, #20]	@ (80012d4 <LL_EXTI_EnableIT_0_31+0x20>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4904      	ldr	r1, [pc, #16]	@ (80012d4 <LL_EXTI_EnableIT_0_31+0x20>)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	600b      	str	r3, [r1, #0]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	40010400 	.word	0x40010400

080012d8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80012e0:	4b05      	ldr	r3, [pc, #20]	@ (80012f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80012e2:	689a      	ldr	r2, [r3, #8]
 80012e4:	4904      	ldr	r1, [pc, #16]	@ (80012f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	608b      	str	r3, [r1, #8]

}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	40010400 	.word	0x40010400

080012fc <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001304:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6153      	str	r3, [r2, #20]
}
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40010400 	.word	0x40010400

0800131c <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001320:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <LL_LPM_EnableSleep+0x1c>)
 8001322:	691b      	ldr	r3, [r3, #16]
 8001324:	4a04      	ldr	r2, [pc, #16]	@ (8001338 <LL_LPM_EnableSleep+0x1c>)
 8001326:	f023 0304 	bic.w	r3, r3, #4
 800132a:	6113      	str	r3, [r2, #16]
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <LL_LPM_EnableDeepSleep>:
  * @brief  Processor uses deep sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableDeepSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001340:	4b05      	ldr	r3, [pc, #20]	@ (8001358 <LL_LPM_EnableDeepSleep+0x1c>)
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <LL_LPM_EnableDeepSleep+0x1c>)
 8001346:	f043 0304 	orr.w	r3, r3, #4
 800134a:	6113      	str	r3, [r2, #16]
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	e000ed00 	.word	0xe000ed00

0800135c <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001360:	4b05      	ldr	r3, [pc, #20]	@ (8001378 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a04      	ldr	r2, [pc, #16]	@ (8001378 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001366:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800136a:	6013      	str	r3, [r2, #0]
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40007000 	.word	0x40007000

0800137c <LL_PWR_SetPowerMode>:
  *         @arg @ref LL_PWR_MODE_STANDBY
  *         @arg @ref LL_PWR_MODE_SHUTDOWN
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <LL_PWR_SetPowerMode+0x24>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f023 0207 	bic.w	r2, r3, #7
 800138c:	4904      	ldr	r1, [pc, #16]	@ (80013a0 <LL_PWR_SetPowerMode+0x24>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4313      	orrs	r3, r2
 8001392:	600b      	str	r3, [r1, #0]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	40007000 	.word	0x40007000

080013a4 <LL_PWR_EnableInternWU>:
  * @brief  Enable Internal Wake-up line
  * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableInternWU(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 80013a8:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <LL_PWR_EnableInternWU+0x1c>)
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	4a04      	ldr	r2, [pc, #16]	@ (80013c0 <LL_PWR_EnableInternWU+0x1c>)
 80013ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013b2:	6093      	str	r3, [r2, #8]
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40007000 	.word	0x40007000

080013c4 <LL_RTC_EnableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* Set the Initialization mode */
  WRITE_REG(RTCx->ISR, RTC_LL_INIT_MASK);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f04f 32ff 	mov.w	r2, #4294967295
 80013d2:	60da      	str	r2, [r3, #12]
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <LL_RTC_DisableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* Exit Initialization mode */
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80013ee:	60da      	str	r2, [r3, #12]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	691b      	ldr	r3, [r3, #16]
 800140a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	041b      	lsls	r3, r3, #16
 8001412:	431a      	orrs	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	611a      	str	r2, [r3, #16]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001436:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	431a      	orrs	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	611a      	str	r2, [r3, #16]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <LL_RTC_EnableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	22ff      	movs	r2, #255	@ 0xff
 800145a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <LL_RTC_DisableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	22ca      	movs	r2, #202	@ 0xca
 8001474:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2253      	movs	r2, #83	@ 0x53
 800147a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <LL_RTC_WAKEUP_Enable>:
  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Enable
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTE);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	609a      	str	r2, [r3, #8]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <LL_RTC_WAKEUP_Disable>:
  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Disable
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CR, RTC_CR_WUTE);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	609a      	str	r2, [r3, #8]
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f023 0207 	bic.w	r2, r3, #7
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	431a      	orrs	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	609a      	str	r2, [r3, #8]
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <LL_RTC_WAKEUP_SetAutoReload>:
  * @param  RTCx RTC Instance
  * @param  Value Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	695b      	ldr	r3, [r3, #20]
 80014fc:	0c1b      	lsrs	r3, r3, #16
 80014fe:	041b      	lsls	r3, r3, #16
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	431a      	orrs	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	615a      	str	r2, [r3, #20]
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <LL_RTC_BAK_SetRegister>:
  *         @arg @ref LL_RTC_BKP_DR31
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 8001514:	b480      	push	{r7}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	3350      	adds	r3, #80	@ 0x50
 8001528:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	697a      	ldr	r2, [r7, #20]
 8001530:	4413      	add	r3, r2
 8001532:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	601a      	str	r2, [r3, #0]
}
 800153a:	bf00      	nop
 800153c:	371c      	adds	r7, #28
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <LL_RTC_BAK_GetRegister>:
  *         @arg @ref LL_RTC_BKP_DR30
  *         @arg @ref LL_RTC_BKP_DR31
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 8001546:	b480      	push	{r7}
 8001548:	b085      	sub	sp, #20
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
 800154e:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3350      	adds	r3, #80	@ 0x50
 8001558:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	4413      	add	r3, r2
 8001562:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <LL_RTC_ClearFlag_WUT>:
  * @rmtoll ISR          WUTF          LL_RTC_ClearFlag_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_WUTF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	f463 6290 	orn	r2, r3, #1152	@ 0x480
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	60da      	str	r2, [r3, #12]
}
 800158a:	bf00      	nop
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr

08001596 <LL_RTC_IsActiveFlag_WUTW>:
  * @rmtoll ISR          WUTWF         LL_RTC_IsActiveFlag_WUTW
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)
{
 8001596:	b480      	push	{r7}
 8001598:	b083      	sub	sp, #12
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_WUTWF) == (RTC_ISR_WUTWF));
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	2b04      	cmp	r3, #4
 80015a8:	bf0c      	ite	eq
 80015aa:	2301      	moveq	r3, #1
 80015ac:	2300      	movne	r3, #0
 80015ae:	b2db      	uxtb	r3, r3
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <LL_RTC_EnableIT_WUT>:
  * @rmtoll RTC_CR          WUTIE         LL_RTC_EnableIT_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTIE);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	609a      	str	r2, [r3, #8]
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <Delay_ms>:
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
    return LL_SPI_ReceiveData8(NRF_SPI);
}


static inline void Delay_ms(uint32_t ms) { LL_mDelay(ms); }
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f001 fc83 	bl	8002ef0 <LL_mDelay>
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <RTC_wakeup_init>:
volatile int expe = 1; //nb exprience


// RTC/wakeup timer
static void RTC_wakeup_init( int delay )
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	LL_RTC_DisableWriteProtection( RTC );
 80015fc:	4812      	ldr	r0, [pc, #72]	@ (8001648 <RTC_wakeup_init+0x54>)
 80015fe:	f7ff ff33 	bl	8001468 <LL_RTC_DisableWriteProtection>
	LL_RTC_WAKEUP_Disable( RTC );
 8001602:	4811      	ldr	r0, [pc, #68]	@ (8001648 <RTC_wakeup_init+0x54>)
 8001604:	f7ff ff50 	bl	80014a8 <LL_RTC_WAKEUP_Disable>
	while	( !LL_RTC_IsActiveFlag_WUTW( RTC ) )
 8001608:	bf00      	nop
 800160a:	480f      	ldr	r0, [pc, #60]	@ (8001648 <RTC_wakeup_init+0x54>)
 800160c:	f7ff ffc3 	bl	8001596 <LL_RTC_IsActiveFlag_WUTW>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d0f9      	beq.n	800160a <RTC_wakeup_init+0x16>
		{ }
	// connecter le timer a l'horloge 1Hz de la RTC
	LL_RTC_WAKEUP_SetClock( RTC, LL_RTC_WAKEUPCLOCK_CKSPRE );
 8001616:	2104      	movs	r1, #4
 8001618:	480b      	ldr	r0, [pc, #44]	@ (8001648 <RTC_wakeup_init+0x54>)
 800161a:	f7ff ff55 	bl	80014c8 <LL_RTC_WAKEUP_SetClock>
	// fixer la duree de temporisation
	LL_RTC_WAKEUP_SetAutoReload( RTC, delay );	// 16 bits
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4619      	mov	r1, r3
 8001622:	4809      	ldr	r0, [pc, #36]	@ (8001648 <RTC_wakeup_init+0x54>)
 8001624:	f7ff ff63 	bl	80014ee <LL_RTC_WAKEUP_SetAutoReload>
	LL_RTC_ClearFlag_WUT(RTC);
 8001628:	4807      	ldr	r0, [pc, #28]	@ (8001648 <RTC_wakeup_init+0x54>)
 800162a:	f7ff ffa3 	bl	8001574 <LL_RTC_ClearFlag_WUT>
	LL_RTC_EnableIT_WUT(RTC);
 800162e:	4806      	ldr	r0, [pc, #24]	@ (8001648 <RTC_wakeup_init+0x54>)
 8001630:	f7ff ffc4 	bl	80015bc <LL_RTC_EnableIT_WUT>
	LL_RTC_WAKEUP_Enable(RTC);
 8001634:	4804      	ldr	r0, [pc, #16]	@ (8001648 <RTC_wakeup_init+0x54>)
 8001636:	f7ff ff27 	bl	8001488 <LL_RTC_WAKEUP_Enable>
	LL_RTC_EnableWriteProtection(RTC);
 800163a:	4803      	ldr	r0, [pc, #12]	@ (8001648 <RTC_wakeup_init+0x54>)
 800163c:	f7ff ff07 	bl	800144e <LL_RTC_EnableWriteProtection>
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40002800 	.word	0x40002800

0800164c <RTC_wakeup_init_from_standby_or_shutdown>:

// modes STANDBY/SHUTDOWN,  MPU enable sur reset NVIC disable donc sur IT externe
void RTC_wakeup_init_from_standby_or_shutdown( int delay )
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f7ff ffcd 	bl	80015f4 <RTC_wakeup_init>
	// enable the Internal Wake-up line
	LL_PWR_EnableInternWU();	// ceci ne concerne que Standby et Shutdown, pas STOPx
 800165a:	f7ff fea3 	bl	80013a4 <LL_PWR_EnableInternWU>
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <RTC_wakeup_init_from_stop>:
// Dans le cas des modes STOPx, le MPU sera reveille par interruption
// le module EXTI et une partie du NVIC sont encore alimentes
// le contenu de la RAM et des registres tant prserv, le MPU
// reprend l'execution aprs l'instruction WFI
void RTC_wakeup_init_from_stop( int delay )
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f7ff ffc0 	bl	80015f4 <RTC_wakeup_init>
	// valider l'interrupt par la ligne 20 du module EXTI, qui est rserve au wakeup timer
	LL_EXTI_EnableIT_0_31( LL_EXTI_LINE_20 );
 8001674:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001678:	f7ff fe1c 	bl	80012b4 <LL_EXTI_EnableIT_0_31>
	LL_EXTI_EnableRisingTrig_0_31( LL_EXTI_LINE_20 );
 800167c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001680:	f7ff fe2a 	bl	80012d8 <LL_EXTI_EnableRisingTrig_0_31>
	// valider l'interrupt chez NVIC
	NVIC_SetPriority( RTC_WKUP_IRQn, 1 );
 8001684:	2101      	movs	r1, #1
 8001686:	2003      	movs	r0, #3
 8001688:	f7ff fd38 	bl	80010fc <__NVIC_SetPriority>
	NVIC_EnableIRQ( RTC_WKUP_IRQn );
 800168c:	2003      	movs	r0, #3
 800168e:	f7ff fd17 	bl	80010c0 <__NVIC_EnableIRQ>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <main>:
uint8_t channel_nb = 60; //n du canal radio utilis (//channel 60 --> 2460 MHz)
uint8_t adr_data_pipe_used = 1; //numro du data pipe utilis pour la transmission (de 0  5)


int main(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0

  /*clock domains activation*/
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80016a0:	2001      	movs	r0, #1
 80016a2:	f7ff fdef 	bl	8001284 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80016a6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80016aa:	f7ff fdd3 	bl	8001254 <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ae:	2003      	movs	r0, #3
 80016b0:	f7ff fce2 	bl	8001078 <__NVIC_SetPriorityGrouping>
  LL_PWR_EnableBkUpAccess(); // droit Write
 80016b4:	f7ff fe52 	bl	800135c <LL_PWR_EnableBkUpAccess>

  if (LL_RCC_LSE_IsReady() == 1) { // hot start
 80016b8:	f7ff fd5c 	bl	8001174 <LL_RCC_LSE_IsReady>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d106      	bne.n	80016d0 <main+0x34>
	  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
 80016c2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80016c6:	f7ff fd79 	bl	80011bc <LL_RCC_SetRTCClockSource>
	  LL_RCC_EnableRTC();
 80016ca:	f7ff fd8d 	bl	80011e8 <LL_RCC_EnableRTC>
 80016ce:	e025      	b.n	800171c <main+0x80>
  }
  else // cold start
  {
	  LL_RCC_ForceBackupDomainReset();
 80016d0:	f7ff fd9c 	bl	800120c <LL_RCC_ForceBackupDomainReset>
	  LL_RCC_ReleaseBackupDomainReset();
 80016d4:	f7ff fdac 	bl	8001230 <LL_RCC_ReleaseBackupDomainReset>
	  LL_RCC_LSE_Enable();
 80016d8:	f7ff fd3a 	bl	8001150 <LL_RCC_LSE_Enable>
	  while (!LL_RCC_LSE_IsReady()) {
 80016dc:	bf00      	nop
 80016de:	f7ff fd49 	bl	8001174 <LL_RCC_LSE_IsReady>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0fa      	beq.n	80016de <main+0x42>
	  }
	  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
 80016e8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80016ec:	f7ff fd66 	bl	80011bc <LL_RCC_SetRTCClockSource>
	  LL_RCC_EnableRTC();
 80016f0:	f7ff fd7a 	bl	80011e8 <LL_RCC_EnableRTC>
	  LL_RTC_DisableWriteProtection(RTC);
 80016f4:	488e      	ldr	r0, [pc, #568]	@ (8001930 <main+0x294>)
 80016f6:	f7ff feb7 	bl	8001468 <LL_RTC_DisableWriteProtection>
	  LL_RTC_EnableInitMode(RTC);
 80016fa:	488d      	ldr	r0, [pc, #564]	@ (8001930 <main+0x294>)
 80016fc:	f7ff fe62 	bl	80013c4 <LL_RTC_EnableInitMode>
	  LL_RTC_SetAsynchPrescaler(RTC,0x7F); //div 128
 8001700:	217f      	movs	r1, #127	@ 0x7f
 8001702:	488b      	ldr	r0, [pc, #556]	@ (8001930 <main+0x294>)
 8001704:	f7ff fe7a 	bl	80013fc <LL_RTC_SetAsynchPrescaler>
	  LL_RTC_SetSynchPrescaler(RTC,0xFF); //div 256
 8001708:	21ff      	movs	r1, #255	@ 0xff
 800170a:	4889      	ldr	r0, [pc, #548]	@ (8001930 <main+0x294>)
 800170c:	f7ff fe8a 	bl	8001424 <LL_RTC_SetSynchPrescaler>
	  LL_RTC_DisableInitMode(RTC);
 8001710:	4887      	ldr	r0, [pc, #540]	@ (8001930 <main+0x294>)
 8001712:	f7ff fe65 	bl	80013e0 <LL_RTC_DisableInitMode>
	  LL_RTC_EnableWriteProtection(RTC);
 8001716:	4886      	ldr	r0, [pc, #536]	@ (8001930 <main+0x294>)
 8001718:	f7ff fe99 	bl	800144e <LL_RTC_EnableWriteProtection>
  }
  // config GPIO
  GPIO_init();
 800171c:	f7ff fbe2 	bl	8000ee4 <GPIO_init>
  //config bus SPI1
  SPI1_Init();
 8001720:	f000 fdde 	bl	80022e0 <SPI1_Init>

  // Incrmente le numro de l'exprience
  expe = LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0);
 8001724:	2100      	movs	r1, #0
 8001726:	4882      	ldr	r0, [pc, #520]	@ (8001930 <main+0x294>)
 8001728:	f7ff ff0d 	bl	8001546 <LL_RTC_BAK_GetRegister>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	4b80      	ldr	r3, [pc, #512]	@ (8001934 <main+0x298>)
 8001732:	601a      	str	r2, [r3, #0]

  if (expe == 0)expe = 1;
 8001734:	4b7f      	ldr	r3, [pc, #508]	@ (8001934 <main+0x298>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d102      	bne.n	8001742 <main+0xa6>
 800173c:	4b7d      	ldr	r3, [pc, #500]	@ (8001934 <main+0x298>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]

  if (BLUE_BUTTON() )
 8001742:	f7ff fc87 	bl	8001054 <BLUE_BUTTON>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d012      	beq.n	8001772 <main+0xd6>
    {
    	if (expe == 8){
 800174c:	4b79      	ldr	r3, [pc, #484]	@ (8001934 <main+0x298>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b08      	cmp	r3, #8
 8001752:	d103      	bne.n	800175c <main+0xc0>
    		expe = 1;
 8001754:	4b77      	ldr	r3, [pc, #476]	@ (8001934 <main+0x298>)
 8001756:	2201      	movs	r2, #1
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	e004      	b.n	8001766 <main+0xca>
    	} else {
    		expe += 1;
 800175c:	4b75      	ldr	r3, [pc, #468]	@ (8001934 <main+0x298>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	3301      	adds	r3, #1
 8001762:	4a74      	ldr	r2, [pc, #464]	@ (8001934 <main+0x298>)
 8001764:	6013      	str	r3, [r2, #0]
    	}
  	  blue_mode = 0;
 8001766:	4b74      	ldr	r3, [pc, #464]	@ (8001938 <main+0x29c>)
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
  	  old_blue = 0;
 800176c:	4b73      	ldr	r3, [pc, #460]	@ (800193c <main+0x2a0>)
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
    }

    while (BLUE_BUTTON()){}
 8001772:	bf00      	nop
 8001774:	f7ff fc6e 	bl	8001054 <BLUE_BUTTON>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1fa      	bne.n	8001774 <main+0xd8>
    LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 800177e:	4b6d      	ldr	r3, [pc, #436]	@ (8001934 <main+0x298>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	461a      	mov	r2, r3
 8001784:	2100      	movs	r1, #0
 8001786:	486a      	ldr	r0, [pc, #424]	@ (8001930 <main+0x294>)
 8001788:	f7ff fec4 	bl	8001514 <LL_RTC_BAK_SetRegister>


    // config clock tree
    if (expe == 1){
 800178c:	4b69      	ldr	r3, [pc, #420]	@ (8001934 <main+0x298>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b01      	cmp	r3, #1
 8001792:	d102      	bne.n	800179a <main+0xfe>
	  SystemClock_Config_80M();
 8001794:	f7ff f92e 	bl	80009f4 <SystemClock_Config_80M>
 8001798:	e016      	b.n	80017c8 <main+0x12c>
    } else if (expe == 2) {
 800179a:	4b66      	ldr	r3, [pc, #408]	@ (8001934 <main+0x298>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d102      	bne.n	80017a8 <main+0x10c>
    	SystemClock_2();
 80017a2:	f7ff f981 	bl	8000aa8 <SystemClock_2>
 80017a6:	e00f      	b.n	80017c8 <main+0x12c>
    } else if (expe == 3) {
 80017a8:	4b62      	ldr	r3, [pc, #392]	@ (8001934 <main+0x298>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b03      	cmp	r3, #3
 80017ae:	d102      	bne.n	80017b6 <main+0x11a>
    	SystemClock_3();
 80017b0:	f7ff f99e 	bl	8000af0 <SystemClock_3>
 80017b4:	e008      	b.n	80017c8 <main+0x12c>
    }else if (expe == 4) {
 80017b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001934 <main+0x298>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b04      	cmp	r3, #4
 80017bc:	d102      	bne.n	80017c4 <main+0x128>
    	SystemClock_4();
 80017be:	f7ff f9bb 	bl	8000b38 <SystemClock_4>
 80017c2:	e001      	b.n	80017c8 <main+0x12c>
    } else {
    	SystemClock_5_6_7_8();
 80017c4:	f7ff f9dc 	bl	8000b80 <SystemClock_5_6_7_8>
    }

    // Config du Systick with IT
    mySystick( SystemCoreClock / 100);
 80017c8:	4b5d      	ldr	r3, [pc, #372]	@ (8001940 <main+0x2a4>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a5d      	ldr	r2, [pc, #372]	@ (8001944 <main+0x2a8>)
 80017ce:	fba2 2303 	umull	r2, r3, r2, r3
 80017d2:	095b      	lsrs	r3, r3, #5
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff f947 	bl	8000a68 <mySystick>


   	//config transceiver / mode PTX
    Init_Transceiver();
 80017da:	f7fe fd81 	bl	80002e0 <Init_Transceiver>
    Config_RF_channel(channel_nb,nRF24_DR_250kbps,nRF24_TXPWR_6dBm);
 80017de:	4b5a      	ldr	r3, [pc, #360]	@ (8001948 <main+0x2ac>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2204      	movs	r2, #4
 80017e4:	2120      	movs	r1, #32
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe fd9e 	bl	8000328 <Config_RF_channel>
    Config_CRC(CRC_Field_On, CRC_Field_1byte);
 80017ec:	2100      	movs	r1, #0
 80017ee:	2001      	movs	r0, #1
 80017f0:	f7fe fdb3 	bl	800035a <Config_CRC>
    //Adresse sur 5 bits. Transmission sur le data pipe adr_data_pipe_used.
    Config_PTX_adress(5,Default_pipe_address,adr_data_pipe_used,nRF24_AA_ON);
 80017f4:	4b55      	ldr	r3, [pc, #340]	@ (800194c <main+0x2b0>)
 80017f6:	781a      	ldrb	r2, [r3, #0]
 80017f8:	2301      	movs	r3, #1
 80017fa:	2100      	movs	r1, #0
 80017fc:	2005      	movs	r0, #5
 80017fe:	f7fe fdc9 	bl	8000394 <Config_PTX_adress>
    Config_ESB_Protocol(nRF24_ARD_1000us,10);
 8001802:	210a      	movs	r1, #10
 8001804:	2003      	movs	r0, #3
 8001806:	f7fe fef7 	bl	80005f8 <Config_ESB_Protocol>
    //on sort du mode power down
    if (expe < 5){
 800180a:	4b4a      	ldr	r3, [pc, #296]	@ (8001934 <main+0x298>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2b04      	cmp	r3, #4
 8001810:	dc05      	bgt.n	800181e <main+0x182>
    	nRF24_SetPowerMode(nRF24_PWR_UP);
 8001812:	2002      	movs	r0, #2
 8001814:	f000 fb46 	bl	8001ea4 <nRF24_SetPowerMode>
    	Delay_ms(2); //Attente 2 ms (1.5 ms pour la sortie du mode power down).
 8001818:	2002      	movs	r0, #2
 800181a:	f7ff fedf 	bl	80015dc <Delay_ms>
    }

    //Entre en mode TX
    nRF24_SetOperationalMode(nRF24_MODE_TX);
 800181e:	2000      	movs	r0, #0
 8001820:	f000 fb5f 	bl	8001ee2 <nRF24_SetOperationalMode>
    StopListen();
 8001824:	f7fe ff0c 	bl	8000640 <StopListen>


  while (1)
  {
	  if (blue_mode == 1){
 8001828:	4b43      	ldr	r3, [pc, #268]	@ (8001938 <main+0x29c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d1fb      	bne.n	8001828 <main+0x18c>
		  switch (expe) {
 8001830:	4b40      	ldr	r3, [pc, #256]	@ (8001934 <main+0x298>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	3b01      	subs	r3, #1
 8001836:	2b07      	cmp	r3, #7
 8001838:	d864      	bhi.n	8001904 <main+0x268>
 800183a:	a201      	add	r2, pc, #4	@ (adr r2, 8001840 <main+0x1a4>)
 800183c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001840:	08001861 	.word	0x08001861
 8001844:	0800186d 	.word	0x0800186d
 8001848:	0800187d 	.word	0x0800187d
 800184c:	08001889 	.word	0x08001889
 8001850:	08001899 	.word	0x08001899
 8001854:	080018b3 	.word	0x080018b3
 8001858:	080018d1 	.word	0x080018d1
 800185c:	080018eb 	.word	0x080018eb
		      case 1:
		          LL_LPM_EnableSleep();
 8001860:	f7ff fd5c 	bl	800131c <LL_LPM_EnableSleep>
		          __WFI();
 8001864:	bf30      	wfi
		          break;
 8001866:	e061      	b.n	800192c <main+0x290>

		      case 2:
		          while (LL_RCC_LSE_IsReady() != 1) {
		              LL_RCC_LSE_Enable();
 8001868:	f7ff fc72 	bl	8001150 <LL_RCC_LSE_Enable>
		          while (LL_RCC_LSE_IsReady() != 1) {
 800186c:	f7ff fc82 	bl	8001174 <LL_RCC_LSE_IsReady>
 8001870:	4603      	mov	r3, r0
 8001872:	2b01      	cmp	r3, #1
 8001874:	d1f8      	bne.n	8001868 <main+0x1cc>
		          }
		          LL_RCC_MSI_EnablePLLMode();
 8001876:	f7ff fc91 	bl	800119c <LL_RCC_MSI_EnablePLLMode>
		          break;
 800187a:	e057      	b.n	800192c <main+0x290>

		      case 3:
		          LL_LPM_EnableSleep();
 800187c:	f7ff fd4e 	bl	800131c <LL_LPM_EnableSleep>
		          __WFI();
 8001880:	bf30      	wfi
		          break;
 8001882:	e053      	b.n	800192c <main+0x290>

		      case 4:
		          while (LL_RCC_LSE_IsReady() != 1) {
		              LL_RCC_LSE_Enable();
 8001884:	f7ff fc64 	bl	8001150 <LL_RCC_LSE_Enable>
		          while (LL_RCC_LSE_IsReady() != 1) {
 8001888:	f7ff fc74 	bl	8001174 <LL_RCC_LSE_IsReady>
 800188c:	4603      	mov	r3, r0
 800188e:	2b01      	cmp	r3, #1
 8001890:	d1f8      	bne.n	8001884 <main+0x1e8>
		          }
		          LL_RCC_MSI_EnablePLLMode();
 8001892:	f7ff fc83 	bl	800119c <LL_RCC_MSI_EnablePLLMode>
		          break;
 8001896:	e049      	b.n	800192c <main+0x290>

		      case 5:
		          RTC_wakeup_init_from_stop(7);
 8001898:	2007      	movs	r0, #7
 800189a:	f7ff fee4 	bl	8001666 <RTC_wakeup_init_from_stop>
		          LL_PWR_SetPowerMode(LL_PWR_MODE_STOP0);
 800189e:	2000      	movs	r0, #0
 80018a0:	f7ff fd6c 	bl	800137c <LL_PWR_SetPowerMode>
		          LL_LPM_EnableDeepSleep();
 80018a4:	f7ff fd4a 	bl	800133c <LL_LPM_EnableDeepSleep>
		          __WFI();
 80018a8:	bf30      	wfi
		          blue_mode = 0;
 80018aa:	4b23      	ldr	r3, [pc, #140]	@ (8001938 <main+0x29c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
		          break;
 80018b0:	e03c      	b.n	800192c <main+0x290>

		      case 6:
		          RTC_wakeup_init_from_stop(7);
 80018b2:	2007      	movs	r0, #7
 80018b4:	f7ff fed7 	bl	8001666 <RTC_wakeup_init_from_stop>
		          LL_PWR_SetPowerMode(LL_PWR_MODE_STOP1);
 80018b8:	2001      	movs	r0, #1
 80018ba:	f7ff fd5f 	bl	800137c <LL_PWR_SetPowerMode>
		          LL_LPM_EnableDeepSleep();
 80018be:	f7ff fd3d 	bl	800133c <LL_LPM_EnableDeepSleep>
		          __WFI();
 80018c2:	bf30      	wfi
		          SystemClock_5_6_7_8();
 80018c4:	f7ff f95c 	bl	8000b80 <SystemClock_5_6_7_8>
		          blue_mode = 0;
 80018c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001938 <main+0x29c>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
		          break;
 80018ce:	e02d      	b.n	800192c <main+0x290>

		      case 7:
		          RTC_wakeup_init_from_stop(7);
 80018d0:	2007      	movs	r0, #7
 80018d2:	f7ff fec8 	bl	8001666 <RTC_wakeup_init_from_stop>
		          LL_PWR_SetPowerMode(LL_PWR_MODE_STOP2);
 80018d6:	2002      	movs	r0, #2
 80018d8:	f7ff fd50 	bl	800137c <LL_PWR_SetPowerMode>
		          LL_LPM_EnableDeepSleep();
 80018dc:	f7ff fd2e 	bl	800133c <LL_LPM_EnableDeepSleep>
		          __WFI();
 80018e0:	bf30      	wfi
		          blue_mode = 0;
 80018e2:	4b15      	ldr	r3, [pc, #84]	@ (8001938 <main+0x29c>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
		          break;
 80018e8:	e020      	b.n	800192c <main+0x290>

		      case 8:
		          RTC_wakeup_init_from_standby_or_shutdown(7);
 80018ea:	2007      	movs	r0, #7
 80018ec:	f7ff feae 	bl	800164c <RTC_wakeup_init_from_standby_or_shutdown>
		          LL_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80018f0:	2004      	movs	r0, #4
 80018f2:	f7ff fd43 	bl	800137c <LL_PWR_SetPowerMode>
		          LL_LPM_EnableDeepSleep();
 80018f6:	f7ff fd21 	bl	800133c <LL_LPM_EnableDeepSleep>
		          __WFI();
 80018fa:	bf30      	wfi
		          blue_mode = 0;
 80018fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <main+0x29c>)
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
		          break;
 8001902:	e013      	b.n	800192c <main+0x290>

		      default:
		          if (expe != 1 && expe != 2 && expe != 3 && expe != 4) {
 8001904:	4b0b      	ldr	r3, [pc, #44]	@ (8001934 <main+0x298>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d00e      	beq.n	800192a <main+0x28e>
 800190c:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <main+0x298>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b02      	cmp	r3, #2
 8001912:	d00a      	beq.n	800192a <main+0x28e>
 8001914:	4b07      	ldr	r3, [pc, #28]	@ (8001934 <main+0x298>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b03      	cmp	r3, #3
 800191a:	d006      	beq.n	800192a <main+0x28e>
 800191c:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <main+0x298>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b04      	cmp	r3, #4
 8001922:	d002      	beq.n	800192a <main+0x28e>
		              LL_LPM_EnableSleep();
 8001924:	f7ff fcfa 	bl	800131c <LL_LPM_EnableSleep>
		              __WFI();
 8001928:	bf30      	wfi
		          }
		          break;
 800192a:	bf00      	nop
	  if (blue_mode == 1){
 800192c:	e77c      	b.n	8001828 <main+0x18c>
 800192e:	bf00      	nop
 8001930:	40002800 	.word	0x40002800
 8001934:	20000028 	.word	0x20000028
 8001938:	20000058 	.word	0x20000058
 800193c:	2000005c 	.word	0x2000005c
 8001940:	20000030 	.word	0x20000030
 8001944:	51eb851f 	.word	0x51eb851f
 8001948:	2000002e 	.word	0x2000002e
 800194c:	2000002f 	.word	0x2000002f

08001950 <SysTick_Handler>:



// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
void SysTick_Handler()
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
	unsigned int subticks;
	ticks += 1;
 8001956:	4b3f      	ldr	r3, [pc, #252]	@ (8001a54 <SysTick_Handler+0x104>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	3301      	adds	r3, #1
 800195c:	4a3d      	ldr	r2, [pc, #244]	@ (8001a54 <SysTick_Handler+0x104>)
 800195e:	6013      	str	r3, [r2, #0]

	//scrutation bouton bleu
	//passage au blue mode
	if	( BLUE_BUTTON() )
 8001960:	f7ff fb78 	bl	8001054 <BLUE_BUTTON>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d00a      	beq.n	8001980 <SysTick_Handler+0x30>
	{
		if	( old_blue == 0 )
 800196a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a58 <SysTick_Handler+0x108>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d109      	bne.n	8001986 <SysTick_Handler+0x36>
		{
			blue_mode = 1;
 8001972:	4b3a      	ldr	r3, [pc, #232]	@ (8001a5c <SysTick_Handler+0x10c>)
 8001974:	2201      	movs	r2, #1
 8001976:	601a      	str	r2, [r3, #0]
		    old_blue = 1;
 8001978:	4b37      	ldr	r3, [pc, #220]	@ (8001a58 <SysTick_Handler+0x108>)
 800197a:	2201      	movs	r2, #1
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	e002      	b.n	8001986 <SysTick_Handler+0x36>
		}
	}
	else
	{
		old_blue = 0;
 8001980:	4b35      	ldr	r3, [pc, #212]	@ (8001a58 <SysTick_Handler+0x108>)
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
	}

	while (BLUE_BUTTON()){}
 8001986:	bf00      	nop
 8001988:	f7ff fb64 	bl	8001054 <BLUE_BUTTON>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d1fa      	bne.n	8001988 <SysTick_Handler+0x38>

	//gestion de l'allumage de la LED
	subticks = ticks % 200;
 8001992:	4b30      	ldr	r3, [pc, #192]	@ (8001a54 <SysTick_Handler+0x104>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a32      	ldr	r2, [pc, #200]	@ (8001a60 <SysTick_Handler+0x110>)
 8001998:	fba2 1203 	umull	r1, r2, r2, r3
 800199c:	0992      	lsrs	r2, r2, #6
 800199e:	21c8      	movs	r1, #200	@ 0xc8
 80019a0:	fb01 f202 	mul.w	r2, r1, r2
 80019a4:	1a9b      	subs	r3, r3, r2
 80019a6:	603b      	str	r3, [r7, #0]
	if	( subticks == 0 ) LED_GREEN(1);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d103      	bne.n	80019b6 <SysTick_Handler+0x66>
 80019ae:	2001      	movs	r0, #1
 80019b0:	f7ff fb38 	bl	8001024 <LED_GREEN>
 80019b4:	e00b      	b.n	80019ce <SysTick_Handler+0x7e>
    else if	( subticks == (expe * 5) ){
 80019b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001a64 <SysTick_Handler+0x114>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	4613      	mov	r3, r2
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4413      	add	r3, r2
 80019c0:	461a      	mov	r2, r3
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d102      	bne.n	80019ce <SysTick_Handler+0x7e>
	LED_GREEN(0);}
 80019c8:	2000      	movs	r0, #0
 80019ca:	f7ff fb2b 	bl	8001024 <LED_GREEN>

	//Partie pour le transceiver
		if (cptr_transmit == period_transmit) {
 80019ce:	4b26      	ldr	r3, [pc, #152]	@ (8001a68 <SysTick_Handler+0x118>)
 80019d0:	781a      	ldrb	r2, [r3, #0]
 80019d2:	4b26      	ldr	r3, [pc, #152]	@ (8001a6c <SysTick_Handler+0x11c>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d131      	bne.n	8001a3e <SysTick_Handler+0xee>

			//sortie du mode power down
			if (expe > 5){
 80019da:	4b22      	ldr	r3, [pc, #136]	@ (8001a64 <SysTick_Handler+0x114>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b05      	cmp	r3, #5
 80019e0:	dd02      	ble.n	80019e8 <SysTick_Handler+0x98>
			nRF24_SetPowerMode(nRF24_PWR_UP);}
 80019e2:	2002      	movs	r0, #2
 80019e4:	f000 fa5e 	bl	8001ea4 <nRF24_SetPowerMode>
			//En fait, on attend 200 ms car la base de temps du systick est 100 ms.
			//LE test montre qu'on n'est pas oblig de mettre un dlai. Le temps de complter le tableau
			//Message et le temps de transmettre sur l'UART prend au moins 5 ms.

			//prparation du message  transmettre
			for (uint8_t i = 0; i < 17; i++) {
 80019e8:	2300      	movs	r3, #0
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	e008      	b.n	8001a00 <SysTick_Handler+0xb0>
				Message[i] = entete_message[i];
 80019ee:	79fa      	ldrb	r2, [r7, #7]
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	491f      	ldr	r1, [pc, #124]	@ (8001a70 <SysTick_Handler+0x120>)
 80019f4:	5c89      	ldrb	r1, [r1, r2]
 80019f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a74 <SysTick_Handler+0x124>)
 80019f8:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = 0; i < 17; i++) {
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	3301      	adds	r3, #1
 80019fe:	71fb      	strb	r3, [r7, #7]
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	2b10      	cmp	r3, #16
 8001a04:	d9f3      	bls.n	80019ee <SysTick_Handler+0x9e>
			}
			Message[17] = '_';
 8001a06:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <SysTick_Handler+0x124>)
 8001a08:	225f      	movs	r2, #95	@ 0x5f
 8001a0a:	745a      	strb	r2, [r3, #17]
			Message[18] = cptr;
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a78 <SysTick_Handler+0x128>)
 8001a0e:	781a      	ldrb	r2, [r3, #0]
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <SysTick_Handler+0x124>)
 8001a12:	749a      	strb	r2, [r3, #18]

			Transmit_Message(Message,taille_message);
 8001a14:	2120      	movs	r1, #32
 8001a16:	4817      	ldr	r0, [pc, #92]	@ (8001a74 <SysTick_Handler+0x124>)
 8001a18:	f7fe fe18 	bl	800064c <Transmit_Message>
			cptr++;
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <SysTick_Handler+0x128>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	3301      	adds	r3, #1
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	4b14      	ldr	r3, [pc, #80]	@ (8001a78 <SysTick_Handler+0x128>)
 8001a26:	701a      	strb	r2, [r3, #0]
			cptr_transmit = 1;
 8001a28:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <SysTick_Handler+0x118>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	701a      	strb	r2, [r3, #0]
			if (expe > 5) nRF24_SetPowerMode(nRF24_PWR_DOWN); // mode low power
 8001a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a64 <SysTick_Handler+0x114>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	dd09      	ble.n	8001a4a <SysTick_Handler+0xfa>
 8001a36:	2000      	movs	r0, #0
 8001a38:	f000 fa34 	bl	8001ea4 <nRF24_SetPowerMode>
		}
		else {
			cptr_transmit ++;
		}
}
 8001a3c:	e005      	b.n	8001a4a <SysTick_Handler+0xfa>
			cptr_transmit ++;
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a68 <SysTick_Handler+0x118>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	3301      	adds	r3, #1
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <SysTick_Handler+0x118>)
 8001a48:	701a      	strb	r2, [r3, #0]
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000054 	.word	0x20000054
 8001a58:	2000005c 	.word	0x2000005c
 8001a5c:	20000058 	.word	0x20000058
 8001a60:	51eb851f 	.word	0x51eb851f
 8001a64:	20000028 	.word	0x20000028
 8001a68:	2000002c 	.word	0x2000002c
 8001a6c:	2000002d 	.word	0x2000002d
 8001a70:	080030e0 	.word	0x080030e0
 8001a74:	20000064 	.word	0x20000064
 8001a78:	20000060 	.word	0x20000060

08001a7c <RTC_WKUP_IRQHandler>:


// wakeup timer interrupt Handler (inutile mais doit etre defini)
void RTC_WKUP_IRQHandler()
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
	LL_EXTI_ClearFlag_0_31( LL_EXTI_LINE_20 );
 8001a80:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001a84:	f7ff fc3a 	bl	80012fc <LL_EXTI_ClearFlag_0_31>
}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <LL_GPIO_SetOutputPin>:
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	619a      	str	r2, [r3, #24]
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <LL_GPIO_ResetOutputPin>:
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	629a      	str	r2, [r3, #40]	@ 0x28
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <LL_SPI_Enable>:
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_SPI_SetRxFIFOThreshold>:
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr

08001b0a <LL_SPI_IsActiveFlag_RXNE>:
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d101      	bne.n	8001b22 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e000      	b.n	8001b24 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001b22:	2300      	movs	r3, #0
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <LL_SPI_IsActiveFlag_TXE>:
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d101      	bne.n	8001b48 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001b44:	2301      	movs	r3, #1
 8001b46:	e000      	b.n	8001b4a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001b48:	2300      	movs	r3, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <LL_SPI_IsActiveFlag_BSY>:
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b66:	2b80      	cmp	r3, #128	@ 0x80
 8001b68:	d101      	bne.n	8001b6e <LL_SPI_IsActiveFlag_BSY+0x18>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e000      	b.n	8001b70 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8001b6e:	2300      	movs	r3, #0
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_SPI_ReceiveData8>:
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <LL_SPI_TransmitData8>:
 8001b96:	b480      	push	{r7}
 8001b98:	b085      	sub	sp, #20
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	70fb      	strb	r3, [r7, #3]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	330c      	adds	r3, #12
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	78fa      	ldrb	r2, [r7, #3]
 8001bac:	701a      	strb	r2, [r3, #0]
 8001bae:	bf00      	nop
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <nRF24_CSN_L>:
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	2110      	movs	r1, #16
 8001bc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bc4:	f7ff ff70 	bl	8001aa8 <LL_GPIO_ResetOutputPin>
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <nRF24_CSN_H>:
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	2110      	movs	r1, #16
 8001bd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd6:	f7ff ff59 	bl	8001a8c <LL_GPIO_SetOutputPin>
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <nRF24_LL_RW>:
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
 8001bea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bee:	4814      	ldr	r0, [pc, #80]	@ (8001c40 <nRF24_LL_RW+0x60>)
 8001bf0:	f7ff ff78 	bl	8001ae4 <LL_SPI_SetRxFIFOThreshold>
 8001bf4:	4812      	ldr	r0, [pc, #72]	@ (8001c40 <nRF24_LL_RW+0x60>)
 8001bf6:	f7ff ff65 	bl	8001ac4 <LL_SPI_Enable>
 8001bfa:	bf00      	nop
 8001bfc:	4810      	ldr	r0, [pc, #64]	@ (8001c40 <nRF24_LL_RW+0x60>)
 8001bfe:	f7ff ffaa 	bl	8001b56 <LL_SPI_IsActiveFlag_BSY>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1f9      	bne.n	8001bfc <nRF24_LL_RW+0x1c>
 8001c08:	bf00      	nop
 8001c0a:	480d      	ldr	r0, [pc, #52]	@ (8001c40 <nRF24_LL_RW+0x60>)
 8001c0c:	f7ff ff90 	bl	8001b30 <LL_SPI_IsActiveFlag_TXE>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f9      	beq.n	8001c0a <nRF24_LL_RW+0x2a>
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4809      	ldr	r0, [pc, #36]	@ (8001c40 <nRF24_LL_RW+0x60>)
 8001c1c:	f7ff ffbb 	bl	8001b96 <LL_SPI_TransmitData8>
 8001c20:	bf00      	nop
 8001c22:	4807      	ldr	r0, [pc, #28]	@ (8001c40 <nRF24_LL_RW+0x60>)
 8001c24:	f7ff ff71 	bl	8001b0a <LL_SPI_IsActiveFlag_RXNE>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f9      	beq.n	8001c22 <nRF24_LL_RW+0x42>
 8001c2e:	4804      	ldr	r0, [pc, #16]	@ (8001c40 <nRF24_LL_RW+0x60>)
 8001c30:	f7ff ffa4 	bl	8001b7c <LL_SPI_ReceiveData8>
 8001c34:	4603      	mov	r3, r0
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40013000 	.word	0x40013000

08001c44 <nRF24_ReadReg>:
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
 8001c4e:	f7ff ffb4 	bl	8001bba <nRF24_CSN_L>
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	f003 031f 	and.w	r3, r3, #31
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff ffc0 	bl	8001be0 <nRF24_LL_RW>
 8001c60:	20ff      	movs	r0, #255	@ 0xff
 8001c62:	f7ff ffbd 	bl	8001be0 <nRF24_LL_RW>
 8001c66:	4603      	mov	r3, r0
 8001c68:	73fb      	strb	r3, [r7, #15]
 8001c6a:	f7ff ffaf 	bl	8001bcc <nRF24_CSN_H>
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
 8001c70:	4618      	mov	r0, r3
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <nRF24_WriteReg>:
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	460a      	mov	r2, r1
 8001c82:	71fb      	strb	r3, [r7, #7]
 8001c84:	4613      	mov	r3, r2
 8001c86:	71bb      	strb	r3, [r7, #6]
 8001c88:	f7ff ff97 	bl	8001bba <nRF24_CSN_L>
 8001c8c:	79fb      	ldrb	r3, [r7, #7]
 8001c8e:	2b1f      	cmp	r3, #31
 8001c90:	d810      	bhi.n	8001cb4 <nRF24_WriteReg+0x3c>
 8001c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c96:	f003 031f 	and.w	r3, r3, #31
 8001c9a:	b25b      	sxtb	r3, r3
 8001c9c:	f043 0320 	orr.w	r3, r3, #32
 8001ca0:	b25b      	sxtb	r3, r3
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff ff9b 	bl	8001be0 <nRF24_LL_RW>
 8001caa:	79bb      	ldrb	r3, [r7, #6]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff97 	bl	8001be0 <nRF24_LL_RW>
 8001cb2:	e013      	b.n	8001cdc <nRF24_WriteReg+0x64>
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff ff92 	bl	8001be0 <nRF24_LL_RW>
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	2be1      	cmp	r3, #225	@ 0xe1
 8001cc0:	d00c      	beq.n	8001cdc <nRF24_WriteReg+0x64>
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	2be2      	cmp	r3, #226	@ 0xe2
 8001cc6:	d009      	beq.n	8001cdc <nRF24_WriteReg+0x64>
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	2be3      	cmp	r3, #227	@ 0xe3
 8001ccc:	d006      	beq.n	8001cdc <nRF24_WriteReg+0x64>
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	2bff      	cmp	r3, #255	@ 0xff
 8001cd2:	d003      	beq.n	8001cdc <nRF24_WriteReg+0x64>
 8001cd4:	79bb      	ldrb	r3, [r7, #6]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff ff82 	bl	8001be0 <nRF24_LL_RW>
 8001cdc:	f7ff ff76 	bl	8001bcc <nRF24_CSN_H>
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <nRF24_ReadMBReg>:
 8001ce8:	b590      	push	{r4, r7, lr}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	6039      	str	r1, [r7, #0]
 8001cf2:	71fb      	strb	r3, [r7, #7]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	71bb      	strb	r3, [r7, #6]
 8001cf8:	f7ff ff5f 	bl	8001bba <nRF24_CSN_L>
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff ff6e 	bl	8001be0 <nRF24_LL_RW>
 8001d04:	e007      	b.n	8001d16 <nRF24_ReadMBReg+0x2e>
 8001d06:	683c      	ldr	r4, [r7, #0]
 8001d08:	1c63      	adds	r3, r4, #1
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	20ff      	movs	r0, #255	@ 0xff
 8001d0e:	f7ff ff67 	bl	8001be0 <nRF24_LL_RW>
 8001d12:	4603      	mov	r3, r0
 8001d14:	7023      	strb	r3, [r4, #0]
 8001d16:	79bb      	ldrb	r3, [r7, #6]
 8001d18:	1e5a      	subs	r2, r3, #1
 8001d1a:	71ba      	strb	r2, [r7, #6]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1f2      	bne.n	8001d06 <nRF24_ReadMBReg+0x1e>
 8001d20:	f7ff ff54 	bl	8001bcc <nRF24_CSN_H>
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd90      	pop	{r4, r7, pc}

08001d2c <nRF24_WriteMBReg>:
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	6039      	str	r1, [r7, #0]
 8001d36:	71fb      	strb	r3, [r7, #7]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	71bb      	strb	r3, [r7, #6]
 8001d3c:	f7ff ff3d 	bl	8001bba <nRF24_CSN_L>
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff ff4c 	bl	8001be0 <nRF24_LL_RW>
 8001d48:	e006      	b.n	8001d58 <nRF24_WriteMBReg+0x2c>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	1c5a      	adds	r2, r3, #1
 8001d4e:	603a      	str	r2, [r7, #0]
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff ff44 	bl	8001be0 <nRF24_LL_RW>
 8001d58:	79bb      	ldrb	r3, [r7, #6]
 8001d5a:	1e5a      	subs	r2, r3, #1
 8001d5c:	71ba      	strb	r2, [r7, #6]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f3      	bne.n	8001d4a <nRF24_WriteMBReg+0x1e>
 8001d62:	f7ff ff33 	bl	8001bcc <nRF24_CSN_H>
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <ReadReg>:
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	4603      	mov	r3, r0
 8001d76:	71fb      	strb	r3, [r7, #7]
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff ff62 	bl	8001c44 <nRF24_ReadReg>
 8001d80:	4603      	mov	r3, r0
 8001d82:	4618      	mov	r0, r3
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <ReadMBReg>:
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b082      	sub	sp, #8
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	4603      	mov	r3, r0
 8001d92:	6039      	str	r1, [r7, #0]
 8001d94:	71fb      	strb	r3, [r7, #7]
 8001d96:	4613      	mov	r3, r2
 8001d98:	71bb      	strb	r3, [r7, #6]
 8001d9a:	79ba      	ldrb	r2, [r7, #6]
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	6839      	ldr	r1, [r7, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff ffa1 	bl	8001ce8 <nRF24_ReadMBReg>
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <nRF24_Init>:
 8001dae:	b580      	push	{r7, lr}
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	2108      	movs	r1, #8
 8001db4:	2000      	movs	r0, #0
 8001db6:	f7ff ff5f 	bl	8001c78 <nRF24_WriteReg>
 8001dba:	213f      	movs	r1, #63	@ 0x3f
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	f7ff ff5b 	bl	8001c78 <nRF24_WriteReg>
 8001dc2:	2103      	movs	r1, #3
 8001dc4:	2002      	movs	r0, #2
 8001dc6:	f7ff ff57 	bl	8001c78 <nRF24_WriteReg>
 8001dca:	2103      	movs	r1, #3
 8001dcc:	2003      	movs	r0, #3
 8001dce:	f7ff ff53 	bl	8001c78 <nRF24_WriteReg>
 8001dd2:	2103      	movs	r1, #3
 8001dd4:	2004      	movs	r0, #4
 8001dd6:	f7ff ff4f 	bl	8001c78 <nRF24_WriteReg>
 8001dda:	2102      	movs	r1, #2
 8001ddc:	2005      	movs	r0, #5
 8001dde:	f7ff ff4b 	bl	8001c78 <nRF24_WriteReg>
 8001de2:	210e      	movs	r1, #14
 8001de4:	2006      	movs	r0, #6
 8001de6:	f7ff ff47 	bl	8001c78 <nRF24_WriteReg>
 8001dea:	2100      	movs	r1, #0
 8001dec:	2007      	movs	r0, #7
 8001dee:	f7ff ff43 	bl	8001c78 <nRF24_WriteReg>
 8001df2:	2100      	movs	r1, #0
 8001df4:	2011      	movs	r0, #17
 8001df6:	f7ff ff3f 	bl	8001c78 <nRF24_WriteReg>
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	2012      	movs	r0, #18
 8001dfe:	f7ff ff3b 	bl	8001c78 <nRF24_WriteReg>
 8001e02:	2100      	movs	r1, #0
 8001e04:	2013      	movs	r0, #19
 8001e06:	f7ff ff37 	bl	8001c78 <nRF24_WriteReg>
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	2014      	movs	r0, #20
 8001e0e:	f7ff ff33 	bl	8001c78 <nRF24_WriteReg>
 8001e12:	2100      	movs	r1, #0
 8001e14:	2015      	movs	r0, #21
 8001e16:	f7ff ff2f 	bl	8001c78 <nRF24_WriteReg>
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	2016      	movs	r0, #22
 8001e1e:	f7ff ff2b 	bl	8001c78 <nRF24_WriteReg>
 8001e22:	2100      	movs	r1, #0
 8001e24:	201c      	movs	r0, #28
 8001e26:	f7ff ff27 	bl	8001c78 <nRF24_WriteReg>
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	201d      	movs	r0, #29
 8001e2e:	f7ff ff23 	bl	8001c78 <nRF24_WriteReg>
 8001e32:	f000 f9d4 	bl	80021de <nRF24_FlushRX>
 8001e36:	f000 f9ca 	bl	80021ce <nRF24_FlushTX>
 8001e3a:	f000 f9d8 	bl	80021ee <nRF24_ClearIRQFlags>
 8001e3e:	f7ff fec5 	bl	8001bcc <nRF24_CSN_H>
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
	...

08001e48 <nRF24_Check>:
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ea0 <nRF24_Check+0x58>)
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	2205      	movs	r2, #5
 8001e54:	68b9      	ldr	r1, [r7, #8]
 8001e56:	2030      	movs	r0, #48	@ 0x30
 8001e58:	f7ff ff68 	bl	8001d2c <nRF24_WriteMBReg>
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	2205      	movs	r2, #5
 8001e60:	4619      	mov	r1, r3
 8001e62:	2010      	movs	r0, #16
 8001e64:	f7ff ff40 	bl	8001ce8 <nRF24_ReadMBReg>
 8001e68:	2300      	movs	r3, #0
 8001e6a:	73fb      	strb	r3, [r7, #15]
 8001e6c:	e00f      	b.n	8001e8e <nRF24_Check+0x46>
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	3310      	adds	r3, #16
 8001e72:	443b      	add	r3, r7
 8001e74:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	1c59      	adds	r1, r3, #1
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d001      	beq.n	8001e88 <nRF24_Check+0x40>
 8001e84:	2300      	movs	r3, #0
 8001e86:	e006      	b.n	8001e96 <nRF24_Check+0x4e>
 8001e88:	7bfb      	ldrb	r3, [r7, #15]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	73fb      	strb	r3, [r7, #15]
 8001e8e:	7bfb      	ldrb	r3, [r7, #15]
 8001e90:	2b04      	cmp	r3, #4
 8001e92:	d9ec      	bls.n	8001e6e <nRF24_Check+0x26>
 8001e94:	2301      	movs	r3, #1
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	080030c4 	.word	0x080030c4

08001ea4 <nRF24_SetPowerMode>:
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f7ff fec8 	bl	8001c44 <nRF24_ReadReg>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	73fb      	strb	r3, [r7, #15]
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d104      	bne.n	8001ec8 <nRF24_SetPowerMode+0x24>
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	f043 0302 	orr.w	r3, r3, #2
 8001ec4:	73fb      	strb	r3, [r7, #15]
 8001ec6:	e003      	b.n	8001ed0 <nRF24_SetPowerMode+0x2c>
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	f023 0302 	bic.w	r3, r3, #2
 8001ece:	73fb      	strb	r3, [r7, #15]
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f7ff fecf 	bl	8001c78 <nRF24_WriteReg>
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <nRF24_SetOperationalMode>:
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b084      	sub	sp, #16
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	4603      	mov	r3, r0
 8001eea:	71fb      	strb	r3, [r7, #7]
 8001eec:	2000      	movs	r0, #0
 8001eee:	f7ff fea9 	bl	8001c44 <nRF24_ReadReg>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	73fb      	strb	r3, [r7, #15]
 8001ef6:	7bfb      	ldrb	r3, [r7, #15]
 8001ef8:	f023 0301 	bic.w	r3, r3, #1
 8001efc:	73fb      	strb	r3, [r7, #15]
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	b25a      	sxtb	r2, r3
 8001f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	b25b      	sxtb	r3, r3
 8001f10:	73fb      	strb	r3, [r7, #15]
 8001f12:	7bfb      	ldrb	r3, [r7, #15]
 8001f14:	4619      	mov	r1, r3
 8001f16:	2000      	movs	r0, #0
 8001f18:	f7ff feae 	bl	8001c78 <nRF24_WriteReg>
 8001f1c:	bf00      	nop
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <nRF24_SetCRCScheme>:
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f7ff fe88 	bl	8001c44 <nRF24_ReadReg>
 8001f34:	4603      	mov	r3, r0
 8001f36:	73fb      	strb	r3, [r7, #15]
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	f023 030c 	bic.w	r3, r3, #12
 8001f3e:	73fb      	strb	r3, [r7, #15]
 8001f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f44:	f003 030c 	and.w	r3, r3, #12
 8001f48:	b25a      	sxtb	r2, r3
 8001f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	b25b      	sxtb	r3, r3
 8001f52:	73fb      	strb	r3, [r7, #15]
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	4619      	mov	r1, r3
 8001f58:	2000      	movs	r0, #0
 8001f5a:	f7ff fe8d 	bl	8001c78 <nRF24_WriteReg>
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <nRF24_SetRFChannel>:
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b082      	sub	sp, #8
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	71fb      	strb	r3, [r7, #7]
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	4619      	mov	r1, r3
 8001f74:	2005      	movs	r0, #5
 8001f76:	f7ff fe7f 	bl	8001c78 <nRF24_WriteReg>
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <nRF24_SetAutoRetr>:
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b082      	sub	sp, #8
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	4603      	mov	r3, r0
 8001f8a:	460a      	mov	r2, r1
 8001f8c:	71fb      	strb	r3, [r7, #7]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	71bb      	strb	r3, [r7, #6]
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	011b      	lsls	r3, r3, #4
 8001f96:	b25a      	sxtb	r2, r3
 8001f98:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001f9c:	f003 030f 	and.w	r3, r3, #15
 8001fa0:	b25b      	sxtb	r3, r3
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	b25b      	sxtb	r3, r3
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	4619      	mov	r1, r3
 8001faa:	2004      	movs	r0, #4
 8001fac:	f7ff fe64 	bl	8001c78 <nRF24_WriteReg>
 8001fb0:	bf00      	nop
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <nRF24_SetAddrWidth>:
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	71fb      	strb	r3, [r7, #7]
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	3b02      	subs	r3, #2
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	4619      	mov	r1, r3
 8001fca:	2003      	movs	r0, #3
 8001fcc:	f7ff fe54 	bl	8001c78 <nRF24_WriteReg>
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <nRF24_SetAddr>:
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	71fb      	strb	r3, [r7, #7]
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
 8001fe6:	2b06      	cmp	r3, #6
 8001fe8:	d00a      	beq.n	8002000 <nRF24_SetAddr+0x28>
 8001fea:	2b06      	cmp	r3, #6
 8001fec:	dc36      	bgt.n	800205c <nRF24_SetAddr+0x84>
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	dc02      	bgt.n	8001ff8 <nRF24_SetAddr+0x20>
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	da04      	bge.n	8002000 <nRF24_SetAddr+0x28>
 8001ff6:	e031      	b.n	800205c <nRF24_SetAddr+0x84>
 8001ff8:	3b02      	subs	r3, #2
 8001ffa:	2b03      	cmp	r3, #3
 8001ffc:	d82e      	bhi.n	800205c <nRF24_SetAddr+0x84>
 8001ffe:	e023      	b.n	8002048 <nRF24_SetAddr+0x70>
 8002000:	2003      	movs	r0, #3
 8002002:	f7ff fe1f 	bl	8001c44 <nRF24_ReadReg>
 8002006:	4603      	mov	r3, r0
 8002008:	3301      	adds	r3, #1
 800200a:	73fb      	strb	r3, [r7, #15]
 800200c:	7bfb      	ldrb	r3, [r7, #15]
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	4413      	add	r3, r2
 8002012:	603b      	str	r3, [r7, #0]
 8002014:	f7ff fdd1 	bl	8001bba <nRF24_CSN_L>
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	4a13      	ldr	r2, [pc, #76]	@ (8002068 <nRF24_SetAddr+0x90>)
 800201c:	5cd3      	ldrb	r3, [r2, r3]
 800201e:	f043 0320 	orr.w	r3, r3, #32
 8002022:	b2db      	uxtb	r3, r3
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff fddb 	bl	8001be0 <nRF24_LL_RW>
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	1e5a      	subs	r2, r3, #1
 800202e:	603a      	str	r2, [r7, #0]
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff fdd4 	bl	8001be0 <nRF24_LL_RW>
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	1e5a      	subs	r2, r3, #1
 800203c:	73fa      	strb	r2, [r7, #15]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1f3      	bne.n	800202a <nRF24_SetAddr+0x52>
 8002042:	f7ff fdc3 	bl	8001bcc <nRF24_CSN_H>
 8002046:	e00a      	b.n	800205e <nRF24_SetAddr+0x86>
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	4a07      	ldr	r2, [pc, #28]	@ (8002068 <nRF24_SetAddr+0x90>)
 800204c:	5cd2      	ldrb	r2, [r2, r3]
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	4619      	mov	r1, r3
 8002054:	4610      	mov	r0, r2
 8002056:	f7ff fe0f 	bl	8001c78 <nRF24_WriteReg>
 800205a:	e000      	b.n	800205e <nRF24_SetAddr+0x86>
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	080030fc 	.word	0x080030fc

0800206c <nRF24_SetTXPower>:
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
 8002076:	2300      	movs	r3, #0
 8002078:	73fb      	strb	r3, [r7, #15]
 800207a:	2006      	movs	r0, #6
 800207c:	f7ff fde2 	bl	8001c44 <nRF24_ReadReg>
 8002080:	4603      	mov	r3, r0
 8002082:	73fb      	strb	r3, [r7, #15]
 8002084:	7bfb      	ldrb	r3, [r7, #15]
 8002086:	f023 0306 	bic.w	r3, r3, #6
 800208a:	73fb      	strb	r3, [r7, #15]
 800208c:	7bfa      	ldrb	r2, [r7, #15]
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	4313      	orrs	r3, r2
 8002092:	73fb      	strb	r3, [r7, #15]
 8002094:	7bfb      	ldrb	r3, [r7, #15]
 8002096:	4619      	mov	r1, r3
 8002098:	2006      	movs	r0, #6
 800209a:	f7ff fded 	bl	8001c78 <nRF24_WriteReg>
 800209e:	bf00      	nop
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <nRF24_SetDataRate>:
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b084      	sub	sp, #16
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	4603      	mov	r3, r0
 80020ae:	71fb      	strb	r3, [r7, #7]
 80020b0:	2006      	movs	r0, #6
 80020b2:	f7ff fdc7 	bl	8001c44 <nRF24_ReadReg>
 80020b6:	4603      	mov	r3, r0
 80020b8:	73fb      	strb	r3, [r7, #15]
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
 80020bc:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80020c0:	73fb      	strb	r3, [r7, #15]
 80020c2:	7bfa      	ldrb	r2, [r7, #15]
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	73fb      	strb	r3, [r7, #15]
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
 80020cc:	4619      	mov	r1, r3
 80020ce:	2006      	movs	r0, #6
 80020d0:	f7ff fdd2 	bl	8001c78 <nRF24_WriteReg>
 80020d4:	bf00      	nop
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <nRF24_SetRXPipe>:
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
 80020e6:	460b      	mov	r3, r1
 80020e8:	71bb      	strb	r3, [r7, #6]
 80020ea:	4613      	mov	r3, r2
 80020ec:	717b      	strb	r3, [r7, #5]
 80020ee:	2002      	movs	r0, #2
 80020f0:	f7ff fda8 	bl	8001c44 <nRF24_ReadReg>
 80020f4:	4603      	mov	r3, r0
 80020f6:	b25a      	sxtb	r2, r3
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	2101      	movs	r1, #1
 80020fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002100:	b25b      	sxtb	r3, r3
 8002102:	4313      	orrs	r3, r2
 8002104:	b25b      	sxtb	r3, r3
 8002106:	b2db      	uxtb	r3, r3
 8002108:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800210c:	73fb      	strb	r3, [r7, #15]
 800210e:	7bfb      	ldrb	r3, [r7, #15]
 8002110:	4619      	mov	r1, r3
 8002112:	2002      	movs	r0, #2
 8002114:	f7ff fdb0 	bl	8001c78 <nRF24_WriteReg>
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	4a19      	ldr	r2, [pc, #100]	@ (8002180 <nRF24_SetRXPipe+0xa4>)
 800211c:	5cd2      	ldrb	r2, [r2, r3]
 800211e:	797b      	ldrb	r3, [r7, #5]
 8002120:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002124:	b2db      	uxtb	r3, r3
 8002126:	4619      	mov	r1, r3
 8002128:	4610      	mov	r0, r2
 800212a:	f7ff fda5 	bl	8001c78 <nRF24_WriteReg>
 800212e:	2001      	movs	r0, #1
 8002130:	f7ff fd88 	bl	8001c44 <nRF24_ReadReg>
 8002134:	4603      	mov	r3, r0
 8002136:	73fb      	strb	r3, [r7, #15]
 8002138:	79bb      	ldrb	r3, [r7, #6]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d10a      	bne.n	8002154 <nRF24_SetRXPipe+0x78>
 800213e:	79fb      	ldrb	r3, [r7, #7]
 8002140:	2201      	movs	r2, #1
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	b25a      	sxtb	r2, r3
 8002148:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800214c:	4313      	orrs	r3, r2
 800214e:	b25b      	sxtb	r3, r3
 8002150:	73fb      	strb	r3, [r7, #15]
 8002152:	e00b      	b.n	800216c <nRF24_SetRXPipe+0x90>
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	2201      	movs	r2, #1
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	b25b      	sxtb	r3, r3
 800215e:	43db      	mvns	r3, r3
 8002160:	b25a      	sxtb	r2, r3
 8002162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002166:	4013      	ands	r3, r2
 8002168:	b25b      	sxtb	r3, r3
 800216a:	73fb      	strb	r3, [r7, #15]
 800216c:	7bfb      	ldrb	r3, [r7, #15]
 800216e:	4619      	mov	r1, r3
 8002170:	2001      	movs	r0, #1
 8002172:	f7ff fd81 	bl	8001c78 <nRF24_WriteReg>
 8002176:	bf00      	nop
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	080030f4 	.word	0x080030f4

08002184 <nRF24_EnableAA>:
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
 800218e:	2001      	movs	r0, #1
 8002190:	f7ff fd58 	bl	8001c44 <nRF24_ReadReg>
 8002194:	4603      	mov	r3, r0
 8002196:	73fb      	strb	r3, [r7, #15]
 8002198:	79fb      	ldrb	r3, [r7, #7]
 800219a:	2201      	movs	r2, #1
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	b25a      	sxtb	r2, r3
 80021a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	b25b      	sxtb	r3, r3
 80021aa:	73fb      	strb	r3, [r7, #15]
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
 80021ae:	4619      	mov	r1, r3
 80021b0:	2001      	movs	r0, #1
 80021b2:	f7ff fd61 	bl	8001c78 <nRF24_WriteReg>
 80021b6:	bf00      	nop
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <nRF24_GetStatus>:
 80021be:	b580      	push	{r7, lr}
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	2007      	movs	r0, #7
 80021c4:	f7ff fd3e 	bl	8001c44 <nRF24_ReadReg>
 80021c8:	4603      	mov	r3, r0
 80021ca:	4618      	mov	r0, r3
 80021cc:	bd80      	pop	{r7, pc}

080021ce <nRF24_FlushTX>:
 80021ce:	b580      	push	{r7, lr}
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	21ff      	movs	r1, #255	@ 0xff
 80021d4:	20e1      	movs	r0, #225	@ 0xe1
 80021d6:	f7ff fd4f 	bl	8001c78 <nRF24_WriteReg>
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}

080021de <nRF24_FlushRX>:
 80021de:	b580      	push	{r7, lr}
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	21ff      	movs	r1, #255	@ 0xff
 80021e4:	20e2      	movs	r0, #226	@ 0xe2
 80021e6:	f7ff fd47 	bl	8001c78 <nRF24_WriteReg>
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}

080021ee <nRF24_ClearIRQFlags>:
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	2007      	movs	r0, #7
 80021f6:	f7ff fd25 	bl	8001c44 <nRF24_ReadReg>
 80021fa:	4603      	mov	r3, r0
 80021fc:	71fb      	strb	r3, [r7, #7]
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002204:	71fb      	strb	r3, [r7, #7]
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	4619      	mov	r1, r3
 800220a:	2007      	movs	r0, #7
 800220c:	f7ff fd34 	bl	8001c78 <nRF24_WriteReg>
 8002210:	bf00      	nop
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <nRF24_WritePayload>:
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	70fb      	strb	r3, [r7, #3]
 8002224:	78fb      	ldrb	r3, [r7, #3]
 8002226:	461a      	mov	r2, r3
 8002228:	6879      	ldr	r1, [r7, #4]
 800222a:	20a0      	movs	r0, #160	@ 0xa0
 800222c:	f7ff fd7e 	bl	8001d2c <nRF24_WriteMBReg>
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <LL_AHB2_GRP1_EnableClock>:
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	4b08      	ldr	r3, [pc, #32]	@ (8002264 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002242:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002244:	4907      	ldr	r1, [pc, #28]	@ (8002264 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4313      	orrs	r3, r2
 800224a:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800224c:	4b05      	ldr	r3, [pc, #20]	@ (8002264 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800224e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4013      	ands	r3, r2
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	bf00      	nop
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	40021000 	.word	0x40021000

08002268 <LL_APB2_GRP1_EnableClock>:
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002272:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002274:	4907      	ldr	r1, [pc, #28]	@ (8002294 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4313      	orrs	r3, r2
 800227a:	660b      	str	r3, [r1, #96]	@ 0x60
 800227c:	4b05      	ldr	r3, [pc, #20]	@ (8002294 <LL_APB2_GRP1_EnableClock+0x2c>)
 800227e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4013      	ands	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	bf00      	nop
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	40021000 	.word	0x40021000

08002298 <LL_SPI_SetStandard>:
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f023 0210 	bic.w	r2, r3, #16
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	431a      	orrs	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <LL_SPI_DisableNSSPulseMgt>:
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f023 0208 	bic.w	r2, r3, #8
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
	...

080022e0 <SPI1_Init>:
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b090      	sub	sp, #64	@ 0x40
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	f107 0318 	add.w	r3, r7, #24
 80022ea:	2228      	movs	r2, #40	@ 0x28
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 fe36 	bl	8002f60 <memset>
 80022f4:	463b      	mov	r3, r7
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	605a      	str	r2, [r3, #4]
 80022fc:	609a      	str	r2, [r3, #8]
 80022fe:	60da      	str	r2, [r3, #12]
 8002300:	611a      	str	r2, [r3, #16]
 8002302:	615a      	str	r2, [r3, #20]
 8002304:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002308:	f7ff ffae 	bl	8002268 <LL_APB2_GRP1_EnableClock>
 800230c:	2001      	movs	r0, #1
 800230e:	f7ff ff93 	bl	8002238 <LL_AHB2_GRP1_EnableClock>
 8002312:	23e0      	movs	r3, #224	@ 0xe0
 8002314:	603b      	str	r3, [r7, #0]
 8002316:	2302      	movs	r3, #2
 8002318:	607b      	str	r3, [r7, #4]
 800231a:	2303      	movs	r3, #3
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
 8002326:	2305      	movs	r3, #5
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	463b      	mov	r3, r7
 800232c:	4619      	mov	r1, r3
 800232e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002332:	f000 fcf6 	bl	8002d22 <LL_GPIO_Init>
 8002336:	2300      	movs	r3, #0
 8002338:	61bb      	str	r3, [r7, #24]
 800233a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800233e:	61fb      	str	r3, [r7, #28]
 8002340:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002344:	623b      	str	r3, [r7, #32]
 8002346:	2300      	movs	r3, #0
 8002348:	627b      	str	r3, [r7, #36]	@ 0x24
 800234a:	2300      	movs	r3, #0
 800234c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800234e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002352:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002354:	2318      	movs	r3, #24
 8002356:	633b      	str	r3, [r7, #48]	@ 0x30
 8002358:	2300      	movs	r3, #0
 800235a:	637b      	str	r3, [r7, #52]	@ 0x34
 800235c:	2300      	movs	r3, #0
 800235e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002360:	2307      	movs	r3, #7
 8002362:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002364:	f107 0318 	add.w	r3, r7, #24
 8002368:	4619      	mov	r1, r3
 800236a:	4807      	ldr	r0, [pc, #28]	@ (8002388 <SPI1_Init+0xa8>)
 800236c:	f000 fd72 	bl	8002e54 <LL_SPI_Init>
 8002370:	2100      	movs	r1, #0
 8002372:	4805      	ldr	r0, [pc, #20]	@ (8002388 <SPI1_Init+0xa8>)
 8002374:	f7ff ff90 	bl	8002298 <LL_SPI_SetStandard>
 8002378:	4803      	ldr	r0, [pc, #12]	@ (8002388 <SPI1_Init+0xa8>)
 800237a:	f7ff ffa0 	bl	80022be <LL_SPI_DisableNSSPulseMgt>
 800237e:	bf00      	nop
 8002380:	3740      	adds	r7, #64	@ 0x40
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40013000 	.word	0x40013000

0800238c <LL_EXTI_IsActiveFlag_0_31>:
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002396:	695a      	ldr	r2, [r3, #20]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4013      	ands	r3, r2
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	429a      	cmp	r2, r3
 80023a0:	d101      	bne.n	80023a6 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80023a6:	2300      	movs	r3, #0
 80023a8:	4618      	mov	r0, r3
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	40010400 	.word	0x40010400

080023b8 <LL_EXTI_ClearFlag_0_31>:
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	4a04      	ldr	r2, [pc, #16]	@ (80023d4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6153      	str	r3, [r2, #20]
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	40010400 	.word	0x40010400

080023d8 <NMI_Handler>:
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <HardFault_Handler>:
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	bf00      	nop
 80023ec:	e7fd      	b.n	80023ea <HardFault_Handler+0x4>

080023ee <MemManage_Handler>:
 80023ee:	b480      	push	{r7}
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	bf00      	nop
 80023f4:	e7fd      	b.n	80023f2 <MemManage_Handler+0x4>

080023f6 <BusFault_Handler>:
 80023f6:	b480      	push	{r7}
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	bf00      	nop
 80023fc:	e7fd      	b.n	80023fa <BusFault_Handler+0x4>

080023fe <UsageFault_Handler>:
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0
 8002402:	bf00      	nop
 8002404:	e7fd      	b.n	8002402 <UsageFault_Handler+0x4>

08002406 <SVC_Handler>:
 8002406:	b480      	push	{r7}
 8002408:	af00      	add	r7, sp, #0
 800240a:	bf00      	nop
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <DebugMon_Handler>:
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <PendSV_Handler>:
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0
 8002426:	bf00      	nop
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <EXTI0_IRQHandler>:
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
 8002434:	2001      	movs	r0, #1
 8002436:	f7ff ffa9 	bl	800238c <LL_EXTI_IsActiveFlag_0_31>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d002      	beq.n	8002446 <EXTI0_IRQHandler+0x16>
 8002440:	2001      	movs	r0, #1
 8002442:	f7ff ffb9 	bl	80023b8 <LL_EXTI_ClearFlag_0_31>
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
	...

0800244c <SystemInit>:
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
 8002450:	4b17      	ldr	r3, [pc, #92]	@ (80024b0 <SystemInit+0x64>)
 8002452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002456:	4a16      	ldr	r2, [pc, #88]	@ (80024b0 <SystemInit+0x64>)
 8002458:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800245c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8002460:	4b14      	ldr	r3, [pc, #80]	@ (80024b4 <SystemInit+0x68>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a13      	ldr	r2, [pc, #76]	@ (80024b4 <SystemInit+0x68>)
 8002466:	f043 0301 	orr.w	r3, r3, #1
 800246a:	6013      	str	r3, [r2, #0]
 800246c:	4b11      	ldr	r3, [pc, #68]	@ (80024b4 <SystemInit+0x68>)
 800246e:	2200      	movs	r2, #0
 8002470:	609a      	str	r2, [r3, #8]
 8002472:	4b10      	ldr	r3, [pc, #64]	@ (80024b4 <SystemInit+0x68>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a0f      	ldr	r2, [pc, #60]	@ (80024b4 <SystemInit+0x68>)
 8002478:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800247c:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002480:	6013      	str	r3, [r2, #0]
 8002482:	4b0c      	ldr	r3, [pc, #48]	@ (80024b4 <SystemInit+0x68>)
 8002484:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002488:	60da      	str	r2, [r3, #12]
 800248a:	4b0a      	ldr	r3, [pc, #40]	@ (80024b4 <SystemInit+0x68>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a09      	ldr	r2, [pc, #36]	@ (80024b4 <SystemInit+0x68>)
 8002490:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	4b07      	ldr	r3, [pc, #28]	@ (80024b4 <SystemInit+0x68>)
 8002498:	2200      	movs	r2, #0
 800249a:	619a      	str	r2, [r3, #24]
 800249c:	4b04      	ldr	r3, [pc, #16]	@ (80024b0 <SystemInit+0x64>)
 800249e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000ed00 	.word	0xe000ed00
 80024b4:	40021000 	.word	0x40021000

080024b8 <LL_USART_IsActiveFlag_TXE>:
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	69db      	ldr	r3, [r3, #28]
 80024c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c8:	2b80      	cmp	r3, #128	@ 0x80
 80024ca:	d101      	bne.n	80024d0 <LL_USART_IsActiveFlag_TXE+0x18>
 80024cc:	2301      	movs	r3, #1
 80024ce:	e000      	b.n	80024d2 <LL_USART_IsActiveFlag_TXE+0x1a>
 80024d0:	2300      	movs	r3, #0
 80024d2:	4618      	mov	r0, r3
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <LL_USART_TransmitData8>:
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	460b      	mov	r3, r1
 80024e8:	70fb      	strb	r3, [r7, #3]
 80024ea:	78fb      	ldrb	r3, [r7, #3]
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <UART_SendChar>:
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	71fb      	strb	r3, [r7, #7]
 800250a:	bf00      	nop
 800250c:	4807      	ldr	r0, [pc, #28]	@ (800252c <UART_SendChar+0x2c>)
 800250e:	f7ff ffd3 	bl	80024b8 <LL_USART_IsActiveFlag_TXE>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0f9      	beq.n	800250c <UART_SendChar+0xc>
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	4619      	mov	r1, r3
 800251c:	4803      	ldr	r0, [pc, #12]	@ (800252c <UART_SendChar+0x2c>)
 800251e:	f7ff ffde 	bl	80024de <LL_USART_TransmitData8>
 8002522:	bf00      	nop
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40004400 	.word	0x40004400

08002530 <UART_SendStr>:
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	e007      	b.n	800254a <UART_SendStr+0x1a>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ffde 	bl	8002500 <UART_SendChar>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	3301      	adds	r3, #1
 8002548:	607b      	str	r3, [r7, #4]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1f3      	bne.n	800253a <UART_SendStr+0xa>
 8002552:	bf00      	nop
 8002554:	bf00      	nop
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <UART_SendBufHex>:
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	807b      	strh	r3, [r7, #2]
 8002568:	2300      	movs	r3, #0
 800256a:	81fb      	strh	r3, [r7, #14]
 800256c:	e018      	b.n	80025a0 <UART_SendBufHex+0x44>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	1c5a      	adds	r2, r3, #1
 8002572:	607a      	str	r2, [r7, #4]
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	737b      	strb	r3, [r7, #13]
 8002578:	7b7b      	ldrb	r3, [r7, #13]
 800257a:	091b      	lsrs	r3, r3, #4
 800257c:	b2db      	uxtb	r3, r3
 800257e:	461a      	mov	r2, r3
 8002580:	4b0c      	ldr	r3, [pc, #48]	@ (80025b4 <UART_SendBufHex+0x58>)
 8002582:	5c9b      	ldrb	r3, [r3, r2]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff ffbb 	bl	8002500 <UART_SendChar>
 800258a:	7b7b      	ldrb	r3, [r7, #13]
 800258c:	f003 030f 	and.w	r3, r3, #15
 8002590:	4a08      	ldr	r2, [pc, #32]	@ (80025b4 <UART_SendBufHex+0x58>)
 8002592:	5cd3      	ldrb	r3, [r2, r3]
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff ffb3 	bl	8002500 <UART_SendChar>
 800259a:	89fb      	ldrh	r3, [r7, #14]
 800259c:	3301      	adds	r3, #1
 800259e:	81fb      	strh	r3, [r7, #14]
 80025a0:	89fa      	ldrh	r2, [r7, #14]
 80025a2:	887b      	ldrh	r3, [r7, #2]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d3e2      	bcc.n	800256e <UART_SendBufHex+0x12>
 80025a8:	bf00      	nop
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	080030cc 	.word	0x080030cc

080025b8 <UART_SendHex8>:
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	091b      	lsrs	r3, r3, #4
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	461a      	mov	r2, r3
 80025ca:	4b08      	ldr	r3, [pc, #32]	@ (80025ec <UART_SendHex8+0x34>)
 80025cc:	5c9b      	ldrb	r3, [r3, r2]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7ff ff96 	bl	8002500 <UART_SendChar>
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	4a04      	ldr	r2, [pc, #16]	@ (80025ec <UART_SendHex8+0x34>)
 80025dc:	5cd3      	ldrb	r3, [r2, r3]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff ff8e 	bl	8002500 <UART_SendChar>
 80025e4:	bf00      	nop
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	080030cc 	.word	0x080030cc

080025f0 <Reset_Handler>:
 80025f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002628 <LoopForever+0x2>
 80025f4:	f7ff ff2a 	bl	800244c <SystemInit>
 80025f8:	2100      	movs	r1, #0
 80025fa:	e003      	b.n	8002604 <LoopCopyDataInit>

080025fc <CopyDataInit>:
 80025fc:	4b0b      	ldr	r3, [pc, #44]	@ (800262c <LoopForever+0x6>)
 80025fe:	585b      	ldr	r3, [r3, r1]
 8002600:	5043      	str	r3, [r0, r1]
 8002602:	3104      	adds	r1, #4

08002604 <LoopCopyDataInit>:
 8002604:	480a      	ldr	r0, [pc, #40]	@ (8002630 <LoopForever+0xa>)
 8002606:	4b0b      	ldr	r3, [pc, #44]	@ (8002634 <LoopForever+0xe>)
 8002608:	1842      	adds	r2, r0, r1
 800260a:	429a      	cmp	r2, r3
 800260c:	d3f6      	bcc.n	80025fc <CopyDataInit>
 800260e:	4a0a      	ldr	r2, [pc, #40]	@ (8002638 <LoopForever+0x12>)
 8002610:	e002      	b.n	8002618 <LoopFillZerobss>

08002612 <FillZerobss>:
 8002612:	2300      	movs	r3, #0
 8002614:	f842 3b04 	str.w	r3, [r2], #4

08002618 <LoopFillZerobss>:
 8002618:	4b08      	ldr	r3, [pc, #32]	@ (800263c <LoopForever+0x16>)
 800261a:	429a      	cmp	r2, r3
 800261c:	d3f9      	bcc.n	8002612 <FillZerobss>
 800261e:	f000 fca7 	bl	8002f70 <__libc_init_array>
 8002622:	f7ff f83b 	bl	800169c <main>

08002626 <LoopForever>:
 8002626:	e7fe      	b.n	8002626 <LoopForever>
 8002628:	20018000 	.word	0x20018000
 800262c:	0800310c 	.word	0x0800310c
 8002630:	20000000 	.word	0x20000000
 8002634:	20000034 	.word	0x20000034
 8002638:	20000034 	.word	0x20000034
 800263c:	20000084 	.word	0x20000084

08002640 <ADC1_2_IRQHandler>:
 8002640:	e7fe      	b.n	8002640 <ADC1_2_IRQHandler>
	...

08002644 <LL_EXTI_EnableIT_0_31>:
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <LL_EXTI_EnableIT_0_31+0x20>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4904      	ldr	r1, [pc, #16]	@ (8002664 <LL_EXTI_EnableIT_0_31+0x20>)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4313      	orrs	r3, r2
 8002656:	600b      	str	r3, [r1, #0]
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	40010400 	.word	0x40010400

08002668 <LL_EXTI_EnableIT_32_63>:
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	4b05      	ldr	r3, [pc, #20]	@ (8002688 <LL_EXTI_EnableIT_32_63+0x20>)
 8002672:	6a1a      	ldr	r2, [r3, #32]
 8002674:	4904      	ldr	r1, [pc, #16]	@ (8002688 <LL_EXTI_EnableIT_32_63+0x20>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4313      	orrs	r3, r2
 800267a:	620b      	str	r3, [r1, #32]
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	40010400 	.word	0x40010400

0800268c <LL_EXTI_DisableIT_0_31>:
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	4b06      	ldr	r3, [pc, #24]	@ (80026b0 <LL_EXTI_DisableIT_0_31+0x24>)
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	43db      	mvns	r3, r3
 800269c:	4904      	ldr	r1, [pc, #16]	@ (80026b0 <LL_EXTI_DisableIT_0_31+0x24>)
 800269e:	4013      	ands	r3, r2
 80026a0:	600b      	str	r3, [r1, #0]
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40010400 	.word	0x40010400

080026b4 <LL_EXTI_DisableIT_32_63>:
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <LL_EXTI_DisableIT_32_63+0x24>)
 80026be:	6a1a      	ldr	r2, [r3, #32]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	43db      	mvns	r3, r3
 80026c4:	4904      	ldr	r1, [pc, #16]	@ (80026d8 <LL_EXTI_DisableIT_32_63+0x24>)
 80026c6:	4013      	ands	r3, r2
 80026c8:	620b      	str	r3, [r1, #32]
 80026ca:	bf00      	nop
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	40010400 	.word	0x40010400

080026dc <LL_EXTI_EnableEvent_0_31>:
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	4b05      	ldr	r3, [pc, #20]	@ (80026fc <LL_EXTI_EnableEvent_0_31+0x20>)
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	4904      	ldr	r1, [pc, #16]	@ (80026fc <LL_EXTI_EnableEvent_0_31+0x20>)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	604b      	str	r3, [r1, #4]
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	40010400 	.word	0x40010400

08002700 <LL_EXTI_EnableEvent_32_63>:
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	4b05      	ldr	r3, [pc, #20]	@ (8002720 <LL_EXTI_EnableEvent_32_63+0x20>)
 800270a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800270c:	4904      	ldr	r1, [pc, #16]	@ (8002720 <LL_EXTI_EnableEvent_32_63+0x20>)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4313      	orrs	r3, r2
 8002712:	624b      	str	r3, [r1, #36]	@ 0x24
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr
 8002720:	40010400 	.word	0x40010400

08002724 <LL_EXTI_DisableEvent_0_31>:
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <LL_EXTI_DisableEvent_0_31+0x24>)
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	43db      	mvns	r3, r3
 8002734:	4904      	ldr	r1, [pc, #16]	@ (8002748 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002736:	4013      	ands	r3, r2
 8002738:	604b      	str	r3, [r1, #4]
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40010400 	.word	0x40010400

0800274c <LL_EXTI_DisableEvent_32_63>:
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <LL_EXTI_DisableEvent_32_63+0x24>)
 8002756:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	43db      	mvns	r3, r3
 800275c:	4904      	ldr	r1, [pc, #16]	@ (8002770 <LL_EXTI_DisableEvent_32_63+0x24>)
 800275e:	4013      	ands	r3, r2
 8002760:	624b      	str	r3, [r1, #36]	@ 0x24
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	40010400 	.word	0x40010400

08002774 <LL_EXTI_EnableRisingTrig_0_31>:
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	4b05      	ldr	r3, [pc, #20]	@ (8002794 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800277e:	689a      	ldr	r2, [r3, #8]
 8002780:	4904      	ldr	r1, [pc, #16]	@ (8002794 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4313      	orrs	r3, r2
 8002786:	608b      	str	r3, [r1, #8]
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	40010400 	.word	0x40010400

08002798 <LL_EXTI_EnableRisingTrig_32_63>:
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80027a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027a4:	4904      	ldr	r1, [pc, #16]	@ (80027b8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	628b      	str	r3, [r1, #40]	@ 0x28
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr
 80027b8:	40010400 	.word	0x40010400

080027bc <LL_EXTI_DisableRisingTrig_0_31>:
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	4b06      	ldr	r3, [pc, #24]	@ (80027e0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	43db      	mvns	r3, r3
 80027cc:	4904      	ldr	r1, [pc, #16]	@ (80027e0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	608b      	str	r3, [r1, #8]
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	40010400 	.word	0x40010400

080027e4 <LL_EXTI_DisableRisingTrig_32_63>:
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	4b06      	ldr	r3, [pc, #24]	@ (8002808 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80027ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	43db      	mvns	r3, r3
 80027f4:	4904      	ldr	r1, [pc, #16]	@ (8002808 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80027f6:	4013      	ands	r3, r2
 80027f8:	628b      	str	r3, [r1, #40]	@ 0x28
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	40010400 	.word	0x40010400

0800280c <LL_EXTI_EnableFallingTrig_0_31>:
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	4b05      	ldr	r3, [pc, #20]	@ (800282c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002816:	68da      	ldr	r2, [r3, #12]
 8002818:	4904      	ldr	r1, [pc, #16]	@ (800282c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4313      	orrs	r3, r2
 800281e:	60cb      	str	r3, [r1, #12]
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	40010400 	.word	0x40010400

08002830 <LL_EXTI_EnableFallingTrig_32_63>:
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	4b05      	ldr	r3, [pc, #20]	@ (8002850 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800283a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800283c:	4904      	ldr	r1, [pc, #16]	@ (8002850 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4313      	orrs	r3, r2
 8002842:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	40010400 	.word	0x40010400

08002854 <LL_EXTI_DisableFallingTrig_0_31>:
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800285e:	68da      	ldr	r2, [r3, #12]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	43db      	mvns	r3, r3
 8002864:	4904      	ldr	r1, [pc, #16]	@ (8002878 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002866:	4013      	ands	r3, r2
 8002868:	60cb      	str	r3, [r1, #12]
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	40010400 	.word	0x40010400

0800287c <LL_EXTI_DisableFallingTrig_32_63>:
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	4b06      	ldr	r3, [pc, #24]	@ (80028a0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	43db      	mvns	r3, r3
 800288c:	4904      	ldr	r1, [pc, #16]	@ (80028a0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800288e:	4013      	ands	r3, r2
 8002890:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40010400 	.word	0x40010400

080028a4 <LL_EXTI_Init>:
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	2300      	movs	r3, #0
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	7a1b      	ldrb	r3, [r3, #8]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f000 80d0 	beq.w	8002a5a <LL_EXTI_Init+0x1b6>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d063      	beq.n	800298a <LL_EXTI_Init+0xe6>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	7a5b      	ldrb	r3, [r3, #9]
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d01c      	beq.n	8002904 <LL_EXTI_Init+0x60>
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	dc25      	bgt.n	800291a <LL_EXTI_Init+0x76>
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <LL_EXTI_Init+0x34>
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d00b      	beq.n	80028ee <LL_EXTI_Init+0x4a>
 80028d6:	e020      	b.n	800291a <LL_EXTI_Init+0x76>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff ff21 	bl	8002724 <LL_EXTI_DisableEvent_0_31>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff feac 	bl	8002644 <LL_EXTI_EnableIT_0_31>
 80028ec:	e018      	b.n	8002920 <LL_EXTI_Init+0x7c>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff feca 	bl	800268c <LL_EXTI_DisableIT_0_31>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff feed 	bl	80026dc <LL_EXTI_EnableEvent_0_31>
 8002902:	e00d      	b.n	8002920 <LL_EXTI_Init+0x7c>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff fe9b 	bl	8002644 <LL_EXTI_EnableIT_0_31>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff fee2 	bl	80026dc <LL_EXTI_EnableEvent_0_31>
 8002918:	e002      	b.n	8002920 <LL_EXTI_Init+0x7c>
 800291a:	2301      	movs	r3, #1
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	bf00      	nop
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	7a9b      	ldrb	r3, [r3, #10]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d030      	beq.n	800298a <LL_EXTI_Init+0xe6>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	7a9b      	ldrb	r3, [r3, #10]
 800292c:	2b03      	cmp	r3, #3
 800292e:	d01c      	beq.n	800296a <LL_EXTI_Init+0xc6>
 8002930:	2b03      	cmp	r3, #3
 8002932:	dc25      	bgt.n	8002980 <LL_EXTI_Init+0xdc>
 8002934:	2b01      	cmp	r3, #1
 8002936:	d002      	beq.n	800293e <LL_EXTI_Init+0x9a>
 8002938:	2b02      	cmp	r3, #2
 800293a:	d00b      	beq.n	8002954 <LL_EXTI_Init+0xb0>
 800293c:	e020      	b.n	8002980 <LL_EXTI_Init+0xdc>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff ff86 	bl	8002854 <LL_EXTI_DisableFallingTrig_0_31>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff11 	bl	8002774 <LL_EXTI_EnableRisingTrig_0_31>
 8002952:	e01a      	b.n	800298a <LL_EXTI_Init+0xe6>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff ff2f 	bl	80027bc <LL_EXTI_DisableRisingTrig_0_31>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff ff52 	bl	800280c <LL_EXTI_EnableFallingTrig_0_31>
 8002968:	e00f      	b.n	800298a <LL_EXTI_Init+0xe6>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ff00 	bl	8002774 <LL_EXTI_EnableRisingTrig_0_31>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff ff47 	bl	800280c <LL_EXTI_EnableFallingTrig_0_31>
 800297e:	e004      	b.n	800298a <LL_EXTI_Init+0xe6>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f043 0302 	orr.w	r3, r3, #2
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	bf00      	nop
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d077      	beq.n	8002a82 <LL_EXTI_Init+0x1de>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	7a5b      	ldrb	r3, [r3, #9]
 8002996:	2b02      	cmp	r3, #2
 8002998:	d01c      	beq.n	80029d4 <LL_EXTI_Init+0x130>
 800299a:	2b02      	cmp	r3, #2
 800299c:	dc25      	bgt.n	80029ea <LL_EXTI_Init+0x146>
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d002      	beq.n	80029a8 <LL_EXTI_Init+0x104>
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d00b      	beq.n	80029be <LL_EXTI_Init+0x11a>
 80029a6:	e020      	b.n	80029ea <LL_EXTI_Init+0x146>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff fecd 	bl	800274c <LL_EXTI_DisableEvent_32_63>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff fe56 	bl	8002668 <LL_EXTI_EnableIT_32_63>
 80029bc:	e01a      	b.n	80029f4 <LL_EXTI_Init+0x150>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff fe76 	bl	80026b4 <LL_EXTI_DisableIT_32_63>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fe97 	bl	8002700 <LL_EXTI_EnableEvent_32_63>
 80029d2:	e00f      	b.n	80029f4 <LL_EXTI_Init+0x150>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff fe45 	bl	8002668 <LL_EXTI_EnableIT_32_63>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff fe8c 	bl	8002700 <LL_EXTI_EnableEvent_32_63>
 80029e8:	e004      	b.n	80029f4 <LL_EXTI_Init+0x150>
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f043 0304 	orr.w	r3, r3, #4
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	bf00      	nop
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	7a9b      	ldrb	r3, [r3, #10]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d042      	beq.n	8002a82 <LL_EXTI_Init+0x1de>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	7a9b      	ldrb	r3, [r3, #10]
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d01c      	beq.n	8002a3e <LL_EXTI_Init+0x19a>
 8002a04:	2b03      	cmp	r3, #3
 8002a06:	dc25      	bgt.n	8002a54 <LL_EXTI_Init+0x1b0>
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d002      	beq.n	8002a12 <LL_EXTI_Init+0x16e>
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d00b      	beq.n	8002a28 <LL_EXTI_Init+0x184>
 8002a10:	e020      	b.n	8002a54 <LL_EXTI_Init+0x1b0>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff ff30 	bl	800287c <LL_EXTI_DisableFallingTrig_32_63>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff feb9 	bl	8002798 <LL_EXTI_EnableRisingTrig_32_63>
 8002a26:	e02c      	b.n	8002a82 <LL_EXTI_Init+0x1de>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff fed9 	bl	80027e4 <LL_EXTI_DisableRisingTrig_32_63>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fefa 	bl	8002830 <LL_EXTI_EnableFallingTrig_32_63>
 8002a3c:	e021      	b.n	8002a82 <LL_EXTI_Init+0x1de>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7ff fea8 	bl	8002798 <LL_EXTI_EnableRisingTrig_32_63>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff feef 	bl	8002830 <LL_EXTI_EnableFallingTrig_32_63>
 8002a52:	e016      	b.n	8002a82 <LL_EXTI_Init+0x1de>
 8002a54:	2301      	movs	r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
 8002a58:	e013      	b.n	8002a82 <LL_EXTI_Init+0x1de>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff fe14 	bl	800268c <LL_EXTI_DisableIT_0_31>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fe5b 	bl	8002724 <LL_EXTI_DisableEvent_0_31>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fe1e 	bl	80026b4 <LL_EXTI_DisableIT_32_63>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff fe65 	bl	800274c <LL_EXTI_DisableEvent_32_63>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	4618      	mov	r0, r3
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <LL_GPIO_SetPinMode>:
 8002a8c:	b480      	push	{r7}
 8002a8e:	b08b      	sub	sp, #44	@ 0x2c
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	fa93 f3a3 	rbit	r3, r3
 8002aa6:	613b      	str	r3, [r7, #16]
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	61bb      	str	r3, [r7, #24]
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <LL_GPIO_SetPinMode+0x2a>
 8002ab2:	2320      	movs	r3, #32
 8002ab4:	e003      	b.n	8002abe <LL_GPIO_SetPinMode+0x32>
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	fab3 f383 	clz	r3, r3
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	2103      	movs	r1, #3
 8002ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	401a      	ands	r2, r3
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	623b      	str	r3, [r7, #32]
 8002ace:	6a3b      	ldr	r3, [r7, #32]
 8002ad0:	fa93 f3a3 	rbit	r3, r3
 8002ad4:	61fb      	str	r3, [r7, #28]
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <LL_GPIO_SetPinMode+0x58>
 8002ae0:	2320      	movs	r3, #32
 8002ae2:	e003      	b.n	8002aec <LL_GPIO_SetPinMode+0x60>
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	fa01 f303 	lsl.w	r3, r1, r3
 8002af4:	431a      	orrs	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	bf00      	nop
 8002afc:	372c      	adds	r7, #44	@ 0x2c
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <LL_GPIO_SetPinOutputType>:
 8002b06:	b480      	push	{r7}
 8002b08:	b085      	sub	sp, #20
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	401a      	ands	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	6879      	ldr	r1, [r7, #4]
 8002b20:	fb01 f303 	mul.w	r3, r1, r3
 8002b24:	431a      	orrs	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	bf00      	nop
 8002b2c:	3714      	adds	r7, #20
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <LL_GPIO_SetPinSpeed>:
 8002b36:	b480      	push	{r7}
 8002b38:	b08b      	sub	sp, #44	@ 0x2c
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	fa93 f3a3 	rbit	r3, r3
 8002b50:	613b      	str	r3, [r7, #16]
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	61bb      	str	r3, [r7, #24]
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <LL_GPIO_SetPinSpeed+0x2a>
 8002b5c:	2320      	movs	r3, #32
 8002b5e:	e003      	b.n	8002b68 <LL_GPIO_SetPinSpeed+0x32>
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	fab3 f383 	clz	r3, r3
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	2103      	movs	r1, #3
 8002b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	401a      	ands	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	623b      	str	r3, [r7, #32]
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	fa93 f3a3 	rbit	r3, r3
 8002b7e:	61fb      	str	r3, [r7, #28]
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <LL_GPIO_SetPinSpeed+0x58>
 8002b8a:	2320      	movs	r3, #32
 8002b8c:	e003      	b.n	8002b96 <LL_GPIO_SetPinSpeed+0x60>
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b90:	fab3 f383 	clz	r3, r3
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	bf00      	nop
 8002ba6:	372c      	adds	r7, #44	@ 0x2c
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <LL_GPIO_SetPinPull>:
 8002bb0:	b480      	push	{r7}
 8002bb2:	b08b      	sub	sp, #44	@ 0x2c
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	68da      	ldr	r2, [r3, #12]
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	617b      	str	r3, [r7, #20]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	fa93 f3a3 	rbit	r3, r3
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	61bb      	str	r3, [r7, #24]
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <LL_GPIO_SetPinPull+0x2a>
 8002bd6:	2320      	movs	r3, #32
 8002bd8:	e003      	b.n	8002be2 <LL_GPIO_SetPinPull+0x32>
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	fab3 f383 	clz	r3, r3
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	2103      	movs	r1, #3
 8002be6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bea:	43db      	mvns	r3, r3
 8002bec:	401a      	ands	r2, r3
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	623b      	str	r3, [r7, #32]
 8002bf2:	6a3b      	ldr	r3, [r7, #32]
 8002bf4:	fa93 f3a3 	rbit	r3, r3
 8002bf8:	61fb      	str	r3, [r7, #28]
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <LL_GPIO_SetPinPull+0x58>
 8002c04:	2320      	movs	r3, #32
 8002c06:	e003      	b.n	8002c10 <LL_GPIO_SetPinPull+0x60>
 8002c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0a:	fab3 f383 	clz	r3, r3
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	fa01 f303 	lsl.w	r3, r1, r3
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	60da      	str	r2, [r3, #12]
 8002c1e:	bf00      	nop
 8002c20:	372c      	adds	r7, #44	@ 0x2c
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <LL_GPIO_SetAFPin_0_7>:
 8002c2a:	b480      	push	{r7}
 8002c2c:	b08b      	sub	sp, #44	@ 0x2c
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	60f8      	str	r0, [r7, #12]
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6a1a      	ldr	r2, [r3, #32]
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	617b      	str	r3, [r7, #20]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	fa93 f3a3 	rbit	r3, r3
 8002c44:	613b      	str	r3, [r7, #16]
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	61bb      	str	r3, [r7, #24]
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <LL_GPIO_SetAFPin_0_7+0x2a>
 8002c50:	2320      	movs	r3, #32
 8002c52:	e003      	b.n	8002c5c <LL_GPIO_SetAFPin_0_7+0x32>
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	fab3 f383 	clz	r3, r3
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	210f      	movs	r1, #15
 8002c60:	fa01 f303 	lsl.w	r3, r1, r3
 8002c64:	43db      	mvns	r3, r3
 8002c66:	401a      	ands	r2, r3
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	623b      	str	r3, [r7, #32]
 8002c6c:	6a3b      	ldr	r3, [r7, #32]
 8002c6e:	fa93 f3a3 	rbit	r3, r3
 8002c72:	61fb      	str	r3, [r7, #28]
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <LL_GPIO_SetAFPin_0_7+0x58>
 8002c7e:	2320      	movs	r3, #32
 8002c80:	e003      	b.n	8002c8a <LL_GPIO_SetAFPin_0_7+0x60>
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	fab3 f383 	clz	r3, r3
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c92:	431a      	orrs	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	621a      	str	r2, [r3, #32]
 8002c98:	bf00      	nop
 8002c9a:	372c      	adds	r7, #44	@ 0x2c
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <LL_GPIO_SetAFPin_8_15>:
 8002ca4:	b480      	push	{r7}
 8002ca6:	b08b      	sub	sp, #44	@ 0x2c
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	0a1b      	lsrs	r3, r3, #8
 8002cb8:	617b      	str	r3, [r7, #20]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	fa93 f3a3 	rbit	r3, r3
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	61bb      	str	r3, [r7, #24]
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <LL_GPIO_SetAFPin_8_15+0x2c>
 8002ccc:	2320      	movs	r3, #32
 8002cce:	e003      	b.n	8002cd8 <LL_GPIO_SetAFPin_8_15+0x34>
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	fab3 f383 	clz	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	210f      	movs	r1, #15
 8002cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	401a      	ands	r2, r3
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	0a1b      	lsrs	r3, r3, #8
 8002ce8:	623b      	str	r3, [r7, #32]
 8002cea:	6a3b      	ldr	r3, [r7, #32]
 8002cec:	fa93 f3a3 	rbit	r3, r3
 8002cf0:	61fb      	str	r3, [r7, #28]
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <LL_GPIO_SetAFPin_8_15+0x5c>
 8002cfc:	2320      	movs	r3, #32
 8002cfe:	e003      	b.n	8002d08 <LL_GPIO_SetAFPin_8_15+0x64>
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	6879      	ldr	r1, [r7, #4]
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	431a      	orrs	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	625a      	str	r2, [r3, #36]	@ 0x24
 8002d16:	bf00      	nop
 8002d18:	372c      	adds	r7, #44	@ 0x2c
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <LL_GPIO_Init>:
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b088      	sub	sp, #32
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	6039      	str	r1, [r7, #0]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	60fb      	str	r3, [r7, #12]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	617b      	str	r3, [r7, #20]
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <LL_GPIO_Init+0x26>
 8002d44:	2320      	movs	r3, #32
 8002d46:	e003      	b.n	8002d50 <LL_GPIO_Init+0x2e>
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	fab3 f383 	clz	r3, r3
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	61fb      	str	r3, [r7, #28]
 8002d52:	e040      	b.n	8002dd6 <LL_GPIO_Init+0xb4>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	2101      	movs	r1, #1
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d60:	4013      	ands	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d032      	beq.n	8002dd0 <LL_GPIO_Init+0xae>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	69b9      	ldr	r1, [r7, #24]
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff fe8a 	bl	8002a8c <LL_GPIO_SetPinMode>
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d003      	beq.n	8002d88 <LL_GPIO_Init+0x66>
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d106      	bne.n	8002d96 <LL_GPIO_Init+0x74>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	69b9      	ldr	r1, [r7, #24]
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f7ff fed0 	bl	8002b36 <LL_GPIO_SetPinSpeed>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	69b9      	ldr	r1, [r7, #24]
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7ff ff06 	bl	8002bb0 <LL_GPIO_SetPinPull>
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d111      	bne.n	8002dd0 <LL_GPIO_Init+0xae>
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	2bff      	cmp	r3, #255	@ 0xff
 8002db0:	d807      	bhi.n	8002dc2 <LL_GPIO_Init+0xa0>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	461a      	mov	r2, r3
 8002db8:	69b9      	ldr	r1, [r7, #24]
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ff35 	bl	8002c2a <LL_GPIO_SetAFPin_0_7>
 8002dc0:	e006      	b.n	8002dd0 <LL_GPIO_Init+0xae>
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	69b9      	ldr	r1, [r7, #24]
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7ff ff6a 	bl	8002ca4 <LL_GPIO_SetAFPin_8_15>
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	61fb      	str	r3, [r7, #28]
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1b7      	bne.n	8002d54 <LL_GPIO_Init+0x32>
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d003      	beq.n	8002df4 <LL_GPIO_Init+0xd2>
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d107      	bne.n	8002e04 <LL_GPIO_Init+0xe2>
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	6819      	ldr	r1, [r3, #0]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f7ff fe81 	bl	8002b06 <LL_GPIO_SetPinOutputType>
 8002e04:	2300      	movs	r3, #0
 8002e06:	4618      	mov	r0, r3
 8002e08:	3720      	adds	r7, #32
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <LL_SPI_IsEnabled>:
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e1e:	2b40      	cmp	r3, #64	@ 0x40
 8002e20:	d101      	bne.n	8002e26 <LL_SPI_IsEnabled+0x18>
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <LL_SPI_IsEnabled+0x1a>
 8002e26:	2300      	movs	r3, #0
 8002e28:	4618      	mov	r0, r3
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <LL_SPI_SetCRCPolynomial>:
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	461a      	mov	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	611a      	str	r2, [r3, #16]
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <LL_SPI_Init>:
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
 8002e5e:	2301      	movs	r3, #1
 8002e60:	73fb      	strb	r3, [r7, #15]
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7ff ffd3 	bl	8002e0e <LL_SPI_IsEnabled>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d13b      	bne.n	8002ee6 <LL_SPI_Init+0x92>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e76:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	6811      	ldr	r1, [r2, #0]
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	6852      	ldr	r2, [r2, #4]
 8002e82:	4311      	orrs	r1, r2
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	68d2      	ldr	r2, [r2, #12]
 8002e88:	4311      	orrs	r1, r2
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	6912      	ldr	r2, [r2, #16]
 8002e8e:	4311      	orrs	r1, r2
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	6952      	ldr	r2, [r2, #20]
 8002e94:	4311      	orrs	r1, r2
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	6992      	ldr	r2, [r2, #24]
 8002e9a:	4311      	orrs	r1, r2
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	69d2      	ldr	r2, [r2, #28]
 8002ea0:	4311      	orrs	r1, r2
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	6a12      	ldr	r2, [r2, #32]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002eb6:	f023 0304 	bic.w	r3, r3, #4
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	6891      	ldr	r1, [r2, #8]
 8002ebe:	683a      	ldr	r2, [r7, #0]
 8002ec0:	6952      	ldr	r2, [r2, #20]
 8002ec2:	0c12      	lsrs	r2, r2, #16
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	605a      	str	r2, [r3, #4]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ed4:	d105      	bne.n	8002ee2 <LL_SPI_Init+0x8e>
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eda:	4619      	mov	r1, r3
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff ffa9 	bl	8002e34 <LL_SPI_SetCRCPolynomial>
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	73fb      	strb	r3, [r7, #15]
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <LL_mDelay>:
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	4b10      	ldr	r3, [pc, #64]	@ (8002f3c <LL_mDelay+0x4c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0a:	d00c      	beq.n	8002f26 <LL_mDelay+0x36>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	e008      	b.n	8002f26 <LL_mDelay+0x36>
 8002f14:	4b09      	ldr	r3, [pc, #36]	@ (8002f3c <LL_mDelay+0x4c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d002      	beq.n	8002f26 <LL_mDelay+0x36>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	60fb      	str	r3, [r7, #12]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1f3      	bne.n	8002f14 <LL_mDelay+0x24>
 8002f2c:	bf00      	nop
 8002f2e:	bf00      	nop
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	e000e010 	.word	0xe000e010

08002f40 <LL_SetSystemCoreClock>:
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	4a04      	ldr	r2, [pc, #16]	@ (8002f5c <LL_SetSystemCoreClock+0x1c>)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	20000030 	.word	0x20000030

08002f60 <memset>:
 8002f60:	4402      	add	r2, r0
 8002f62:	4603      	mov	r3, r0
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d100      	bne.n	8002f6a <memset+0xa>
 8002f68:	4770      	bx	lr
 8002f6a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f6e:	e7f9      	b.n	8002f64 <memset+0x4>

08002f70 <__libc_init_array>:
 8002f70:	b570      	push	{r4, r5, r6, lr}
 8002f72:	4d0d      	ldr	r5, [pc, #52]	@ (8002fa8 <__libc_init_array+0x38>)
 8002f74:	4c0d      	ldr	r4, [pc, #52]	@ (8002fac <__libc_init_array+0x3c>)
 8002f76:	1b64      	subs	r4, r4, r5
 8002f78:	10a4      	asrs	r4, r4, #2
 8002f7a:	2600      	movs	r6, #0
 8002f7c:	42a6      	cmp	r6, r4
 8002f7e:	d109      	bne.n	8002f94 <__libc_init_array+0x24>
 8002f80:	4d0b      	ldr	r5, [pc, #44]	@ (8002fb0 <__libc_init_array+0x40>)
 8002f82:	4c0c      	ldr	r4, [pc, #48]	@ (8002fb4 <__libc_init_array+0x44>)
 8002f84:	f000 f818 	bl	8002fb8 <_init>
 8002f88:	1b64      	subs	r4, r4, r5
 8002f8a:	10a4      	asrs	r4, r4, #2
 8002f8c:	2600      	movs	r6, #0
 8002f8e:	42a6      	cmp	r6, r4
 8002f90:	d105      	bne.n	8002f9e <__libc_init_array+0x2e>
 8002f92:	bd70      	pop	{r4, r5, r6, pc}
 8002f94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f98:	4798      	blx	r3
 8002f9a:	3601      	adds	r6, #1
 8002f9c:	e7ee      	b.n	8002f7c <__libc_init_array+0xc>
 8002f9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fa2:	4798      	blx	r3
 8002fa4:	3601      	adds	r6, #1
 8002fa6:	e7f2      	b.n	8002f8e <__libc_init_array+0x1e>
 8002fa8:	08003104 	.word	0x08003104
 8002fac:	08003104 	.word	0x08003104
 8002fb0:	08003104 	.word	0x08003104
 8002fb4:	08003108 	.word	0x08003108

08002fb8 <_init>:
 8002fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fba:	bf00      	nop
 8002fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fbe:	bc08      	pop	{r3}
 8002fc0:	469e      	mov	lr, r3
 8002fc2:	4770      	bx	lr

08002fc4 <_fini>:
 8002fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fc6:	bf00      	nop
 8002fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fca:	bc08      	pop	{r3}
 8002fcc:	469e      	mov	lr, r3
 8002fce:	4770      	bx	lr
