 
****************************************
Report : qor
Design : samul_v1
Version: U-2022.12-SP7
Date   : Sat Dec 23 16:54:15 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              98.00
  Critical Path Length:         96.32
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         65
  Hierarchical Port Count:       5464
  Leaf Cell Count:               2437
  Buf/Inv Cell Count:             135
  Buf Cell Count:                   0
  Inv Cell Count:                 135
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2437
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    40660.991459
  Noncombinational Area:     0.000000
  Buf/Inv Area:            748.339219
  Total Buffer Area:             0.00
  Total Inverter Area:         748.34
  Macro/Black Box Area:      0.000000
  Net Area:               3107.084881
  -----------------------------------
  Cell Area:             40660.991459
  Design Area:           43768.076340


  Design Rules
  -----------------------------------
  Total Number of Nets:          3645
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.67
  Logic Optimization:                  0.15
  Mapping Optimization:                1.30
  -----------------------------------------
  Overall Compile Time:                6.71
  Overall Compile Wall Clock Time:     6.93

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
