Checking out Encounter license ...
Virtuoso_Digital_Implem 10.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s292_1 (32bit) 08/15/2012 15:12 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s033 NR120726-2234/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s064_1 (32bit) 06/28/2012 06:48:30 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 08/15/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s020_1 (32bit) Aug 15 2012 06:35:34 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s240
--- Starting "Encounter v10.13-s292_1" on Sat May  4 16:14:24 2019 (mem=46.1M) ---
--- Running on saturn.ece.iit.edu (x86_64 w/Linux 2.6.18-308.el5) ---
This version was compiled on Wed Aug 15 15:12:02 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "encounter.tcl" ...
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /apps/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sat May  4 16:14:24 2019
viaInitial ends at Sat May  4 16:14:24 2019
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'cpu32.vh'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#1 (Current mem = 210.820M, initial mem = 46.066M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=210.8M) ***
Set top cell to cpu32.
Reading common timing library '/apps/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.05min, fe_mem=211.1M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell cpu32 ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 4911 stdCell insts.

*** Memory Usage v#1 (Current mem = 214.832M, initial mem = 46.066M) ***
*info - Done with setDoAssign with 16 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'cpu32.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File cpu32.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=219.6M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> commitConfig
**WARN: (ENCSYT-3034):	commitConfig can only be run once per session.
 This command is skipped since it's already run by user or by loadConfig command implicitly.
<CMD> floorPlan -r 1.0 0.6 40.05 40.8 40.05 42
Adjusting Core to Left to: 40.0900. Core to Bottom to: 40.8500.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }

The power planner created 8 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=220.8M) ***
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=220.8M)" ...
Options: clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=4911 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=3969 #term=14790 #term/net=3.73, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=69
stdCell: 4911 single + 0 double + 0 multi
Total standard cell length = 5.5149 (mm), area = 0.0136 (mm^2)
**Info: (ENCSP-307): Design contains fractional 20 cells.
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 14513 (13622 um^2) / alloc_area 24156 (22673 um^2).
Pin Density = 1.019.
            = total # of pins 14790 / total Instance area 14513.
Found multi-fanin net a[31]
Found multi-fanin net a[30]
Found multi-fanin net a[29]
Found multi-fanin net a[28]
Found multi-fanin net a[27]
Found multi-fanin net a[26]
Found multi-fanin net a[25]
Found multi-fanin net a[24]
Found multi-fanin net a[23]
Found multi-fanin net a[22]
......
Found 64 (out of 3969) multi-fanin nets.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.607e+04 (1.61e+04 0.00e+00)
              Est.  stn bbox = 2.484e+04 (2.48e+04 0.00e+00)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 221.1M
Iteration  2: Total net bbox = 2.837e+04 (1.53e+04 1.31e+04)
              Est.  stn bbox = 4.593e+04 (2.33e+04 2.27e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 221.1M
Iteration  3: Total net bbox = 3.260e+04 (1.96e+04 1.30e+04)
              Est.  stn bbox = 5.320e+04 (3.07e+04 2.25e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 221.1M
Iteration  4: Total net bbox = 4.548e+04 (2.22e+04 2.32e+04)
              Est.  stn bbox = 7.066e+04 (3.38e+04 3.68e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 221.1M
Iteration  5: Total net bbox = 4.717e+04 (2.39e+04 2.33e+04)
              Est.  stn bbox = 7.281e+04 (3.59e+04 3.69e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 221.1M
Iteration  6: Total net bbox = 5.267e+04 (2.39e+04 2.87e+04)
              Est.  stn bbox = 7.924e+04 (3.60e+04 4.33e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 221.1M
Iteration  7: Total net bbox = 5.469e+04 (2.59e+04 2.88e+04)
              Est.  stn bbox = 8.190e+04 (3.85e+04 4.34e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 221.2M
Iteration  8: Total net bbox = 5.706e+04 (2.58e+04 3.12e+04)
              Est.  stn bbox = 8.491e+04 (3.85e+04 4.65e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 221.3M
Iteration  9: Total net bbox = 5.911e+04 (2.77e+04 3.14e+04)
              Est.  stn bbox = 8.736e+04 (4.07e+04 4.66e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 221.3M
Iteration 10: Total net bbox = 6.349e+04 (2.78e+04 3.57e+04)
              Est.  stn bbox = 9.190e+04 (4.09e+04 5.10e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 221.4M
Iteration 11: Total net bbox = 6.449e+04 (2.78e+04 3.67e+04)
              Est.  stn bbox = 9.300e+04 (4.08e+04 5.22e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 221.5M
Iteration 12: Total net bbox = 7.075e+04 (3.34e+04 3.73e+04)
              Est.  stn bbox = 9.963e+04 (4.68e+04 5.28e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 221.5M
*** cost = 7.075e+04 (3.34e+04 3.73e+04) (cpu for global=0:00:01.8) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**Info: (ENCSP-307): Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 467 insts, mean move: 0.49 um, max move: 2.85 um
	max move on inst (myram/m2/d/d18/q_reg): (45.79, 112.48) --> (45.41, 110.01)
Placement tweakage begins.
wire length = 7.079e+04 = 3.339e+04 H + 3.740e+04 V
wire length = 6.431e+04 = 2.937e+04 H + 3.494e+04 V
Placement tweakage ends.
move report: tweak moves 3514 insts, mean move: 4.40 um, max move: 74.86 um
	max move on inst (U271): (176.13, 119.89) --> (181.83, 50.73)
move report: rPlace moves 978 insts, mean move: 0.32 um, max move: 3.61 um
	max move on inst (myram/m7/ta/t7/U1): (150.29, 75.43) --> (151.43, 77.90)
move report: overall moves 3599 insts, mean move: 4.30 um, max move: 74.86 um
	max move on inst (U271): (176.13, 119.89) --> (181.83, 50.73)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        74.86 um
  inst (U271) with max move: (176.13, 119.89) -> (181.83, 50.73)
  mean    (X+Y) =         4.30 um
Total instances flipped for legalization: 671
Total instances moved : 3599
*** cpu=0:00:00.8   mem=223.5M  mem(used)=2.2M***
Total net length = 6.460e+04 (2.938e+04 3.522e+04) (ext = 7.304e+03)
*** End of Placement (cpu=0:00:02.6, real=0:00:02.0, mem=223.5M) ***
**Info: (ENCSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 = 2.04 % ( 1 / 49 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Sat May  4 16:14:27 2019 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/thernand/ece429/final_project/32bitsCPU
SPECIAL ROUTE ran on machine: saturn.ece.iit.edu (Linux 2.6.18-308.el5 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_31731.conf) srouteConnectPowerBump set to false
(from .sroute_31731.conf) routeSpecial set to true
(from .sroute_31731.conf) srouteConnectBlockPin set to false
(from .sroute_31731.conf) srouteFollowCorePinEnd set to 3
(from .sroute_31731.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_31731.conf) sroutePadPinAllPorts set to true
(from .sroute_31731.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 470.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 13 used
Read in 4911 components
  4911 core components: 0 unplaced, 4911 placed, 0 fixed
Read in 69 physical pins
  69 physical pins: 0 unplaced, 69 placed, 0 fixed
Read in 69 nets
Read in 2 special nets, 2 routed
Read in 9891 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 124
  Number of Followpin connections: 62
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 507.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 69 io pins ...
 Updating DB with 16 via definition ...

sroute post-processing starts at Sat May  4 16:14:27 2019
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sat May  4 16:14:27 2019

sroute post-processing starts at Sat May  4 16:14:27 2019
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sat May  4 16:14:27 2019
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 3.09 megs
sroute: Total Peak Memory used = 226.56 megs
<CMD> trialRoute
*** Starting trialRoute (mem=226.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (461645 467040)
coreBox:    (80180 81700) (381545 383040)
Number of multi-gpin terms=656, multi-gpins=1312, moved blk term=0/0

Phase 1a route (0:00:00.0 227.6M):
Est net length = 8.659e+04um = 4.072e+04H + 4.587e+04V
Usage: (9.9%H 9.8%V) = (4.603e+04um 7.642e+04um) = (47279 31050)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 228.9M):
Usage: (9.9%H 9.8%V) = (4.590e+04um 7.642e+04um) = (47147 31050)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 228.9M):
Usage: (9.9%H 9.8%V) = (4.577e+04um 7.638e+04um) = (47007 31034)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 228.9M):
Usage: (9.9%H 9.8%V) = (4.577e+04um 7.638e+04um) = (47007 31034)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 229.5M):
Usage: (9.9%H 9.8%V) = (4.577e+04um 7.638e+04um) = (47007 31034)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (9.9%H 9.8%V) = (4.577e+04um 7.638e+04um) = (47007 31034)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	5	 0.02%
  4:	0	 0.00%	73	 0.36%
  5:	0	 0.00%	183	 0.90%
  6:	0	 0.00%	410	 2.01%
  7:	0	 0.00%	704	 3.45%
  8:	0	 0.00%	1104	 5.42%
  9:	0	 0.00%	1484	 7.28%
 10:	0	 0.00%	1671	 8.20%
 11:	6	 0.03%	1685	 8.27%
 12:	15	 0.07%	2942	14.43%
 13:	35	 0.17%	2880	14.13%
 14:	79	 0.39%	1384	 6.79%
 15:	138	 0.68%	983	 4.82%
 16:	221	 1.08%	923	 4.53%
 17:	450	 2.21%	237	 1.16%
 18:	1076	 5.28%	198	 0.97%
 19:	2983	14.63%	752	 3.69%
 20:	15381	75.46%	2765	13.56%

Global route (cpu=0.1s real=1.0s 228.3M)
Phase 1l route (0:00:00.2 228.6M):


*** After '-updateRemainTrks' operation: 

Usage: (10.1%H 10.2%V) = (4.682e+04um 7.947e+04um) = (48109 32286)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	7	 0.03%
  3:	0	 0.00%	29	 0.14%
  4:	0	 0.00%	108	 0.53%
  5:	0	 0.00%	254	 1.25%
  6:	0	 0.00%	447	 2.19%
  7:	0	 0.00%	761	 3.73%
  8:	0	 0.00%	1092	 5.36%
  9:	0	 0.00%	1428	 7.01%
 10:	0	 0.00%	1624	 7.97%
 11:	8	 0.04%	1642	 8.06%
 12:	17	 0.08%	2893	14.19%
 13:	47	 0.23%	2868	14.07%
 14:	79	 0.39%	1377	 6.76%
 15:	150	 0.74%	980	 4.81%
 16:	257	 1.26%	922	 4.52%
 17:	469	 2.30%	237	 1.16%
 18:	1127	 5.53%	198	 0.97%
 19:	3003	14.73%	752	 3.69%
 20:	15227	74.70%	2765	13.56%



*** Completed Phase 1 route (0:00:00.4 228.0M) ***


Total length: 9.178e+04um, number of vias: 30936
M1(H) length: 1.051e+03um, number of vias: 14201
M2(V) length: 3.241e+04um, number of vias: 13832
M3(H) length: 4.029e+04um, number of vias: 2623
M4(V) length: 1.643e+04um, number of vias: 153
M5(H) length: 3.106e+02um, number of vias: 127
M6(V) length: 1.285e+03um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 229.6M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=229.6M) ***
Peak Memory Usage was 232.6M 
*** Finished trialRoute (cpu=0:00:00.7 mem=229.6M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'cpu32' of instances=4911 and nets=3989 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 230.070M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 240.1M, InitMEM = 240.1M)
Start delay calculation (mem=240.094M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:01.4 real=0:00:02.0 mem=244.402M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 244.4M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
**WARN: (ENCTCM-77):	Option "-bufFootprint" for command createClockTreeSpec is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-invFootprint" for command createClockTreeSpec is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=250.2M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=249.8M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.
Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=249.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 250.945M)

Start to trace clock trees ...
*** Begin Tracer (mem=250.9M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=251.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 250.945M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          7.41(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          10.8(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          38(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          38(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          10.8(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          5.770550(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 160(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 520
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 520
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (520-leaf) (mem=250.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=63[143,205*] N520 B55 G1 A96(96.2) L[5,5] score=34276 cpu=0:00:06.0 mem=251M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:06.9, real=0:00:07.0, mem=250.9M)



**** CK_START: Update Database (mem=250.9M)
55 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=250.9M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 5.770550 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 298 insts, mean move: 0.70 um, max move: 3.99 um
	max move on inst (clk__L2_I1): (115.33, 152.00) --> (113.81, 149.53)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 298 insts, mean move: 0.70 um, max move: 3.99 um
	max move on inst (clk__L2_I1): (115.33, 152.00) --> (113.81, 149.53)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.99 um
  inst (clk__L2_I1) with max move: (115.33, 152) -> (113.81, 149.53)
  mean    (X+Y) =         0.70 um
Total instances moved : 298
*** cpu=0:00:00.4   mem=244.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 244.422M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.4 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=42	Sink=0	INVX8=42)
Level 3 (Total=8	Sink=0	INVX8=8)
Level 2 (Total=4	Sink=0	INVX8=4)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m10/d/d24/q_reg/CLK 204.8(ps)
Min trig. edge delay at sink(R): myram/m8/d/d15/q_reg/CLK 142.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 142.4~204.8(ps)        0~10(ps)            
Fall Phase Delay               : 152.3~205.2(ps)        0~10(ps)            
Trig. Edge Skew                : 62.4(ps)               160(ps)             
Rise Skew                      : 62.4(ps)               
Fall Skew                      : 52.9(ps)               
Max. Rise Buffer Tran.         : 62.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 70.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 85(ps)                 200(ps)             
Max. Fall Sink Tran.           : 53.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 15.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 13.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L1_I0' from (230660 229900) to (233700 378100)
inserting cloning clk__I0(INVX8) loc=(341620 150860) of the inst clk__L3_I4
moving 'clk__L2_I1' from (227620 299060) to (197220 313880)
moving 'clk__L2_I3' from (230660 304000) to (251180 338580)
inserting cloning clk__I1(INVX8) loc=(121220 338580) of the inst clk__L4_I8
moving 'clk__L2_I3' from (251180 338580) to (253460 338580)
inserting cloning clk__I2(INVX8) loc=(270940 304000) of the inst clk__L3_I7
moving 'clk__L4_I13' from (188860 264480) to (179740 269420)
moving 'clk__L4_I12' from (186580 338580) to (174420 338580)
MaxTriggerDelay: 190.9 (ps)
MinTriggerDelay: 138.1 (ps)
Skew: 52.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.8 real=0:00:01.0 mem=244.4M) ***
Reducing the skew of clock tree 'clk' ...

moving 'clk__L3_I1' from (163020 175560) to (122740 215080)
moving 'clk__L4_I5' from (164540 131100) to (204060 86640)
MaxTriggerDelay: 190.9 (ps)
MinTriggerDelay: 161.9 (ps)
Skew: 29 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=244.4M) ***
Resized (INVX8->INVX4): clk__L3_I1
Resized (INVX8->INVX4): clk__L4_I5
Inserted cell (INVX8): clk__I0
Inserted cell (INVX8): clk__I1
Inserted cell (INVX8): clk__I2
resized 2 standard cell(s).
inserted 3 standard cell(s).
deleted 0 standard cell(s).
moved 8 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.8 real=0:00:01.0 mem=244.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:01.0
move report: preRPlace moves 65 insts, mean move: 0.58 um, max move: 1.14 um
	max move on inst (clk__I0): (170.81, 75.43) --> (169.67, 75.43)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 65 insts, mean move: 0.58 um, max move: 1.14 um
	max move on inst (clk__I0): (170.81, 75.43) --> (169.67, 75.43)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.14 um
  inst (clk__I0) with max move: (170.81, 75.43) -> (169.67, 75.43)
  mean    (X+Y) =         0.58 um
Total instances moved : 65
*** cpu=0:00:00.3   mem=244.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 244.422M)

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=42	Sink=0	INVX8=41	INVX4=1)
Level 3 (Total=8	Sink=0	INVX8=7	INVX4=1)
Level 2 (Total=4	Sink=0	INVX8=4)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 58
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m8/d/d29/q_reg/CLK 191.3(ps)
Min trig. edge delay at sink(R): myram/m10/d/d24/q_reg/CLK 162(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 162~191.3(ps)          0~10(ps)            
Fall Phase Delay               : 160~191.5(ps)          0~10(ps)            
Trig. Edge Skew                : 29.3(ps)               160(ps)             
Rise Skew                      : 29.3(ps)               
Fall Skew                      : 31.5(ps)               
Max. Rise Buffer Tran.         : 52.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 46.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 82.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 52.9(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20(ps)                 0(ps)               
Min. Rise Sink Tran.           : 39.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 33.3(ps)               0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:01.2 real=0:00:02.0 mem=244.4M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=244.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 244.422M)

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=10	Sink=0	INVX8=9	INVX4=1)
Level 2 (Total=4	Sink=0	INVX8=4)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 58
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m8/d/d29/q_reg/CLK 191.3(ps)
Min trig. edge delay at sink(R): myram/m10/d/d24/q_reg/CLK 162(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 162~191.3(ps)          0~10(ps)            
Fall Phase Delay               : 160~191.5(ps)          0~10(ps)            
Trig. Edge Skew                : 29.3(ps)               160(ps)             
Rise Skew                      : 29.3(ps)               
Fall Skew                      : 31.5(ps)               
Max. Rise Buffer Tran.         : 52.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 46.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 82.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 52.9(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20(ps)                 0(ps)               
Min. Rise Sink Tran.           : 39.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 33.3(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Sat May  4 16:14:39 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 244.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s033 NR120726-2234/10_10_USR3-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
# metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.145
# metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.285    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.950    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.710    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#
#Data preparation is done on Sat May  4 16:14:39 2019
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat May  4 16:14:39 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1040         188        6642    49.55%
#  Metal 2        V        1027         188        6642    13.01%
#  Metal 3        H        1229           0        6642     0.00%
#  Metal 4        V         809           0        6642     0.00%
#  Metal 5        H         819           0        6642     0.00%
#  Metal 6        V         809           0        6642     0.00%
#  Metal 7        H         245           0        6642     0.00%
#  Metal 8        V         274           0        6642     0.00%
#  Metal 9        H         136           0        6642     0.00%
#  Metal 10       V         137           0        6642     0.00%
#  --------------------------------------------------------------
#  Total                   6525       3.08%  66420     6.26%
#
#  59 nets (1.46%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 260.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 261.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 261.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 261.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 59
#Total wire length = 3480 um.
#Total half perimeter of net bounding box = 2999 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 23 um.
#Total wire length on LAYER metal3 = 1844 um.
#Total wire length on LAYER metal4 = 1613 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1002
#Up-Via Summary (total 1002):
#           
#-----------------------
#  Metal 1          117
#  Metal 2          529
#  Metal 3          356
#-----------------------
#                  1002 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 261.00 (Mb)
#Peak memory = 292.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 9.3% of the total area was rechecked for DRC, and 47.3% required routing.
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 264.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 59
#Total wire length = 3675 um.
#Total half perimeter of net bounding box = 2999 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 107 um.
#Total wire length on LAYER metal3 = 1775 um.
#Total wire length on LAYER metal4 = 1794 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1872
#Up-Via Summary (total 1872):
#           
#-----------------------
#  Metal 1          669
#  Metal 2          652
#  Metal 3          551
#-----------------------
#                  1872 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 1.00 (Mb)
#Total memory = 262.00 (Mb)
#Peak memory = 292.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 17.00 (Mb)
#Total memory = 261.00 (Mb)
#Peak memory = 292.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May  4 16:14:45 2019
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 38 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=10	Sink=0	INVX8=9	INVX4=1)
Level 2 (Total=4	Sink=0	INVX8=4)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 58
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m11/d/d21/q_reg/CLK 195.1(ps)
Min trig. edge delay at sink(R): myram/m10/d/d24/q_reg/CLK 164(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 164~195.1(ps)          0~10(ps)            
Fall Phase Delay               : 162.7~194.9(ps)        0~10(ps)            
Trig. Edge Skew                : 31.1(ps)               160(ps)             
Rise Skew                      : 31.1(ps)               
Fall Skew                      : 32.2(ps)               
Max. Rise Buffer Tran.         : 52.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 47(ps)                 200(ps)             
Max. Rise Sink Tran.           : 83.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 53.9(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 40(ps)                 0(ps)               
Min. Fall Sink Tran.           : 32.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=261.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=261.1M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=10	Sink=0	INVX8=9	INVX4=1)
Level 2 (Total=4	Sink=0	INVX8=4)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 58
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m11/d/d21/q_reg/CLK 195.1(ps)
Min trig. edge delay at sink(R): myram/m10/d/d24/q_reg/CLK 164(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 164~195.1(ps)          0~10(ps)            
Fall Phase Delay               : 162.7~194.9(ps)        0~10(ps)            
Trig. Edge Skew                : 31.1(ps)               160(ps)             
Rise Skew                      : 31.1(ps)               
Fall Skew                      : 32.2(ps)               
Max. Rise Buffer Tran.         : 52.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 47(ps)                 200(ps)             
Max. Rise Sink Tran.           : 83.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 53.9(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 40(ps)                 0(ps)               
Min. Fall Sink Tran.           : 32.7(ps)               0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:15.3, real=0:00:15.0, mem=260.7M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=260.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 59
There are 59 nets with 1 extra space.
routingBox: (0 0) (461645 467040)
coreBox:    (80180 81700) (381545 383040)
There are 59 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 261.2M):
Number of multi-gpin terms=648, multi-gpins=1296, moved blk term=0/0

Phase 1a route (0:00:00.0 261.2M):
Est net length = 8.427e+04um = 3.949e+04H + 4.478e+04V
Usage: (11.1%H 11.6%V) = (5.123e+04um 9.104e+04um) = (52738 36990)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 6 = 0 (0.00% H) + 6 (0.03% V)

Phase 1b route (0:00:00.0 261.2M):
Usage: (11.0%H 11.6%V) = (5.108e+04um 9.104e+04um) = (52585 36990)
Overflow: 6 = 0 (0.00% H) + 6 (0.03% V)

Phase 1c route (0:00:00.0 261.2M):
Usage: (11.0%H 11.6%V) = (5.099e+04um 9.101e+04um) = (52490 36977)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1d route (0:00:00.0 261.2M):
Usage: (11.0%H 11.6%V) = (5.099e+04um 9.101e+04um) = (52490 36976)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1e route (0:00:00.0 261.2M):
Usage: (11.0%H 11.6%V) = (5.099e+04um 9.101e+04um) = (52490 36977)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Phase 1f route (0:00:00.0 261.2M):
Usage: (11.0%H 11.6%V) = (5.099e+04um 9.101e+04um) = (52490 36977)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Usage: (11.0%H 11.6%V) = (5.099e+04um 9.101e+04um) = (52490 36977)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	6	 0.03%
  1:	0	 0.00%	9	 0.04%
  2:	0	 0.00%	29	 0.14%
  3:	0	 0.00%	72	 0.35%
  4:	0	 0.00%	231	 1.13%
  5:	0	 0.00%	362	 1.78%
  6:	1	 0.00%	552	 2.71%
  7:	0	 0.00%	836	 4.10%
  8:	0	 0.00%	1262	 6.19%
  9:	6	 0.03%	1372	 6.73%
 10:	12	 0.06%	1481	 7.27%
 11:	21	 0.10%	1554	 7.62%
 12:	51	 0.25%	2770	13.59%
 13:	74	 0.36%	2743	13.46%
 14:	131	 0.64%	1338	 6.56%
 15:	205	 1.01%	907	 4.45%
 16:	343	 1.68%	906	 4.44%
 17:	604	 2.96%	237	 1.16%
 18:	1177	 5.77%	198	 0.97%
 19:	3065	15.04%	752	 3.69%
 20:	14694	72.09%	2765	13.56%

Global route (cpu=0.1s real=1.0s 261.2M)
Phase 1l route (0:00:00.2 261.2M):
There are 59 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.2%H 12.0%V) = (5.195e+04um 9.375e+04um) = (53492 38088)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	6	 0.03%
  1:	0	 0.00%	10	 0.05%
  2:	0	 0.00%	36	 0.18%
  3:	0	 0.00%	102	 0.50%
  4:	0	 0.00%	268	 1.31%
  5:	0	 0.00%	425	 2.08%
  6:	1	 0.00%	572	 2.81%
  7:	0	 0.00%	887	 4.35%
  8:	1	 0.00%	1203	 5.90%
  9:	9	 0.04%	1364	 6.69%
 10:	12	 0.06%	1448	 7.10%
 11:	20	 0.10%	1491	 7.31%
 12:	56	 0.27%	2742	13.45%
 13:	79	 0.39%	2735	13.42%
 14:	134	 0.66%	1329	 6.52%
 15:	224	 1.10%	907	 4.45%
 16:	374	 1.83%	905	 4.44%
 17:	627	 3.08%	237	 1.16%
 18:	1196	 5.87%	198	 0.97%
 19:	3109	15.25%	752	 3.69%
 20:	14542	71.34%	2765	13.56%



*** Completed Phase 1 route (0:00:00.4 261.2M) ***


Total length: 9.330e+04um, number of vias: 31978
M1(H) length: 1.052e+03um, number of vias: 14870
M2(V) length: 3.247e+04um, number of vias: 13940
M3(H) length: 4.052e+04um, number of vias: 2910
M4(V) length: 1.753e+04um, number of vias: 150
M5(H) length: 6.502e+02um, number of vias: 108
M6(V) length: 1.079e+03um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.2 261.2M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=261.2M) ***
Peak Memory Usage was 265.2M 
*** Finished trialRoute (cpu=0:00:00.7 mem=261.2M) ***

<CMD> extractRC
Extraction called for design 'cpu32' of instances=4969 and nets=4047 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 261.207M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...
Extraction called for design 'cpu32' of instances=4969 and nets=4047 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 261.207M)
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...
..........|..........|......
Total number of adjacent register pair is 263204.

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=10	Sink=0	INVX8=9	INVX4=1)
Level 2 (Total=4	Sink=0	INVX8=4)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 58
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m3/d/d16/q_reg/CLK 178.4(ps)
Min trig. edge delay at sink(R): myram/m1/d/d31/q_reg/CLK 150.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 150.6~178.4(ps)        0~10(ps)            
Fall Phase Delay               : 144.4~175.4(ps)        0~10(ps)            
Trig. Edge Skew                : 27.8(ps)               160(ps)             
Rise Skew                      : 27.8(ps)               
Fall Skew                      : 31(ps)                 
Max. Rise Buffer Tran.         : 56.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 49.6(ps)               200(ps)             
Max. Rise Sink Tran.           : 108.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 85.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 20.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 37.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 31.1(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 263204                 

Max. Local Skew                : 27.8(ps)               
  myram/m1/d/d31/q_reg/CLK(R)->
  myram/m3/d/d16/q_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.6)


*** End reportClockTree (cpu=0:00:00.6, real=0:00:01.0, mem=283.6M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...
Extraction called for design 'cpu32' of instances=4969 and nets=4047 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 268.105M)
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=10	Sink=0	INVX8=9	INVX4=1)
Level 2 (Total=4	Sink=0	INVX8=4)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 58
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m3/d/d16/q_reg/CLK 178.4(ps)
Min trig. edge delay at sink(R): myram/m1/d/d31/q_reg/CLK 150.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 150.6~178.4(ps)        0~10(ps)            
Fall Phase Delay               : 144.4~175.4(ps)        0~10(ps)            
Trig. Edge Skew                : 27.8(ps)               160(ps)             
Rise Skew                      : 27.8(ps)               
Fall Skew                      : 31(ps)                 
Max. Rise Buffer Tran.         : 56.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 49.6(ps)               200(ps)             
Max. Rise Sink Tran.           : 108.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 85.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 20.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 37.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 31.1(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=268.1M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 268.6M, InitMEM = 268.6M)
Start delay calculation (mem=268.605M)...
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=268.605M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 268.6M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'cpu32' of instances=4969 and nets=4047 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 268.605M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'cpu32' of instances=4969 and nets=4047 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./cpu32_TWQ531_31731.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 261.7M)
Creating parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0024% (CPU Time= 0:00:00.1  MEM= 265.0M)
Extracted 20.0026% (CPU Time= 0:00:00.1  MEM= 265.0M)
Extracted 30.0028% (CPU Time= 0:00:00.2  MEM= 265.2M)
Extracted 40.003% (CPU Time= 0:00:00.2  MEM= 265.2M)
Extracted 50.0032% (CPU Time= 0:00:00.2  MEM= 266.2M)
Extracted 60.0034% (CPU Time= 0:00:00.3  MEM= 266.8M)
Extracted 70.0037% (CPU Time= 0:00:00.3  MEM= 267.4M)
Extracted 80.0039% (CPU Time= 0:00:00.4  MEM= 267.7M)
Extracted 90.0041% (CPU Time= 0:00:00.5  MEM= 267.7M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 267.8M)
Nr. Extracted Resistors     : 78507
Nr. Extracted Ground Cap.   : 82512
Nr. Extracted Coupling Cap. : 174988
Opening parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 262.7M)
Creating parasitic data file './cpu32_TWQ531_31731.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './cpu32_TWQ531_31731.rcdb.d'. 4027 times net's RC data read were performed.
Opening parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 261.707M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 266.7M, InitMEM = 266.7M)
Start delay calculation (mem=266.719M)...
delayCal using detail RC...
Opening parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 273.6M)
Delay calculation completed. (cpu=0:00:01.4 real=0:00:02.0 mem=274.227M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 274.2M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
**Info: (ENCSP-307): Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 7826 filler insts (cell FILL / prefix FILL).
*INFO: Total 7826 filler insts added - prefix FILL (CPU: 0:00:00.1).
For 7826 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Sat May  4 16:14:51 2019
#
Closing parasitic data file './cpu32_TWQ531_31731.rcdb.d'. 4027 times net's RC data read were performed.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s033 NR120726-2234/10_10_USR3-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
# metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.145
# metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.285    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.950    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.710    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#
#Data preparation is done on Sat May  4 16:14:51 2019
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat May  4 16:14:52 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1040         188        6642    49.55%
#  Metal 2        V        1027         188        6642    13.01%
#  Metal 3        H        1229           0        6642     0.00%
#  Metal 4        V         809           0        6642     0.00%
#  Metal 5        H         819           0        6642     0.00%
#  Metal 6        V         809           0        6642     0.00%
#  Metal 7        H         245           0        6642     0.00%
#  Metal 8        V         274           0        6642     0.00%
#  Metal 9        H         136           0        6642     0.00%
#  Metal 10       V         137           0        6642     0.00%
#  --------------------------------------------------------------
#  Total                   6525       3.08%  66420     6.26%
#
#  59 nets (1.46%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 275.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 276.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 280.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 281.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 281.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 59
#Total wire length = 86435 um.
#Total half perimeter of net bounding box = 72240 um.
#Total wire length on LAYER metal1 = 31 um.
#Total wire length on LAYER metal2 = 25789 um.
#Total wire length on LAYER metal3 = 35074 um.
#Total wire length on LAYER metal4 = 20279 um.
#Total wire length on LAYER metal5 = 4910 um.
#Total wire length on LAYER metal6 = 351 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 24327
#Up-Via Summary (total 24327):
#           
#-----------------------
#  Metal 1        12198
#  Metal 2         9450
#  Metal 3         2289
#  Metal 4          365
#  Metal 5           25
#-----------------------
#                 24327 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.00 (Mb)
#Total memory = 275.00 (Mb)
#Peak memory = 292.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 530
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 282.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 282.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 59
#Total wire length = 91577 um.
#Total half perimeter of net bounding box = 72240 um.
#Total wire length on LAYER metal1 = 2689 um.
#Total wire length on LAYER metal2 = 24934 um.
#Total wire length on LAYER metal3 = 33611 um.
#Total wire length on LAYER metal4 = 24204 um.
#Total wire length on LAYER metal5 = 5543 um.
#Total wire length on LAYER metal6 = 595 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 35057
#Up-Via Summary (total 35057):
#           
#-----------------------
#  Metal 1        15722
#  Metal 2        14034
#  Metal 3         4585
#  Metal 4          641
#  Metal 5           75
#-----------------------
#                 35057 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = 4.00 (Mb)
#Total memory = 279.00 (Mb)
#Peak memory = 329.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = -6.00 (Mb)
#Total memory = 270.00 (Mb)
#Peak memory = 329.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May  4 16:15:37 2019
#
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'cpu32' of instances=12795 and nets=4047 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./cpu32_TWQ531_31731.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 270.2M)
Creating parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0037% (CPU Time= 0:00:00.1  MEM= 271.2M)
Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 271.2M)
Extracted 30.0024% (CPU Time= 0:00:00.1  MEM= 271.2M)
Extracted 40.0039% (CPU Time= 0:00:00.2  MEM= 271.2M)
Extracted 50.0033% (CPU Time= 0:00:00.2  MEM= 271.2M)
Extracted 60.0026% (CPU Time= 0:00:00.3  MEM= 271.2M)
Extracted 70.0042% (CPU Time= 0:00:00.3  MEM= 271.2M)
Extracted 80.0035% (CPU Time= 0:00:00.4  MEM= 271.2M)
Extracted 90.0029% (CPU Time= 0:00:00.5  MEM= 271.2M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 271.2M)
Nr. Extracted Resistors     : 80547
Nr. Extracted Ground Cap.   : 84453
Nr. Extracted Coupling Cap. : 178164
Opening parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 270.2M)
Creating parasitic data file './cpu32_TWQ531_31731.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './cpu32_TWQ531_31731.rcdb.d'. 4027 times net's RC data read were performed.
Opening parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 270.191M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 272.4M, InitMEM = 272.4M)
Start delay calculation (mem=272.445M)...
delayCal using detail RC...
Opening parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 276.0M)
Delay calculation completed. (cpu=0:00:01.5 real=0:00:02.0 mem=276.090M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 276.1M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          12795

Ports/Pins                            69
    metal layer metal2                24
    metal layer metal3                39
    metal layer metal5                 6

Nets                               45796
    metal layer metal1              4884
    metal layer metal2             24919
    metal layer metal3             12249
    metal layer metal4              3288
    metal layer metal5               408
    metal layer metal6                48

    Via Instances                  35057

Special Nets                         194
    metal layer metal1               190
    metal layer metal2                 4

    Via Instances                    132

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  77
    metal layer metal1                 2
    metal layer metal2                24
    metal layer metal3                39
    metal layer metal5                12


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './cpu32_TWQ531_31731.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.6  MEM= 280.4M)
Closing parasitic data file './cpu32_TWQ531_31731.rcdb.d'. 4027 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 276.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.6  MEM: 67.8M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat May  4 16:15:43 2019

Design Name: cpu32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (230.8225, 233.5200)
Error Limit = 1000; Warning Limit = 50
Check all nets
Time Elapsed: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat May  4 16:15:43 2019
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.500M)

<CMD> reportGateCount -limit 0 -outfile area.final
Gate area 2.8158 um^2
[0] cpu32 Gates=4904 Cells=4969 Area=13809.6 um^2
<CMD> report_power -outfile power.final


CPE found ground net: gnd
CPE found power net: vdd  voltage: 1.1V
**WARN: (ENCCTE-291):	FILL_1 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_2 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_3 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_4 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_5 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_6 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_7 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_8 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_9 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_10 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_11 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_12 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_13 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_14 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_15 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_16 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_17 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_18 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_19 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_20 is a physical only instance and is ignored.
**WARN: (EMS-62):	Message <ENCCTE-291> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
INFO (POWER-1606): Found clock 'clk' with frequency 250MHz from SDC file.


Propagating signal activity...


Starting Levelizing
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT)
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 5%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 10%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 15%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 20%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 25%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 30%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 35%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 40%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 45%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 50%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 55%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 60%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 65%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 70%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 75%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 80%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 85%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 90%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 95%

Finished Levelizing
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT)

Starting Activity Propagation
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 5%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 10%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 15%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 20%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 25%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 30%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 35%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 40%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 45%
2019-May-04 16:15:43 (2019-May-04 21:15:43 GMT): 50%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 55%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 60%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 65%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 70%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 75%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 80%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 85%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 90%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 95%

Finished Activity Propagation
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT)

Starting Calculating power
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT)

Calculating power dissipation...

 ... Calculating switching power
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 5%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 10%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 15%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 20%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 25%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 30%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 35%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 40%
 ... Calculating internal and leakage power
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 45%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 50%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 55%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 60%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 65%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 70%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 75%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 80%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 85%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 90%
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT): 95%

Finished Calculating power
2019-May-04 16:15:44 (2019-May-04 21:15:44 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       4.437      55.81%
Total Switching Power:       3.444      43.33%
Total Leakage Power:     0.06809     0.8566%
Total Power:       7.949
-----------------------------------------------------------------------------------------
report_power consumed time (real time) 00:00:01 : peak memory (577M) 
Output file is power.final.

*** Memory Usage v#1 (Current mem = 341.676M, initial mem = 46.066M) ***
--- Ending "Encounter" (totcpu=0:01:22, real=0:02:34, mem=341.7M) ---
