
---------- Begin Simulation Statistics ----------
host_inst_rate                                 126756                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333804                       # Number of bytes of host memory used
host_seconds                                   157.78                       # Real time elapsed on the host
host_tick_rate                              672390879                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.106092                       # Number of seconds simulated
sim_ticks                                106091891000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33445.201786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30139.371007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   117903366500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 106123468000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521091                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 76563.651814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 74558.256000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     601407485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2980                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    363471498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4875                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16863.454545                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 64001.820513                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672524                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             546                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       185498                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     34944994                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902634                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 33541.064634                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 30200.784550                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369509                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    118504773985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598568                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533125                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 106486939498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597355                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.628308                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            643.386898                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902634                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 33541.064634                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 30200.784550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369509                       # number of overall hits
system.cpu.dcache.overall_miss_latency   118504773985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598568                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533125                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 106486939498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524269                       # number of replacements
system.cpu.dcache.sampled_refs                3525119                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                643.386898                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370727                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13517752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 37082.144791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 33176.738330                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13512213                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      205398000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5539                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               375                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    171291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5163                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        45000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2616.617545                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        45000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13517752                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 37082.144791                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 33176.738330                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13512213                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       205398000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000410                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5539                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                375                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    171291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5163                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.367927                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            188.378624                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13517752                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 37082.144791                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 33176.738330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13512213                       # number of overall hits
system.cpu.icache.overall_miss_latency      205398000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000410                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5539                       # number of overall misses
system.cpu.icache.overall_mshr_hits               375                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    171291500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5164                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                188.378624                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13512213                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 79086.158881                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    237260295624                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               3000023                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     71968.018915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 56417.600199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                           11                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            289167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.997270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       4018                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       226629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.997022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4017                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       74273.916788                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  79646.874641                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2648357                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            65204923000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.248960                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       877898                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    277310                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       47834877500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.170319                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  600587                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     932                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    67645.922747                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 52211.373391                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            63046000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       932                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       48661000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  932                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.735119                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530284                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        74263.411141                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   79492.538918                       # average overall mshr miss latency
system.l2.demand_hits                         2648368                       # number of demand (read+write) hits
system.l2.demand_miss_latency             65494090500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.249814                       # miss rate for demand accesses
system.l2.demand_misses                        881916                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     277311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        48061507000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.171262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   604604                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.273815                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000502                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4486.184559                       # Average occupied blocks per context
system.l2.occ_blocks::1                      8.216780                       # Average occupied blocks per context
system.l2.overall_accesses                    3530284                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       74263.411141                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  79154.320995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2648368                       # number of overall hits
system.l2.overall_miss_latency            65494090500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.249814                       # miss rate for overall accesses
system.l2.overall_misses                       881916                       # number of overall misses
system.l2.overall_mshr_hits                    277311                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      285321802624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.021059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3604627                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.881843                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2645550                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      1928019                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      5127087                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3123560                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        75508                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3599407                       # number of replacements
system.l2.sampled_refs                        3604026                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4494.401339                       # Cycle average of tags in use
system.l2.total_refs                          2649388                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                100328351                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4493787                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4679587                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20583                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5240805                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5386044                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53871                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        84855                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     43100400                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.239296                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.750298                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     36844327     85.48%     85.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      3856265      8.95%     94.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1854481      4.30%     98.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138063      0.32%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91531      0.21%     99.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       127206      0.30%     99.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        72366      0.17%     99.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31306      0.07%     99.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        84855      0.20%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     43100400                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20247                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21892748                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    11.185543                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              11.185543                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     28356667                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          343                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        89006                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33945322                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7624107                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6536346                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2935333                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1395                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       583279                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3997092                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3405855                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591237                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3829031                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3238419                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590612                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        168061                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167436                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             625                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5386044                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3243960                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10648335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35321179                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        315706                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.048152                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3243960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4547658                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.315775                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     46035733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.767256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.977775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       38631419     83.92%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         935975      2.03%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74563      0.16%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          62300      0.14%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4058456      8.82%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56311      0.12%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82136      0.18%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35601      0.08%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2098972      4.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     46035733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              65819697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2328140                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363291                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.127614                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4003478                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           168061                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12058201                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13660460                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654208                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7888573                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.122126                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14252732                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23120                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      18541855                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8755938                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        20481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184690                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32621115                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3835417                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18907                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14274328                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       454294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          850                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2935333                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1053662                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         5789                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32872                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          575                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6245005                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40594                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          575                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.089401                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.089401                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10276890     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4204      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3839981     26.87%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169756      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14293235                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8931                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000625                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           68      0.76%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5026     56.28%     57.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3837     42.96%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     46035733                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.310481                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.699480                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     35884405     77.95%     77.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7661076     16.64%     94.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1231825      2.68%     97.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       987351      2.14%     99.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       169209      0.37%     99.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86417      0.19%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10842      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4381      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          227      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     46035733                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.127783                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32257823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14293235                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22238281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          480                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31587038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3244022                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3243960                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              62                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66764                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2504                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8755938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              111855430                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     24381454                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4132400                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8247379                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        26031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          960                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53199722                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33028341                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27481418                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6530105                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2935333                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3941450                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19225473                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7484831                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1189624                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
