Basic logic gates implementations using 

VHDL Simili 3.1 (Symphony EDA Sonata 3.1) 

(win64)

---------------------------------------------------

Furthermore:

D Flip Flop-schematic:

![](https://i.imgur.com/tWW3c35.png)

T Flip Flop-schematic:

![](https://i.imgur.com/UvqZKIv.png)

https://www.multisim.com/contributors/574827-eimon96/
