Analysis for QUEUE_SIZE = 16383, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 14m 34s -> 874s
Frequency: 100 MHz -> Implementation: 42m 38s -> 2558s
Frequency: 100 MHz -> Power: 9.172 W
Frequency: 100 MHz -> CLB LUTs Used: 346967
Frequency: 100 MHz -> CLB LUTs Util%: 8.49 %
Frequency: 100 MHz -> CLB Registers Used: 262143
Frequency: 100 MHz -> CLB Registers Util%: 3.21 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 2.591 ns
Frequency: 100 MHz -> Achieved Frequency: 134.971 MHz


Frequency: 150 MHz -> Synthesis: 15m 18s -> 918s
Frequency: 150 MHz -> Implementation: 27m 5s -> 1625s
Frequency: 150 MHz -> Power: 10.799 W
Frequency: 150 MHz -> CLB LUTs Used: 346971
Frequency: 150 MHz -> CLB LUTs Util%: 8.49 %
Frequency: 150 MHz -> CLB Registers Used: 262217
Frequency: 150 MHz -> CLB Registers Util%: 3.21 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 1.343 ns
Frequency: 150 MHz -> Achieved Frequency: 187.840 MHz


Frequency: 200 MHz -> Synthesis: 15m 53s -> 953s
Frequency: 200 MHz -> Implementation: 26m 21s -> 1581s
Frequency: 200 MHz -> Power: 12.423 W
Frequency: 200 MHz -> CLB LUTs Used: 346969
Frequency: 200 MHz -> CLB LUTs Util%: 8.49 %
Frequency: 200 MHz -> CLB Registers Used: 262219
Frequency: 200 MHz -> CLB Registers Util%: 3.21 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.065 ns
Frequency: 200 MHz -> Achieved Frequency: 254.130 MHz


Frequency: 250 MHz -> Synthesis: 15m 42s -> 942s
Frequency: 250 MHz -> Implementation: 26m 1s -> 1561s
Frequency: 250 MHz -> Power: 14.019 W
Frequency: 250 MHz -> CLB LUTs Used: 346959
Frequency: 250 MHz -> CLB LUTs Util%: 8.49 %
Frequency: 250 MHz -> CLB Registers Used: 262214
Frequency: 250 MHz -> CLB Registers Util%: 3.21 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.468 ns
Frequency: 250 MHz -> Achieved Frequency: 283.126 MHz


Frequency: 300 MHz -> Synthesis: 15m 15s -> 915s
Frequency: 300 MHz -> Implementation: 47m 40s -> 2860s
Frequency: 300 MHz -> Power: 15.901 W
Frequency: 300 MHz -> CLB LUTs Used: 347416
Frequency: 300 MHz -> CLB LUTs Util%: 8.50 %
Frequency: 300 MHz -> CLB Registers Used: 262172
Frequency: 300 MHz -> CLB Registers Util%: 3.21 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: -0.084 ns
Frequency: 300 MHz -> Achieved Frequency: 292.626 MHz


Frequency: 350 MHz -> Synthesis: 15m 41s -> 941s
Frequency: 350 MHz -> Implementation: 30m 23s -> 1823s
Frequency: 350 MHz -> Power: 17.312 W
Frequency: 350 MHz -> CLB LUTs Used: 349172
Frequency: 350 MHz -> CLB LUTs Util%: 8.55 %
Frequency: 350 MHz -> CLB Registers Used: 262211
Frequency: 350 MHz -> CLB Registers Util%: 3.21 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.047 ns
Frequency: 350 MHz -> Achieved Frequency: 355.854 MHz


Frequency: 400 MHz -> Synthesis: 15m 11s -> 911s
Frequency: 400 MHz -> Implementation: 36m 18s -> 2178s
Frequency: 400 MHz -> Power: 19.114 W
Frequency: 400 MHz -> CLB LUTs Used: 350922
Frequency: 400 MHz -> CLB LUTs Util%: 8.59 %
Frequency: 400 MHz -> CLB Registers Used: 262216
Frequency: 400 MHz -> CLB Registers Util%: 3.21 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.288 ns
Frequency: 400 MHz -> Achieved Frequency: 358.680 MHz


Frequency: 450 MHz -> Synthesis: 15m 20s -> 920s
Frequency: 450 MHz -> Implementation: 37m 11s -> 2231s
Frequency: 450 MHz -> Power: 20.533 W
Frequency: 450 MHz -> CLB LUTs Used: 351884
Frequency: 450 MHz -> CLB LUTs Util%: 8.61 %
Frequency: 450 MHz -> CLB Registers Used: 262218
Frequency: 450 MHz -> CLB Registers Util%: 3.21 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.587 ns
Frequency: 450 MHz -> Achieved Frequency: 355.970 MHz


Frequency: 500 MHz -> Synthesis: 15m 35s -> 935s
Frequency: 500 MHz -> Implementation: 38m 0s -> 2280s
Frequency: 500 MHz -> Power: 22.167 W
Frequency: 500 MHz -> CLB LUTs Used: 352118
Frequency: 500 MHz -> CLB LUTs Util%: 8.62 %
Frequency: 500 MHz -> CLB Registers Used: 262224
Frequency: 500 MHz -> CLB Registers Util%: 3.21 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.971 ns
Frequency: 500 MHz -> Achieved Frequency: 336.587 MHz


Frequency: 550 MHz -> Synthesis: 15m 28s -> 928s
Frequency: 550 MHz -> Implementation: 37m 21s -> 2241s
Frequency: 550 MHz -> Power: 23.981 W
Frequency: 550 MHz -> CLB LUTs Used: 352100
Frequency: 550 MHz -> CLB LUTs Util%: 8.62 %
Frequency: 550 MHz -> CLB Registers Used: 262222
Frequency: 550 MHz -> CLB Registers Util%: 3.21 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -1.038 ns
Frequency: 550 MHz -> Achieved Frequency: 350.118 MHz


WNS exceeded -1 ns, finished

