# Compile of SPI_Master.sv was successful.
# Compile of SPI_Master_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of SPI_Master.sv was successful.
# Compile of SPI_Master_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.SPI_Master_tb
# vsim -gui work.SPI_Master_tb 
# Start time: 18:30:24 on Feb 27,2025
# Loading sv_std.std
# Loading work.SPI_Master_tb
# Loading work.SPI_Master
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/SPI_MODE
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/CLKS_PER_HALF_BIT
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/rst
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/clk
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/i_MOSI_Byte
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/i_MOSI_DV
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/o_MOSI_Ready
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/o_MISO_DV
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/o_MISO_Byte
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/SCK
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/MISO
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/MOSI
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/CPOL
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/CPHA
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/SCK_Count_r
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/SCK_r
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/SCK_Edges_r
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/Leading_Edge_r
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/Trailing_Edge_r
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/MOSI_DV_r
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/MOSI_Byte_r
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/MOSI_Bit_Count_r
add wave -position end  sim:/SPI_Master_tb/SPI_Master_INST_l/MISO_Bit_Count_r
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: DESKTOP-4RU3HP3  ProcessID: 21020
#           Attempting to use alternate WLF file "./wlft5gtjzi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5gtjzi
run -all
# Send out 0x37 and Received 0x37
# Send out 0x38 and Received 0x38
# Send out 0x39 and Received 0x39
# ** Note: $finish    : C:/Users/Antonio/Documents/GitHub/SmartWatchBase/SPI/SPI_Master_tb.sv(72)
#    Time: 922 ps  Iteration: 1  Instance: /SPI_Master_tb
# 1
# Break in Module SPI_Master_tb at C:/Users/Antonio/Documents/GitHub/SmartWatchBase/SPI/SPI_Master_tb.sv line 72
