{"vcs1":{"timestamp_begin":1747294210.553391326, "rt":9.76, "ut":9.90, "st":0.62}}
{"vcselab":{"timestamp_begin":1747294220.394802795, "rt":0.40, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747294220.857827960, "rt":0.41, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747294209.919468911}
{"VCS_COMP_START_TIME": 1747294209.919468911}
{"VCS_COMP_END_TIME": 1747294221.418611736}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486264}}
{"vcselab": {"peak_mem": 183888}}
