Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 10 23:05:16 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |           10 |
|      8 |            1 |
|     10 |            2 |
|     12 |            1 |
|     14 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             182 |           47 |
| No           | Yes                   | No                     |              30 |           10 |
| Yes          | No                    | No                     |              14 |            2 |
| Yes          | No                    | Yes                    |             144 |           22 |
| Yes          | Yes                   | No                     |              34 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+-----------------------------------+--------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |           Enable Signal           |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+-----------------------------------+--------------------------------------------------------+------------------+----------------+
|  graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_1_n_0 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_1_n_0 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_1_n_0 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_1_n_0 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_1_n_0 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_1_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_2_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_1_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_2_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_1_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_2_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_1_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_2_n_0 |                1 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_1_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 |                                   | graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_2_n_0 |                2 |              4 |
|  clk_inst/inst/clk_out1                                 | keypad_inst/col[3]_i_1_n_0        | rst_IBUF                                               |                1 |              8 |
|  clk_inst/inst/clk_out1                                 | debounce_inst/btn_in_d            | rst_IBUF                                               |                2 |             10 |
|  clk_inst/inst/clk_out1                                 | keypad_inst/keypad_out[4]_i_1_n_0 | rst_IBUF                                               |                1 |             10 |
|  clk_inst/inst/clk_out1                                 | debounce_inst/hit_force_reg[0][0] | rst_IBUF                                               |                2 |             12 |
|  clk_inst/inst/clk_out1                                 | debounce_inst/cnt1                | graph_inst/white_ball_inst/cnt1[6]_i_1_n_0             |                2 |             14 |
|  clk_inst/inst/clk_out1                                 | debounce_inst/E[0]                |                                                        |                2 |             14 |
|  clk_inst/inst/clk_out1                                 | sync_inst/c_v_1                   | rst_IBUF                                               |                5 |             20 |
|  clk_inst/inst/clk_out1                                 | debounce_inst/o[0]_i_1_n_0        | rst_IBUF                                               |                4 |             32 |
|  clk_inst/inst/clk_out1                                 | sync_inst/refr_tick1              | rst_IBUF                                               |               12 |             72 |
|  clk_inst/inst/clk_out1                                 |                                   | rst_IBUF                                               |               33 |            162 |
+---------------------------------------------------------+-----------------------------------+--------------------------------------------------------+------------------+----------------+


