INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/ip/Adder_Subtractor/sim/Adder_Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subtractor
