

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
================================================================
* Date:           Sun Jan 26 21:43:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.488 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    92261|    92261|  0.923 ms|  0.923 ms|  92257|  92257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    92259|    92259|         5|          1|          1|  92256|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     337|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|     270|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     270|     510|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_7ns_11ns_17_1_1_U3308  |mul_7ns_11ns_17_1_1  |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_10ns_7ns_5ns_17_4_1_U3310  |mac_muladd_10ns_7ns_5ns_17_4_1  |  i0 * i1 + i2|
    |mac_muladd_5ns_5ns_17ns_17_4_1_U3309  |mac_muladd_5ns_5ns_17ns_17_4_1  |  i0 + i1 * i2|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_2_fu_148_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln34_fu_346_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln35_2_fu_309_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln35_fu_195_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln36_fu_303_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln41_fu_402_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln45_4_fu_379_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln45_fu_389_p2       |         +|   0|  0|  24|          17|          17|
    |empty_1361_fu_251_p2     |         -|   0|  0|  17|          10|          10|
    |and_ln34_fu_189_p2       |       and|   0|  0|   2|           1|           1|
    |cmp10_i_fu_257_p2        |      icmp|   0|  0|  12|           5|           4|
    |icmp_fu_237_p2           |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln34_fu_142_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln35_fu_163_p2      |      icmp|   0|  0|  17|          10|           7|
    |icmp_ln36_fu_183_p2      |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln39_1_fu_279_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln39_fu_273_p2      |      icmp|   0|  0|  12|           4|           1|
    |empty_fu_201_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln39_1_fu_297_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_291_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_285_p2        |        or|   0|  0|   2|           1|           1|
    |j_mid2_fu_207_p3         |    select|   0|  0|   5|           1|           1|
    |select_ln34_1_fu_352_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln34_fu_169_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln35_1_fu_315_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln35_fu_215_p3    |    select|   0|  0|   5|           1|           5|
    |storemerge_fu_412_p3     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_177_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 337|         158|         117|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_80                  |   9|          2|    7|         14|
    |i_fu_72                  |   9|          2|    5|         10|
    |indvar_flatten12_fu_84   |   9|          2|   17|         34|
    |indvar_flatten_fu_76     |   9|          2|   10|         20|
    |j_fu_68                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   47|         94|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |c_fu_80                           |   7|   0|    7|          0|
    |empty_1361_reg_493                |  10|   0|   10|          0|
    |i_fu_72                           |   5|   0|    5|          0|
    |icmp_ln35_reg_477                 |   1|   0|    1|          0|
    |indvar_flatten12_fu_84            |  17|   0|   17|          0|
    |indvar_flatten_fu_76              |  10|   0|   10|          0|
    |j_fu_68                           |   5|   0|    5|          0|
    |j_mid2_reg_482                    |   5|   0|    5|          0|
    |or_ln39_1_reg_498                 |   1|   0|    1|          0|
    |zext_ln34_reg_503                 |   7|   0|   17|         10|
    |empty_1361_reg_493                |  64|  32|   10|          0|
    |j_mid2_reg_482                    |  64|  32|    5|          0|
    |or_ln39_1_reg_498                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 270|  96|  104|         10|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|Pad1_out_img_address0   |  out|   17|   ap_memory|                                                 Pad1_out_img|         array|
|Pad1_out_img_ce0        |  out|    1|   ap_memory|                                                 Pad1_out_img|         array|
|Pad1_out_img_we0        |  out|    1|   ap_memory|                                                 Pad1_out_img|         array|
|Pad1_out_img_d0         |  out|   32|   ap_memory|                                                 Pad1_out_img|         array|
|Norm1_out_img_address0  |  out|   17|   ap_memory|                                                Norm1_out_img|         array|
|Norm1_out_img_ce0       |  out|    1|   ap_memory|                                                Norm1_out_img|         array|
|Norm1_out_img_q0        |   in|   32|   ap_memory|                                                Norm1_out_img|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten12"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln34 = store i7 0, i7 %c" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 14 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln35 = store i5 0, i5 %i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 16 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln36 = store i5 0, i5 %j" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 17 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i17 %indvar_flatten12" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 19 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln34 = icmp_eq  i17 %indvar_flatten12_load, i17 92256" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 20 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.86ns)   --->   "%add_ln34_2 = add i17 %indvar_flatten12_load, i17 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 21 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc38.i, void %_Z4pad1PfS_i.exit.exitStub" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 22 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%icmp_ln35 = icmp_eq  i10 %indvar_flatten_load, i10 961" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 26 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.41ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i5 0, i5 %i_load" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 27 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln35, i1 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 28 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln36 = icmp_eq  i5 %j_load, i5 31" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 29 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln36, i1 %xor_ln34" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 30 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln35 = add i5 %select_ln34, i5 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 31 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%empty = or i1 %and_ln34, i1 %icmp_ln35" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 32 'or' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.41ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %empty, i5 0, i5 %j_load" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 33 'select' 'j_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.41ns)   --->   "%select_ln35 = select i1 %and_ln34, i5 %add_ln35, i5 %select_ln34" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 34 'select' 'select_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln35, i32 1, i32 4" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 36 'partselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "%icmp = icmp_eq  i4 %tmp, i4 0" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 37 'icmp' 'icmp' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln35, i5 0" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%empty_1361 = sub i10 %p_shl, i10 %zext_ln35" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 39 'sub' 'empty_1361' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%cmp10_i = icmp_ugt  i5 %select_ln35, i5 28" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 40 'icmp' 'cmp10_i' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/3] (0.99ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_1362 = mul i10 %zext_ln35, i10 27" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 41 'mul' 'empty_1362' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %j_mid2, i32 1, i32 4" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 42 'partselect' 'tmp_177' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i4 %tmp_177, i4 0" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 43 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln39_1 = icmp_ugt  i5 %j_mid2, i5 28" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 44 'icmp' 'icmp_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39 = or i1 %icmp, i1 %cmp10_i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 45 'or' 'or_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39_2 = or i1 %icmp_ln39, i1 %icmp_ln39_1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 46 'or' 'or_ln39_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %or_ln39_2, i1 %or_ln39" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 47 'or' 'or_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln36 = add i5 %j_mid2, i5 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 48 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%add_ln35_2 = add i10 %indvar_flatten_load, i10 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 49 'add' 'add_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.40ns)   --->   "%select_ln35_1 = select i1 %icmp_ln35, i10 1, i10 %add_ln35_2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 50 'select' 'select_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln34 = store i17 %add_ln34_2, i17 %indvar_flatten12" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 51 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln35 = store i10 %select_ln35_1, i10 %indvar_flatten" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 52 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln35 = store i5 %select_ln35, i5 %i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 53 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln36 = store i5 %add_ln36, i5 %j" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 54 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%c_load = load i7 %c" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 55 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.77ns)   --->   "%add_ln34 = add i7 %c_load, i7 1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 56 'add' 'add_ln34' <Predicate = (icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.36ns)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i7 %add_ln34, i7 %c_load" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 57 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %select_ln34_1" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 58 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node add_ln41_2)   --->   "%empty_1359 = mul i17 %zext_ln34, i17 961" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 59 'mul' 'empty_1359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_1362 = mul i10 %zext_ln35, i10 27" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 60 'mul' 'empty_1362' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln34 = store i7 %select_ln34_1, i7 %c" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 61 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 62 [2/3] (0.99ns) (grouped into DSP with root node add_ln41_2)   --->   "%empty_1359 = mul i17 %zext_ln34, i17 961" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 62 'mul' 'empty_1359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (2.14ns)   --->   "%empty_1360 = mul i17 %zext_ln34, i17 729" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 63 'mul' 'empty_1360' <Predicate = (!or_ln39_1)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_1362 = mul i10 %zext_ln35, i10 27" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 64 'mul' 'empty_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node add_ln45_3)   --->   "%zext_ln36 = zext i10 %empty_1362" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 65 'zext' 'zext_ln36' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_3 = add i17 %empty_1360, i17 %zext_ln36" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 66 'add' 'add_ln45_3' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_2)   --->   "%empty_1359 = mul i17 %zext_ln34, i17 961" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34->NN.cpp:57]   --->   Operation 67 'mul' 'empty_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %j_mid2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 68 'zext' 'zext_ln36_1' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %j_mid2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 69 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln41_2 = add i17 %empty_1359, i17 %zext_ln36_2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 70 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_3 = add i17 %empty_1360, i17 %zext_ln36" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 71 'add' 'add_ln45_3' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln45_4 = add i7 %zext_ln36_1, i7 72" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 72 'add' 'add_ln45_4' <Predicate = (!or_ln39_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %add_ln45_4" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 73 'sext' 'sext_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.86ns)   --->   "%add_ln45 = add i17 %sext_ln45, i17 %add_ln45_3" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 74 'add' 'add_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i17 %add_ln45" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 75 'zext' 'zext_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%Norm1_out_img_addr = getelementptr i32 %Norm1_out_img, i64 0, i64 %zext_ln45" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 76 'getelementptr' 'Norm1_out_img_addr' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (1.23ns)   --->   "%Norm1_out_img_load = load i17 %Norm1_out_img_addr" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 77 'load' 'Norm1_out_img_load' <Predicate = (!or_ln39_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_5 : Operation 90 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 92256, i64 92256, i64 92256"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_1361" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35->NN.cpp:57]   --->   Operation 80 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37->NN.cpp:57]   --->   Operation 81 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln41_2 = add i17 %empty_1359, i17 %zext_ln36_2" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 82 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.86ns)   --->   "%add_ln41 = add i17 %add_ln41_2, i17 %p_cast" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 83 'add' 'add_ln41' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i17 %add_ln41" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 84 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%Pad1_out_img_addr = getelementptr i32 %Pad1_out_img, i64 0, i64 %zext_ln41" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41->NN.cpp:57]   --->   Operation 85 'getelementptr' 'Pad1_out_img_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Norm1_out_img_load = load i17 %Norm1_out_img_addr" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45->NN.cpp:57]   --->   Operation 86 'load' 'Norm1_out_img_load' <Predicate = (!or_ln39_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_6 : Operation 87 [1/1] (0.44ns)   --->   "%storemerge = select i1 %or_ln39_1, i32 0, i32 %Norm1_out_img_load" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 87 'select' 'storemerge' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln39 = store i32 %storemerge, i17 %Pad1_out_img_addr" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39->NN.cpp:57]   --->   Operation 88 'store' 'store_ln39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 92256> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body8.i" [../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36->NN.cpp:57]   --->   Operation 89 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Pad1_out_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Norm1_out_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110000]
i                     (alloca           ) [ 0110000]
indvar_flatten        (alloca           ) [ 0110000]
c                     (alloca           ) [ 0111000]
indvar_flatten12      (alloca           ) [ 0110000]
store_ln0             (store            ) [ 0000000]
store_ln34            (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln35            (store            ) [ 0000000]
store_ln36            (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten12_load (load             ) [ 0000000]
icmp_ln34             (icmp             ) [ 0111110]
add_ln34_2            (add              ) [ 0000000]
br_ln34               (br               ) [ 0000000]
j_load                (load             ) [ 0000000]
i_load                (load             ) [ 0000000]
indvar_flatten_load   (load             ) [ 0000000]
icmp_ln35             (icmp             ) [ 0101000]
select_ln34           (select           ) [ 0000000]
xor_ln34              (xor              ) [ 0000000]
icmp_ln36             (icmp             ) [ 0000000]
and_ln34              (and              ) [ 0000000]
add_ln35              (add              ) [ 0000000]
empty                 (or               ) [ 0000000]
j_mid2                (select           ) [ 0101110]
select_ln35           (select           ) [ 0000000]
zext_ln35             (zext             ) [ 0101100]
tmp                   (partselect       ) [ 0000000]
icmp                  (icmp             ) [ 0000000]
p_shl                 (bitconcatenate   ) [ 0000000]
empty_1361            (sub              ) [ 0101111]
cmp10_i               (icmp             ) [ 0000000]
tmp_177               (partselect       ) [ 0000000]
icmp_ln39             (icmp             ) [ 0000000]
icmp_ln39_1           (icmp             ) [ 0000000]
or_ln39               (or               ) [ 0000000]
or_ln39_2             (or               ) [ 0000000]
or_ln39_1             (or               ) [ 0101111]
add_ln36              (add              ) [ 0000000]
add_ln35_2            (add              ) [ 0000000]
select_ln35_1         (select           ) [ 0000000]
store_ln34            (store            ) [ 0000000]
store_ln35            (store            ) [ 0000000]
store_ln35            (store            ) [ 0000000]
store_ln36            (store            ) [ 0000000]
c_load                (load             ) [ 0000000]
add_ln34              (add              ) [ 0000000]
select_ln34_1         (select           ) [ 0000000]
zext_ln34             (zext             ) [ 0100110]
store_ln34            (store            ) [ 0000000]
empty_1360            (mul              ) [ 0100010]
empty_1362            (mul              ) [ 0000000]
zext_ln36             (zext             ) [ 0100010]
empty_1359            (mul              ) [ 0100001]
zext_ln36_1           (zext             ) [ 0000000]
zext_ln36_2           (zext             ) [ 0100001]
add_ln45_3            (add              ) [ 0000000]
add_ln45_4            (add              ) [ 0000000]
sext_ln45             (sext             ) [ 0000000]
add_ln45              (add              ) [ 0000000]
zext_ln45             (zext             ) [ 0000000]
Norm1_out_img_addr    (getelementptr    ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
p_cast                (zext             ) [ 0000000]
specpipeline_ln37     (specpipeline     ) [ 0000000]
add_ln41_2            (add              ) [ 0000000]
add_ln41              (add              ) [ 0000000]
zext_ln41             (zext             ) [ 0000000]
Pad1_out_img_addr     (getelementptr    ) [ 0000000]
Norm1_out_img_load    (load             ) [ 0000000]
storemerge            (select           ) [ 0000000]
store_ln39            (store            ) [ 0000000]
br_ln36               (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Pad1_out_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pad1_out_img"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Norm1_out_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Norm1_out_img"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten12_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Norm1_out_img_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="17" slack="0"/>
<pin id="92" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Norm1_out_img_addr/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="17" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Norm1_out_img_load/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="Pad1_out_img_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="17" slack="0"/>
<pin id="105" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Pad1_out_img_addr/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln39_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="17" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln34_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln35_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="5" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln36_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten12_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="1"/>
<pin id="141" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln34_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln34_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="1"/>
<pin id="162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln35_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln34_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="xor_ln34_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln36_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="5" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="and_ln34_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln35_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_mid2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln35_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln35_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="0" index="3" bw="4" slack="0"/>
<pin id="232" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_1361_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_1361/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="cmp10_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp10_i/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_177_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="0" index="3" bw="4" slack="0"/>
<pin id="268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_177/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln39_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln39_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln39_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln39_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="or_ln39_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln36_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln35_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln35_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="10" slack="0"/>
<pin id="318" dir="0" index="2" bw="10" slack="0"/>
<pin id="319" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln34_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="17" slack="0"/>
<pin id="325" dir="0" index="1" bw="17" slack="1"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln35_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="1"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln35_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="1"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln36_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="1"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="c_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="2"/>
<pin id="345" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln34_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln34_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln34_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln34_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="0" index="1" bw="7" slack="2"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="empty_1360_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="0" index="1" bw="11" slack="0"/>
<pin id="371" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_1360/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln36_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="3"/>
<pin id="375" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln36_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="3"/>
<pin id="378" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln45_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="7" slack="0"/>
<pin id="382" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_4/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln45_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln45_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="17" slack="0"/>
<pin id="392" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln45_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="17" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="4"/>
<pin id="401" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln41_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="17" slack="0"/>
<pin id="404" dir="0" index="1" bw="10" slack="0"/>
<pin id="405" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln41_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="17" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="storemerge_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="4"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/6 "/>
</bind>
</comp>

<comp id="420" class="1007" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="0" index="2" bw="17" slack="0"/>
<pin id="424" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_1362/2 zext_ln36/4 add_ln45_3/4 "/>
</bind>
</comp>

<comp id="429" class="1007" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_1359/3 add_ln41_2/5 "/>
</bind>
</comp>

<comp id="438" class="1005" name="j_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="445" class="1005" name="i_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="452" class="1005" name="indvar_flatten_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="459" class="1005" name="c_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvar_flatten12_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="0"/>
<pin id="468" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="473" class="1005" name="icmp_ln34_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="3"/>
<pin id="475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="477" class="1005" name="icmp_ln35_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="482" class="1005" name="j_mid2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="3"/>
<pin id="484" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="zext_ln35_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="1"/>
<pin id="490" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="493" class="1005" name="empty_1361_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="4"/>
<pin id="495" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="empty_1361 "/>
</bind>
</comp>

<comp id="498" class="1005" name="or_ln39_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="2"/>
<pin id="500" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln39_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln34_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="17" slack="1"/>
<pin id="505" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="509" class="1005" name="empty_1360_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="17" slack="1"/>
<pin id="511" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="empty_1360 "/>
</bind>
</comp>

<comp id="514" class="1005" name="zext_ln36_2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="17" slack="1"/>
<pin id="516" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36_2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="Norm1_out_img_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="17" slack="1"/>
<pin id="521" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="Norm1_out_img_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="157" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="163" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="154" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="177" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="169" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="189" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="163" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="154" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="189" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="195" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="169" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="215" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="215" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="223" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="215" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="207" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="263" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="207" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="237" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="257" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="273" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="285" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="207" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="160" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="163" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="309" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="148" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="315" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="215" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="303" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="343" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="352" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="352" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="417"><net_src comp="66" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="95" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="425"><net_src comp="223" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="368" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="420" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="434"><net_src comp="359" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="42" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="376" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="437"><net_src comp="429" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="441"><net_src comp="68" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="448"><net_src comp="72" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="455"><net_src comp="76" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="462"><net_src comp="80" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="469"><net_src comp="84" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="476"><net_src comp="142" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="163" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="485"><net_src comp="207" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="491"><net_src comp="223" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="496"><net_src comp="251" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="501"><net_src comp="297" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="506"><net_src comp="359" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="512"><net_src comp="368" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="517"><net_src comp="376" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="522"><net_src comp="88" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Pad1_out_img | {6 }
 - Input state : 
	Port: NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 : Norm1_out_img | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln34 : 1
		store_ln0 : 1
		store_ln35 : 1
		store_ln36 : 1
	State 2
		icmp_ln34 : 1
		add_ln34_2 : 1
		br_ln34 : 2
		icmp_ln35 : 1
		select_ln34 : 2
		xor_ln34 : 2
		icmp_ln36 : 1
		and_ln34 : 2
		add_ln35 : 3
		empty : 2
		j_mid2 : 2
		select_ln35 : 2
		zext_ln35 : 3
		tmp : 3
		icmp : 4
		p_shl : 3
		empty_1361 : 4
		cmp10_i : 3
		empty_1362 : 4
		tmp_177 : 3
		icmp_ln39 : 4
		icmp_ln39_1 : 3
		or_ln39 : 5
		or_ln39_2 : 5
		or_ln39_1 : 5
		add_ln36 : 3
		add_ln35_2 : 1
		select_ln35_1 : 2
		store_ln34 : 2
		store_ln35 : 3
		store_ln35 : 3
		store_ln36 : 4
	State 3
		add_ln34 : 1
		select_ln34_1 : 2
		zext_ln34 : 3
		empty_1359 : 4
		store_ln34 : 3
	State 4
		zext_ln36 : 1
		add_ln45_3 : 2
	State 5
		add_ln41_2 : 1
		add_ln45_4 : 1
		sext_ln45 : 2
		add_ln45 : 3
		zext_ln45 : 4
		Norm1_out_img_addr : 5
		Norm1_out_img_load : 6
	State 6
		add_ln41 : 1
		zext_ln41 : 2
		Pad1_out_img_addr : 3
		storemerge : 1
		store_ln39 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln34_2_fu_148  |    0    |    0    |    24   |
|          |    add_ln35_fu_195   |    0    |    0    |    12   |
|          |    add_ln36_fu_303   |    0    |    0    |    12   |
|    add   |   add_ln35_2_fu_309  |    0    |    0    |    17   |
|          |    add_ln34_fu_346   |    0    |    0    |    14   |
|          |   add_ln45_4_fu_379  |    0    |    0    |    14   |
|          |    add_ln45_fu_389   |    0    |    0    |    24   |
|          |    add_ln41_fu_402   |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln34_fu_142   |    0    |    0    |    24   |
|          |   icmp_ln35_fu_163   |    0    |    0    |    17   |
|          |   icmp_ln36_fu_183   |    0    |    0    |    12   |
|   icmp   |      icmp_fu_237     |    0    |    0    |    12   |
|          |    cmp10_i_fu_257    |    0    |    0    |    12   |
|          |   icmp_ln39_fu_273   |    0    |    0    |    12   |
|          |  icmp_ln39_1_fu_279  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln34_fu_169  |    0    |    0    |    5    |
|          |     j_mid2_fu_207    |    0    |    0    |    5    |
|  select  |  select_ln35_fu_215  |    0    |    0    |    5    |
|          | select_ln35_1_fu_315 |    0    |    0    |    10   |
|          | select_ln34_1_fu_352 |    0    |    0    |    7    |
|          |   storemerge_fu_412  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    sub   |   empty_1361_fu_251  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |     empty_fu_201     |    0    |    0    |    2    |
|    or    |    or_ln39_fu_285    |    0    |    0    |    2    |
|          |   or_ln39_2_fu_291   |    0    |    0    |    2    |
|          |   or_ln39_1_fu_297   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |   empty_1360_fu_368  |    1    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln34_fu_177   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln34_fu_189   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_420      |    1    |    0    |    0    |
|          |      grp_fu_429      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_223   |    0    |    0    |    0    |
|          |   zext_ln34_fu_359   |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_373  |    0    |    0    |    0    |
|   zext   |  zext_ln36_2_fu_376  |    0    |    0    |    0    |
|          |   zext_ln45_fu_394   |    0    |    0    |    0    |
|          |     p_cast_fu_399    |    0    |    0    |    0    |
|          |   zext_ln41_fu_407   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_227      |    0    |    0    |    0    |
|          |    tmp_177_fu_263    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_243     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln45_fu_385   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   340   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|Norm1_out_img_addr_reg_519|   17   |
|         c_reg_459        |    7   |
|    empty_1360_reg_509    |   17   |
|    empty_1361_reg_493    |   10   |
|         i_reg_445        |    5   |
|     icmp_ln34_reg_473    |    1   |
|     icmp_ln35_reg_477    |    1   |
| indvar_flatten12_reg_466 |   17   |
|  indvar_flatten_reg_452  |   10   |
|      j_mid2_reg_482      |    5   |
|         j_reg_438        |    5   |
|     or_ln39_1_reg_498    |    1   |
|     zext_ln34_reg_503    |   17   |
|     zext_ln35_reg_488    |   10   |
|    zext_ln36_2_reg_514   |   17   |
+--------------------------+--------+
|           Total          |   140  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_95 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|    grp_fu_420    |  p0  |   3  |   5  |   15   ||    0    ||    14   |
|    grp_fu_429    |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|    grp_fu_429    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   83   ||  1.757  ||    0    ||    41   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   340  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   41   |
|  Register |    -   |    -   |   140  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   140  |   381  |
+-----------+--------+--------+--------+--------+
