"Failed to runtime PM enable on DSI%d\n"	,	L_7
DSI1_PHY_AFEC0_PD_DLANE3	,	V_140
DSI1_PHY_AFEC0_PD_DLANE1	,	V_142
DSI1_PHY_AFEC0_PD_DLANE2	,	V_141
PHYC_CLANE_ENABLE	,	V_174
DSI_HS_CLT1_CTRAIL	,	V_149
"dsi1_ddr"	,	L_36
dev	,	V_41
fix	,	V_278
vc4_dsi_host_ops	,	V_306
ARRAY_SIZE	,	F_10
HS_DLT5	,	V_161
HS_DLT4	,	V_157
HS_DLT7	,	V_168
HS_DLT6	,	V_163
HS_DLT3	,	V_153
pm_runtime_put	,	F_45
DSI_HS_CLT0_CZERO	,	V_145
DSI_PFORMAT_RGB666	,	V_116
DISP1_CTRL	,	V_191
packet	,	V_202
DSI1_INT_TA_TO	,	V_268
DSI1_STAT_PHY_D2_STOP	,	V_89
DSI_HS_CLT1_CPOST	,	V_150
__clk_get_name	,	F_77
unused	,	V_34
of_node	,	V_256
DSI1_STAT_PHY_D1_ULPS	,	V_82
ssize_t	,	T_3
mipi_dsi_host	,	V_197
IRQ_NONE	,	V_261
dma_alloc_coherent	,	F_87
dsi1_name	,	V_272
DSI_RXPKT1H_PKT_TYPE_LONG	,	V_247
latch	,	V_64
wait_for	,	F_35
panel	,	V_52
DSI1_INT_TXPKT1_DONE	,	V_235
DSI_CTRL_SOFT_RESET_CFG	,	V_122
mipi_dsi_host_register	,	F_99
dsi_handle_error	,	F_73
devm_clk_hw_register	,	F_78
DSI_PFORMAT_RGB888	,	V_114
stat_stop	,	V_85
is_long	,	V_205
i	,	V_26
irq	,	V_260
m	,	V_33
reg_dma_paddr	,	V_17
DSI1_INTERRUPTS_ALWAYS_ENABLED	,	V_238
doublescan_allowed	,	V_63
rxlen	,	V_248
vc4_connector	,	V_51
component_del	,	F_108
DSI_DISP1_ENABLE	,	V_194
TA_TO_CNT	,	V_181
vc4_ioremap_regs	,	F_84
vc4_encoder	,	V_98
DSI_TXPKT1C_CMD_REPEAT	,	V_227
platform_device	,	V_290
vc4_dsi_irq_handler	,	F_74
drm_helper_hpd_irq_event	,	F_70
HS_CLT0	,	V_144
DSI_HS_CLT2_WUP	,	V_152
MIPI_DSI_MODE_VIDEO	,	V_129
HS_CLT2	,	V_151
mipi_dsi_msg	,	V_199
HS_CLT1	,	V_148
"Failed to wait for DMA: %d\n"	,	L_3
mipi_dsi_host_unregister	,	F_104
afec0	,	V_65
reinit_completion	,	F_62
reg	,	V_29
payload	,	V_220
dsi_esc_timing	,	F_40
ret	,	V_11
to_vc4_dev	,	F_14
"Failed to set up DMA register write\n"	,	L_1
DSI1_CTRL_EN	,	V_196
DSI_CTRL_CAL_BYTE	,	V_178
DSI_PHYC_DLANE3_ENABLE	,	V_173
vc4_dsi_dt_match	,	V_294
DSI_PHYC_DLANE1_ULPS	,	V_76
dma_async_tx_descriptor	,	V_8
DRM_ERROR	,	F_3
port	,	V_27
DSI1_RXPKT_FIFO	,	V_251
PHY_AFEC0_LATCH_ULPS	,	V_67
private	,	V_37
vc4_dsi_host_transfer	,	F_57
DSI_PIX_FIFO_WIDTH	,	V_212
DRM_MODE_ENCODER_DSI	,	V_302
MIPI_DSI_MSG_USE_LPM	,	V_224
"Failed to turn on DSI pixel clock: %d\n"	,	L_14
divider	,	V_106
DSI_PFORMAT_RGB666_PACKED	,	V_118
DSI1_STAT_PHY_CLOCK_ULPS	,	V_80
vc4_dev	,	V_42
DSI_TXPKT1C_DISPLAY_NO	,	V_230
"DSI transfer failed, resetting: %d\n"	,	L_20
vc4_dsi_encoder_helper_funcs	,	V_303
vc4_dsi_connector_destroy	,	F_17
DSI_PORT_WRITE	,	F_33
vc4_dsi_ulps	,	F_34
MIPI_DSI_FMT_RGB666_PACKED	,	V_117
parent_names	,	V_283
DSI_PHYC_DLANE2_ULPS	,	V_77
DSI1_STAT_PHY_D0_ULPS	,	V_81
DSI_PORT_BIT	,	F_32
DISP0_CTRL	,	V_183
"turnaround timeout"	,	L_29
ENOMEM	,	V_57
"Timeout waiting for DSI STOP entry: STAT 0x%08x"	,	L_6
DSI_HS_DLT6_TA_SURE	,	V_165
mult	,	V_281
dev_get_drvdata	,	F_82
channel	,	V_255
bit	,	V_258
hw	,	V_282
"Failed to set pixel clock to %ldHz: %d\n"	,	L_13
"dsi0_ddr"	,	L_35
DSI_TXPKT1H_BC_CMDFIFO	,	V_214
ID	,	V_297
to_platform_device	,	F_81
vc4_dsi_connector_init	,	F_22
init	,	V_280
vc4_dsi_bind	,	F_80
dma_mask	,	V_293
cookie	,	V_10
encoder	,	V_21
DSI_TXPKT1C_CMD_TYPE_LONG	,	V_226
IRQ_HANDLED	,	V_259
DSI_ID_VALUE	,	V_298
connector	,	V_25
"Failed to get DMA memory\n"	,	L_38
vc4_dsi_encoder_disable	,	F_41
reg_dma_mem	,	V_13
DRM_INFO	,	F_11
"Failed to get pixel clock: %d\n"	,	L_47
hws	,	V_287
DSI0_PHY_AFEC1_IDR_CLANE	,	V_134
vc4_dsi_encoder_enable	,	F_46
DSI_PHY_AFEC0_PTATADJ	,	V_126
DSI1_INT_ERR_CONT_LP0	,	V_264
DSI1_INT_ERR_CONT_LP1	,	V_265
dsi_index	,	V_44
max	,	F_55
MIPI_DSI_FMT_RGB565	,	V_119
"DSI returned %db, expecting %db\n"	,	L_19
phyc_ulps	,	V_72
DSI1_INT_PR_TO	,	V_269
DSI_HS_DLT7_LP_WUP	,	V_169
"0x%04x (%s): 0x%08x\n"	,	L_4
hs_clock	,	V_108
drm_panel_prepare	,	F_48
vc4_dsi_init_phy_clocks	,	F_76
DSI1_STAT_PHY_D1_STOP	,	V_88
DSI_READ	,	F_12
complete	,	F_75
TXPKT_CMD_FIFO	,	V_219
parent_name	,	V_270
"Only VIDEO mode panels supported currently.\n"	,	L_21
DSI_DISP0_ST_END	,	V_188
minor	,	V_40
DSI_HS_CLT0_CPRE	,	V_146
DSI_HS_DLT5_INIT	,	V_162
PHYC_HS_CLK_CONTINUOUS	,	V_175
clk_init_data	,	V_279
mode	,	V_103
pdev	,	V_93
drm_encoder	,	V_20
escape_clock	,	V_100
"peripheral reset timeout"	,	L_30
u32	,	T_1
continuous	,	V_69
dsi1	,	V_48
host	,	V_198
DSI_DISP0_LP_STOP_PERFRAME	,	V_186
pkth	,	V_203
DSI_CTRL_HSDT_EOT_DISABLE	,	V_124
drm	,	V_39
pktc	,	V_204
pix	,	V_221
MIPI_DSI_FMT_RGB666	,	V_115
DSI_HS_CLT0_CPREP	,	V_147
vc4_dsi_latch_ulps	,	F_30
rx_buf	,	V_246
uintptr_t	,	V_45
VC4_ENCODER_TYPE_DSI1	,	V_296
DSI_DISP0_ENABLE	,	V_189
vc4_dsi_dump_regs	,	F_9
header	,	V_208
drm_panel_attach	,	F_69
dsi	,	V_2
dma_cap_zero	,	F_88
to_vc4_dsi_encoder	,	F_6
devm_kzalloc	,	F_23
DSI_TXPKT1H_BC_PARAM	,	V_210
"dsi1_byte"	,	L_32
ENXIO	,	V_250
"escape"	,	L_42
ns	,	V_95
vc4_dsi_dev_remove	,	F_107
"HSTX timeout"	,	L_27
rx_len	,	V_215
"LP1 contention"	,	L_26
WARN_ON_ONCE	,	F_61
debug_dump_regs	,	V_107
dma_cap_set	,	F_89
dsi0_name	,	V_271
DSI_HS_DLT3_EXIT	,	V_154
DSI1_INT_PHY_DIR_RTF	,	V_236
mipi_dsi_packet	,	V_201
vc4_dsi_connector_funcs	,	V_58
dsi0_regs	,	V_28
dsi_hs_timing	,	F_37
MIPI_DSI_FMT_RGB888	,	V_113
DSI_PHYC_DLANE2_ENABLE	,	V_172
DSI_TXPKT1C_CMD_MODE_LP	,	V_225
writel	,	F_2
dev_warn	,	F_36
drm_connector_cleanup	,	F_19
master	,	V_289
ui_ns	,	V_94
container_of	,	F_7
polled	,	V_61
"Failed to set phy clock to %ld: %d\n"	,	L_10
DSI_DISP0_COMMAND_MODE	,	V_190
DMA_MEMCPY	,	V_299
drm_connector_init	,	F_25
drm_panel_disable	,	F_42
DSI1_INT_HSTX_TO	,	V_266
DSI1_STAT_PHY_D3_ULPS	,	V_84
"dsi0_byte"	,	L_31
vc4_dsi_ops	,	V_307
IS_ERR	,	F_85
devm_request_irq	,	F_94
drm_info_node	,	V_35
DSI1_STAT_PHY_D0_STOP	,	V_87
drm_connector_unregister	,	F_18
"Failed to turn on DSI escape clock: %d\n"	,	L_11
DIV_ROUND_UP	,	F_39
"DSI%d: %s error\n"	,	L_22
of_match_device	,	F_83
drm_panel_enable	,	F_56
drm_encoder_helper_add	,	F_98
"transfer interrupt wait timeout"	,	L_17
vc4_dsi_debugfs_regs	,	F_13
DSI_TXPKT1C_CMD_CTRL_RX	,	V_216
DSI_TXPKT1C_CMD_CTRL	,	V_217
MIPI_DSI_CLOCK_NON_CONTINUOUS	,	V_71
lanes	,	V_75
drm_encoder_init	,	F_97
DSI_PORT_READ	,	F_31
INT_EN	,	V_237
PHYC_CLANE_ULPS	,	V_73
xfer_completion	,	V_233
connector_status_disconnected	,	V_54
cmd_fifo_len	,	V_206
PHY_AFEC1	,	V_131
wait_for_completion_timeout	,	F_63
of_clk_hw_onecell_get	,	V_288
phy_clock	,	V_112
node	,	V_36
DSI_CTRL_RX_LPDT_EOT_DISABLE	,	V_125
vc4_dsi_host_attach	,	F_67
dma_submit_error	,	F_4
GFP_KERNEL	,	V_56
PHY_AFEC0	,	V_66
device	,	V_14
roundup	,	F_38
pll_phy_clock	,	V_99
drm_panel_detach	,	F_72
drm_mode_connector_attach_encoder	,	F_27
seq_printf	,	F_15
"instat: 0x%08x\n"	,	L_18
DSI_TXPKT1C_CMD_CTRL_TX	,	V_218
to_vc4_dsi_connector	,	F_8
DSI_PHYC_DLANE0_ULPS	,	V_74
"Failed to set esc clock: %d\n"	,	L_48
clk_hw	,	V_275
be32_to_cpup	,	F_91
stat	,	V_257
u8	,	T_4
vc4_dsi_dev_probe	,	F_105
seq_file	,	V_32
"Panel failed to enable\n"	,	L_16
regs	,	V_12
pm_runtime_get_sync	,	F_47
DSI_HS_DLT4_TRAIL	,	V_159
"LPDT sync"	,	L_23
STAT	,	V_91
CTRL	,	V_121
ERR_PTR	,	F_24
DSI_DISP1_PFORMAT_32BIT_LE	,	V_192
DSI1_INT_LPRX_TO	,	V_267
stat_ulps	,	V_79
tx	,	V_9
mdelay	,	F_52
DSI_HS_DLT4_LPX	,	V_158
TXPKT_PIX_FIFO	,	V_222
dsi_connector	,	V_55
DSI0_CTRL_CTRL0	,	V_195
ui	,	V_96
pixel_clock_hz	,	V_110
DSI0_PHY_AFEC0_RESET	,	V_130
"DSI regs after:\n"	,	L_15
platform_get_irq	,	F_95
drm_display_mode	,	V_102
DSI_PHYC_DLANE1_ENABLE	,	V_171
DSI_TXPKT1C_CMD_EN	,	V_228
drm_connector_status	,	V_49
DSI_PHYC_DLANE3_ULPS	,	V_78
"Failed to turn on DSI PLL: %d\n"	,	L_12
DSI_DISP0_PIX_CLK_DIV	,	V_184
dsi_dma_workaround_write	,	F_1
PR_TO_CNT	,	V_182
DSI_RXPKT1H_BC_PARAM	,	V_249
"Failed to get phy clock: %d\n"	,	L_45
reg_dma_chan	,	V_7
clk_get_rate	,	F_54
ETIMEDOUT	,	V_241
err_destroy_encoder	,	V_304
ops	,	V_285
connector_status_connected	,	V_53
name	,	V_30
CTRL_RESET_FIFOS	,	V_123
vc4_dsi	,	V_1
vc4_dsi_connector_helper_funcs	,	V_60
dev_set_drvdata	,	F_100
DSI_HS_DLT6_TA_GET	,	V_164
rxpkt1h	,	V_243
DSI1_STAT_PHY_D3_STOP	,	V_90
vc4_dsi_connector_get_modes	,	F_20
DSI1_INT_ERR_SYNC_ESC	,	V_262
drm_panel_get_modes	,	F_21
dev_err	,	F_50
DSI_PIX_FIFO_DEPTH	,	V_213
INT_STAT	,	V_234
"LP0 contention"	,	L_25
DSI_DISP0_PFORMAT	,	V_185
dma_chan	,	V_5
of_device_id	,	V_291
devm_clk_get	,	F_96
tx_submit	,	V_18
vc4_dsi_encoder	,	V_19
vc4_dsi_connector	,	V_23
clk_disable_unprepare	,	F_44
ulps	,	V_68
VC4_GET_FIELD	,	F_65
dsi_host	,	V_305
base	,	V_22
interlace_allowed	,	V_62
DSI_HS_DLT4_ANLAT	,	V_160
DSI_DISP0_LP_STOP_CTRL	,	V_187
drm_device	,	V_38
drm_encoder_cleanup	,	F_29
pix_fifo_len	,	V_207
vc4_dsi_host_detach	,	F_71
drm_panel_unprepare	,	F_43
clk_fixed_factor_ops	,	V_286
val	,	V_4
dma_sync_wait	,	F_5
vc4	,	V_43
PHYC	,	V_92
"DSI regs before:\n"	,	L_9
mipi_dsi_packet_format_is_long	,	F_59
"data lane 0 sequence"	,	L_24
DSI0_PHY_AFEC0_PD_DLANE1	,	V_128
of_drm_find_panel	,	F_68
crtc	,	V_104
clk_fixed_factor	,	V_277
"Timeout waiting for DSI ULPS entry: STAT 0x%08x"	,	L_5
vc4_dsi_encoder_funcs	,	V_301
VC4_SET_FIELD	,	F_51
force	,	V_50
msg_rx	,	V_245
phy_clocks	,	V_273
ENODEV	,	V_295
mode_flags	,	V_70
device_prep_dma_memcpy	,	V_15
flags	,	V_223
DSI_HS_DLT3_ZERO	,	V_155
mipi_dsi_create_packet	,	F_60
"pixel"	,	L_46
init_completion	,	F_93
dma_request_chan_by_mask	,	F_90
pm_runtime_disable	,	F_103
"dsi0_ddr2"	,	L_33
host_to_dsi	,	F_58
DSI_PHY_AFEC0_CTATADJ	,	V_127
clk_prepare_enable	,	F_53
RXPKT1H	,	V_244
DSI1_PHY_AFEC0_RESET	,	V_143
DSI_PHYC_DLANE0_ENABLE	,	V_170
DSI0_PHYC_ESC_CLK_LPDT	,	V_176
vc4_dsi_unbind	,	F_102
EPROBE_DEFER	,	V_300
vc4_dsi_encoder_destroy	,	F_28
reset_fifo_and_return	,	V_242
num_parents	,	V_284
mipi_dsi_device	,	V_254
lpx	,	V_109
clk_onecell	,	V_274
udelay	,	F_66
info_ent	,	V_46
chan	,	V_6
"Failed to get interrupt: %d\n"	,	L_41
msg	,	V_200
"Panel failed to prepare\n"	,	L_8
data	,	V_47
"Port returned 0x%08x for ID instead of 0x%08x\n"	,	L_37
num	,	V_276
DSI_TXPKT1C_DISPLAY_NO_SECONDARY	,	V_229
DSI_HS_DLT6_TA_GO	,	V_166
reg_paddr	,	V_16
DSI_DISP1_PFORMAT	,	V_193
DSI_TXPKT1H_BC_DT	,	V_209
offset	,	V_3
dma_cookie_t	,	T_2
format	,	V_105
"Failed to get DMA channel: %d\n"	,	L_39
DSI1_STAT_PHY_D2_ULPS	,	V_83
PTR_ERR	,	F_86
"LPRX timeout"	,	L_28
DSI1_PHY_AFEC0_IDR_CLANE	,	V_135
dsi1_regs	,	V_31
xfer_result	,	V_232
"dsi1_ddr2"	,	L_34
"vc4 dsi"	,	L_40
clk_set_rate	,	F_49
HSTX_TO_CNT	,	V_179
dsip_clock	,	V_111
DSI1_PHY_AFEC0_IDR_DLANE3	,	V_139
DSI1_PHY_AFEC0_IDR_DLANE2	,	V_138
DSI1_PHY_AFEC0_IDR_DLANE1	,	V_137
DSI1_PHY_AFEC0_IDR_DLANE0	,	V_136
"Failed to get escape clock: %d\n"	,	L_43
DSI_HS_DLT3_PRE	,	V_156
drm_connector	,	V_24
DSI1_PHYC_ESC_CLK_LPDT	,	V_177
DSI_HS_DLT6_LP_LPX	,	V_167
msecs_to_jiffies	,	F_64
of_get_address	,	F_92
DSI_TXPKT1C_DISPLAY_NO_SHORT	,	V_231
DRM_MODE_CONNECTOR_DSI	,	V_59
DSI_RXPKT1H_SHORT_1	,	V_253
DSI1_INT_ERR_CONTROL	,	V_263
DSI1_STAT_PHY_CLOCK_STOP	,	V_86
DSI_RXPKT1H_SHORT_0	,	V_252
pm_runtime_enable	,	F_101
"Failed to submit DMA: %d\n"	,	L_2
component_add	,	F_106
vc4_dsi_connector_detect	,	F_16
TXPKT1C	,	V_240
irqreturn_t	,	T_5
DSI_PFORMAT_RGB565	,	V_120
match	,	V_292
ESC_TIME_NS	,	V_97
TXPKT1H	,	V_239
LPRX_TO_CNT	,	V_180
payload_length	,	V_211
pixel_clock	,	V_101
DSI0_PHY_AFEC1_IDR_DLANE1	,	V_132
DSI0_PHY_AFEC1_IDR_DLANE0	,	V_133
"phy"	,	L_44
drm_connector_helper_add	,	F_26
dma_cap_mask_t	,	T_6
of_clk_add_hw_provider	,	F_79
