{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@144:154@HdlIdDef", "reg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH-1:0] src_waddr;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@143:153", "reg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@146:156", "reg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@148:158", "wire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH-1:0] src_mem_data;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@147:157", "\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@141:151", "wire [BURST_LEN_WIDTH-1:0] dest_burst_len;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@139:149", "reg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nwire [BURST_LEN_WIDTH-1:0] dest_burst_len;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@149:159", "reg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH-1:0] src_mem_data;\n\n"]], "Diff Content": {"Delete": [[149, "reg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n"]], "Add": [[149, "reg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n"]]}}