{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"gemm_nn9W"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"gemm_nn9W.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"gemm_nn9W.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"16"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"8"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"gemm_nn9W.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":10
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"16 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"121"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"23"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"129"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"129"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"gemm_nn9W.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":11
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":33
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":35
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"21"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"300"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"300"
              , "II":"18"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 18. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"gemm_nn9W.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":17
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":41
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"16 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"29"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"29"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"29"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"gemm_nn9W.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"gemm_nn9W.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":25
      , "name":"gemm_nnfW"
      , "children":
      [
        {
          "type":"bb"
          , "id":26
          , "name":"gemm_nnfW.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":27
          , "name":"gemm_nnfW.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"31"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":28
          , "name":"gemm_nnfW.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":59
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"16 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"120"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"42"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"128"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"128"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":29
          , "name":"gemm_nnfW.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":34
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":60
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"151"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":61
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"151"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"40"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"426"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"426"
              , "II":"18"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 18. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":30
          , "name":"gemm_nnfW.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":36
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"16 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"28"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"28"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"28"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":31
          , "name":"gemm_nnfW.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":32
          , "name":"gemm_nnfW.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":24
          , "name":"Unknown name"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":8
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":23
      , "to":18
    }
    , {
      "from":4
      , "to":18
    }
    , {
      "from":10
      , "to":19
    }
    , {
      "from":21
      , "to":20
    }
    , {
      "from":19
      , "to":20
    }
    , {
      "from":11
      , "to":21
    }
    , {
      "from":12
      , "to":21
    }
    , {
      "from":13
      , "to":21
    }
    , {
      "from":14
      , "to":21
    }
    , {
      "from":15
      , "to":21
    }
    , {
      "from":16
      , "to":21
    }
    , {
      "from":21
      , "to":22
    }
    , {
      "from":17
      , "to":23
    }
    , {
      "from":23
      , "to":8
    }
    , {
      "from":8
      , "to":9
    }
    , {
      "from":18
      , "to":10
    }
    , {
      "from":20
      , "to":11
    }
    , {
      "from":20
      , "to":12
    }
    , {
      "from":20
      , "to":13
    }
    , {
      "from":20
      , "to":14
    }
    , {
      "from":20
      , "to":15
    }
    , {
      "from":20
      , "to":16
    }
    , {
      "from":22
      , "to":17
    }
    , {
      "from":24
      , "to":15
    }
    , {
      "from":24
      , "to":10
    }
    , {
      "from":24
      , "to":12
    }
    , {
      "from":17
      , "to":24
    }
    , {
      "from":24
      , "to":14
    }
    , {
      "from":24
      , "to":11
    }
    , {
      "from":24
      , "to":13
    }
    , {
      "from":24
      , "to":16
    }
    , {
      "from":31
      , "to":27
    }
    , {
      "from":26
      , "to":27
    }
    , {
      "from":42
      , "to":37
    }
    , {
      "from":27
      , "to":37
    }
    , {
      "from":33
      , "to":38
    }
    , {
      "from":40
      , "to":39
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":34
      , "to":40
    }
    , {
      "from":35
      , "to":40
    }
    , {
      "from":40
      , "to":41
    }
    , {
      "from":36
      , "to":42
    }
    , {
      "from":42
      , "to":31
    }
    , {
      "from":31
      , "to":32
    }
    , {
      "from":37
      , "to":33
    }
    , {
      "from":39
      , "to":34
    }
    , {
      "from":39
      , "to":35
    }
    , {
      "from":41
      , "to":36
    }
    , {
      "from":24
      , "to":34
    }
    , {
      "from":24
      , "to":33
    }
    , {
      "from":24
      , "to":35
    }
    , {
      "from":36
      , "to":24
    }
  ]
}
