git clone --depth 1 --no-tags https://github.com/xycfwrj/zynq_axi_ddr_barebone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215938082
git clone --depth 1 --no-tags https://github.com/Crimsonninja/senior_design_puf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214963680
git clone --depth 1 --no-tags https://github.com/efabless/raptor_soc_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213413822
git clone --depth 1 --no-tags https://github.com/Storm-Rage0/electronic-organ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211453272
git clone --depth 1 --no-tags https://github.com/agranlund/tf534.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210918583
git clone --depth 1 --no-tags https://github.com/dl9lj/pa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214710447
git clone --depth 1 --no-tags https://github.com/Oguzhanka/Digital-Signal-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213964893
git clone --depth 1 --no-tags https://github.com/yuankong11/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213569924
git clone --depth 1 --no-tags https://github.com/MaharshSuryawala/Image-Compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212390735
git clone --depth 1 --no-tags https://github.com/ramachav/Simple-Neural-Network-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216874322
git clone --depth 1 --no-tags https://github.com/wzc810049078/SRT-4-DIVISION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217645051
git clone --depth 1 --no-tags https://github.com/buttercutter/noc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211907249
git clone --depth 1 --no-tags https://github.com/xjtuiair-cag/Vscale_plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217216776
git clone --depth 1 --no-tags https://github.com/johnwickerson/mastering_digital_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213687679
git clone --depth 1 --no-tags https://github.com/os-hxfan/Static_BFP_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213397499
git clone --depth 1 --no-tags https://github.com/ronbakrac/FPGA-Audio-Recorder-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211555059
git clone --depth 1 --no-tags https://github.com/sfu-arch/muir-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215370420
git clone --depth 1 --no-tags https://github.com/maxs-well/BPSK_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217662009
git clone --depth 1 --no-tags https://github.com/Moridi/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216721400
git clone --depth 1 --no-tags https://github.com/stef/nb-fomu-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211847538
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-Gaplus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212495825
git clone --depth 1 --no-tags https://github.com/ZakSN/z_1_rtc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217769814
git clone --depth 1 --no-tags https://github.com/ARC-MX/X-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214620165
git clone --depth 1 --no-tags https://github.com/DeamonYang/daq_ad9221_usb2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212297057
git clone --depth 1 --no-tags https://github.com/qz701731tby/MIPS-pipeline-CPU-with-VGA-char-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210792680
git clone --depth 1 --no-tags https://github.com/mriosrivas/MIPS_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211407460
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-NinjaKun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215874117
git clone --depth 1 --no-tags https://github.com/barryZZJ/Verilog-Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212763527
git clone --depth 1 --no-tags https://github.com/kaihui9791/Cyclone4-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214491501
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Druaga_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217290850
git clone --depth 1 --no-tags https://github.com/Antimony5292/CPU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214943607
git clone --depth 1 --no-tags https://github.com/suoglu/Carry-Save-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215901856
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Pong_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213429379
git clone --depth 1 --no-tags https://github.com/skiphansen/pano_hello_g1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217441787
git clone --depth 1 --no-tags https://github.com/dzuberi/verilog-systolic-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212934435
git clone --depth 1 --no-tags https://github.com/Hello-Toufu/UART_VLC_Transmission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215238024
git clone --depth 1 --no-tags https://github.com/transfer-learning/tl45-softcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217563128
git clone --depth 1 --no-tags https://github.com/timmy139710/CAD-VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214081371
git clone --depth 1 --no-tags https://github.com/piyushkumarhcu/Discrete-Cosine-Transform-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212779409
git clone --depth 1 --no-tags https://github.com/ZhaohengLi/ingenious-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214410601
git clone --depth 1 --no-tags https://github.com/twweeb/NTHU-LogicDesignLaboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210272927
git clone --depth 1 --no-tags https://github.com/Clockfix/audio_effects_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212897440
git clone --depth 1 --no-tags https://github.com/solomspd/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216615048
git clone --depth 1 --no-tags https://github.com/anhtranproj/vlib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215406378
git clone --depth 1 --no-tags https://github.com/xuefei-wang/Sound-Generator-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214226771
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-NinjaKun_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217518118
git clone --depth 1 --no-tags https://github.com/Bh4r4t/32-bit-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215649750
git clone --depth 1 --no-tags https://github.com/grant4001/Sobel_DE10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210933375
git clone --depth 1 --no-tags https://github.com/nguyentrungduong/ahblite2apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212475181
git clone --depth 1 --no-tags https://github.com/ajackevic/ELEC3875.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217756734
git clone --depth 1 --no-tags https://github.com/MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212394344
git clone --depth 1 --no-tags https://github.com/Muellegr/FPGA-Max10-SDRAM-Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210882775
git clone --depth 1 --no-tags https://github.com/crusader2000/Verilog-Example-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212008255
git clone --depth 1 --no-tags https://github.com/hashirshoaeb/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215857983
git clone --depth 1 --no-tags https://github.com/piyushkumarhcu/Compressed-Sensing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212305587
git clone --depth 1 --no-tags https://github.com/flust/A-game-on-Nexys4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214562769
git clone --depth 1 --no-tags https://github.com/KlausEusford/Temperature-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210786830
git clone --depth 1 --no-tags https://github.com/M0WUT/Microwave_SDR_PMIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213203661
git clone --depth 1 --no-tags https://github.com/16oh4/FPGA-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213581391
git clone --depth 1 --no-tags https://github.com/wsqigo/correlation_signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213593557
git clone --depth 1 --no-tags https://github.com/Ronchy2000/VerilogLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217740448
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/cpu_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211339925
git clone --depth 1 --no-tags https://github.com/zwm/sd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212094465
git clone --depth 1 --no-tags https://github.com/secworks/snow5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211021798
git clone --depth 1 --no-tags https://github.com/danwaisel/PS2Interface_VGAInterface_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211476347
git clone --depth 1 --no-tags https://github.com/euvm/simple_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216038198
git clone --depth 1 --no-tags https://github.com/RomeoMe5/HopfieldFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210930943
git clone --depth 1 --no-tags https://github.com/Eicar/Arcade-Pong_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212981921
git clone --depth 1 --no-tags https://github.com/GabrielElkadiki/intro-to-Vivado-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211471959
git clone --depth 1 --no-tags https://github.com/thata/mhrd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216291595
git clone --depth 1 --no-tags https://github.com/zsipos/rocket2-litex-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216560131
git clone --depth 1 --no-tags https://github.com/buttercutter/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210558049
git clone --depth 1 --no-tags https://github.com/changqiao317/FPGA-Bicubic-interpolation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214176324
git clone --depth 1 --no-tags https://github.com/Akeino/Convolution_systolic_array-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217417370
git clone --depth 1 --no-tags https://github.com/lb1244206405/ZYNQ0_FPGA_422_HDLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214130980
git clone --depth 1 --no-tags https://github.com/watmes/azhar-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216654561
git clone --depth 1 --no-tags https://github.com/briansune/Spartan_3_sdram_ftf_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210403374
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Gaplus_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217642438
git clone --depth 1 --no-tags https://github.com/naqashnvd/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214902632
git clone --depth 1 --no-tags https://github.com/JamesLiao714/DLD-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213121497
git clone --depth 1 --no-tags https://github.com/porchio/Nintendo-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210426548
git clone --depth 1 --no-tags https://github.com/raunaks42/ParallelPrefixAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210689382
git clone --depth 1 --no-tags https://github.com/dajoariando/UltraSound_HDLv1_2019_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211748033
git clone --depth 1 --no-tags https://github.com/Kitsunetic/Verilog-Fast-Image-Scaling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217795952
git clone --depth 1 --no-tags https://github.com/michaelboyadjian/ECE253-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214261988
git clone --depth 1 --no-tags https://github.com/nyLiao/Whac-A-Mole-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210737016
git clone --depth 1 --no-tags https://github.com/maoa3/wujian100_open.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217011098
git clone --depth 1 --no-tags https://github.com/moisutsu-playground/csjikken2-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217219726
git clone --depth 1 --no-tags https://github.com/akaFunk/UpduinoVerilogExamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215024583
git clone --depth 1 --no-tags https://github.com/makersmelx/VE370.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212054043
git clone --depth 1 --no-tags https://github.com/tuliopereirab/pamPy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213190983
git clone --depth 1 --no-tags https://github.com/zzemu-cn/H-01B_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212947157
git clone --depth 1 --no-tags https://github.com/raman-chumber/Timing-Analysis-Projects-using-Verilog-and-Perl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211222964
git clone --depth 1 --no-tags https://github.com/messiah-dvd/ACF-AXI-DUMMY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210670245
git clone --depth 1 --no-tags https://github.com/VinceNguyen35/Simple_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210518529
git clone --depth 1 --no-tags https://github.com/PapaArt/TP-ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211171017
git clone --depth 1 --no-tags https://github.com/MitchellX/CPU-implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210802426
git clone --depth 1 --no-tags https://github.com/yoshiyasu1111/Zynq-VerificationIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213107198
