# SimpleComputerDesign_VHDL
A simple computer design that records the fetch, decode, execute, memory, writeback cycle. The code is written in VHDL and outputs a GTKwave of the FDEMW cycle.

Team Drive
https://drive.google.com/drive/u/0/folders/0ACh00ZIZY03VUk9PVA
