Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jul 10 22:45:07 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.409        0.000                      0                  594        0.148        0.000                      0                  594        3.000        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_o_clk_wiz_0     {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_o_clk_wiz_0           5.409        0.000                      0                  594        0.148        0.000                      0                  594        4.500        0.000                       0                   275  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.124ns  (logic 1.709ns (41.441%)  route 2.415ns (58.559%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.498     8.383    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X28Y13         FDRE (Setup_fdre_C_CE)      -0.373    13.792    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.124ns  (logic 1.709ns (41.441%)  route 2.415ns (58.559%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.498     8.383    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X28Y13         FDRE (Setup_fdre_C_CE)      -0.373    13.792    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.124ns  (logic 1.709ns (41.441%)  route 2.415ns (58.559%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.498     8.383    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X28Y13         FDRE (Setup_fdre_C_CE)      -0.373    13.792    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.124ns  (logic 1.709ns (41.441%)  route 2.415ns (58.559%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.498     8.383    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X28Y13         FDRE (Setup_fdre_C_CE)      -0.373    13.792    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.124ns  (logic 1.709ns (41.441%)  route 2.415ns (58.559%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.498     8.383    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X28Y13         FDRE (Setup_fdre_C_CE)      -0.373    13.792    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.124ns  (logic 1.709ns (41.441%)  route 2.415ns (58.559%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.498     8.383    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X28Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X28Y13         FDRE (Setup_fdre_C_CE)      -0.373    13.792    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.983ns  (logic 1.709ns (42.907%)  route 2.274ns (57.093%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     8.242    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X29Y14         FDRE (Setup_fdre_C_CE)      -0.409    13.756    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.983ns  (logic 1.709ns (42.907%)  route 2.274ns (57.093%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     8.242    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X29Y14         FDRE (Setup_fdre_C_CE)      -0.409    13.756    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.983ns  (logic 1.709ns (42.907%)  route 2.274ns (57.093%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     8.242    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X29Y14         FDRE (Setup_fdre_C_CE)      -0.409    13.756    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.983ns  (logic 1.709ns (42.907%)  route 2.274ns (57.093%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 13.651 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.615     4.259    adc_driver_inst/clk_o
    SLICE_X28Y17         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518     4.777 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.106     5.883    adc_driver_inst/Q[7]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.007 r  adc_driver_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.007    dsp_inst/maximum_seeker_inst/S[3]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.408 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.408    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.679 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.490    dsp_inst/trigger_inst/CO[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.395     7.885 r  dsp_inst/trigger_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     8.242    dsp_inst/maximum_seeker_inst/max_reg[v][9]_2
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.498    13.651    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.587    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X29Y14         FDRE (Setup_fdre_C_CE)      -0.409    13.756    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  5.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 4.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.589     4.488    brain_inst/clk_o
    SLICE_X35Y13         FDRE                                         r  brain_inst/sram_address_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     4.629 r  brain_inst/sram_address_o_reg[10]/Q
                         net (fo=1, routed)           0.113     4.742    sram_driver_inst/sram_address_o_reg[16]_1[10]
    SLICE_X37Y13         FDRE                                         r  sram_driver_inst/sram_address_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.859     4.256    sram_driver_inst/clk_o
    SLICE_X37Y13         FDRE                                         r  sram_driver_inst/sram_address_o_reg[10]/C
                         clock pessimism              0.268     4.524    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.070     4.594    sram_driver_inst/sram_address_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.594    
                         arrival time                           4.742    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.812%)  route 0.061ns (27.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 4.225 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 4.460 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.561     4.460    spi_driver_inst/clk_o
    SLICE_X28Y16         FDRE                                         r  spi_driver_inst/data_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.164     4.624 r  spi_driver_inst/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.061     4.685    spi_driver_inst/data_rx[1]
    SLICE_X29Y16         FDRE                                         r  spi_driver_inst/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.828     4.225    spi_driver_inst/clk_o
    SLICE_X29Y16         FDRE                                         r  spi_driver_inst/data_o_reg[2]/C
                         clock pessimism              0.248     4.473    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.047     4.520    spi_driver_inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.520    
                         arrival time                           4.685    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 4.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.587     4.486    brain_inst/clk_o
    SLICE_X37Y17         FDRE                                         r  brain_inst/sram_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     4.627 r  brain_inst/sram_data_o_reg[4]/Q
                         net (fo=1, routed)           0.102     4.729    sram_driver_inst/D[4]
    SLICE_X38Y17         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.856     4.253    sram_driver_inst/clk_o
    SLICE_X38Y17         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[4]/C
                         clock pessimism              0.247     4.500    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.063     4.563    sram_driver_inst/sram_data_io_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.563    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.770%)  route 0.126ns (47.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 4.227 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 4.461 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562     4.461    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X29Y14         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     4.602 r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/Q
                         net (fo=3, routed)           0.126     4.728    dsp_inst/maximum_seeker_inst/D[5]
    SLICE_X30Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.830     4.227    dsp_inst/maximum_seeker_inst/clk_o
    SLICE_X30Y13         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                         clock pessimism              0.268     4.495    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.063     4.558    dsp_inst/maximum_seeker_inst/peak_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 4.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.583     4.482    sram_driver_inst/clk_o
    SLICE_X39Y21         FDRE                                         r  sram_driver_inst/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  sram_driver_inst/data_o_reg[0]/Q
                         net (fo=1, routed)           0.116     4.739    brain_inst/sram_data_reg[15]_0[0]
    SLICE_X39Y19         FDRE                                         r  brain_inst/sram_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.854     4.251    brain_inst/clk_o
    SLICE_X39Y19         FDRE                                         r  brain_inst/sram_data_reg[0]/C
                         clock pessimism              0.247     4.498    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.070     4.568    brain_inst/sram_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.568    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_second_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 4.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.590     4.489    brain_inst/clk_o
    SLICE_X32Y12         FDRE                                         r  brain_inst/spi_byte_second_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     4.630 r  brain_inst/spi_byte_second_reg[3]/Q
                         net (fo=1, routed)           0.116     4.745    brain_inst/spi_byte_second__0[3]
    SLICE_X33Y13         FDRE                                         r  brain_inst/sram_start_read_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.858     4.255    brain_inst/clk_o
    SLICE_X33Y13         FDRE                                         r  brain_inst/sram_start_read_address_reg[3]/C
                         clock pessimism              0.248     4.503    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.070     4.573    brain_inst/sram_start_read_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 4.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.583     4.482    sram_driver_inst/clk_o
    SLICE_X39Y21         FDRE                                         r  sram_driver_inst/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  sram_driver_inst/data_o_reg[1]/Q
                         net (fo=1, routed)           0.116     4.739    brain_inst/sram_data_reg[15]_0[1]
    SLICE_X39Y19         FDRE                                         r  brain_inst/sram_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.854     4.251    brain_inst/clk_o
    SLICE_X39Y19         FDRE                                         r  brain_inst/sram_data_reg[1]/C
                         clock pessimism              0.247     4.498    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.066     4.564    brain_inst/sram_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 4.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 4.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.588     4.487    sram_driver_inst/clk_o
    SLICE_X38Y16         FDRE                                         r  sram_driver_inst/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     4.651 r  sram_driver_inst/data_o_reg[14]/Q
                         net (fo=1, routed)           0.101     4.752    brain_inst/sram_data_reg[15]_0[14]
    SLICE_X37Y16         FDRE                                         r  brain_inst/sram_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.857     4.254    brain_inst/clk_o
    SLICE_X37Y16         FDRE                                         r  brain_inst/sram_data_reg[14]/C
                         clock pessimism              0.247     4.501    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.072     4.573    brain_inst/sram_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 4.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 4.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.588     4.487    sram_driver_inst/clk_o
    SLICE_X38Y16         FDRE                                         r  sram_driver_inst/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     4.651 r  sram_driver_inst/data_o_reg[12]/Q
                         net (fo=1, routed)           0.101     4.752    brain_inst/sram_data_reg[15]_0[12]
    SLICE_X37Y16         FDRE                                         r  brain_inst/sram_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.857     4.254    brain_inst/clk_o
    SLICE_X37Y16         FDRE                                         r  brain_inst/sram_data_reg[12]/C
                         clock pessimism              0.247     4.501    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.066     4.567    brain_inst/sram_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.567    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 spi_driver_inst/buffer_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 4.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 4.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.585     4.484    spi_driver_inst/clk_o
    SLICE_X35Y19         FDRE                                         r  spi_driver_inst/buffer_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     4.625 r  spi_driver_inst/buffer_tx_reg[2]/Q
                         net (fo=1, routed)           0.139     4.764    spi_driver_inst/buffer_tx_reg_n_0_[2]
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.045     4.809 r  spi_driver_inst/data_tx[3]_i_1/O
                         net (fo=1, routed)           0.000     4.809    spi_driver_inst/data_tx[3]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  spi_driver_inst/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.853     4.250    spi_driver_inst/clk_o
    SLICE_X34Y19         FDRE                                         r  spi_driver_inst/data_tx_reg[3]/C
                         clock pessimism              0.247     4.497    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.121     4.618    spi_driver_inst/data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           4.809    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15     adc_driver_inst/adc_data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15     adc_driver_inst/adc_data_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15     adc_driver_inst/adc_data_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15     adc_driver_inst/adc_data_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y13     adc_driver_inst/adc_data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y14     adc_driver_inst/adc_data_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y18     adc_driver_inst/adc_data_o_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y17     adc_driver_inst/adc_data_o_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y13     adc_driver_inst/adc_data_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y17     adc_driver_inst/adc_data_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y17     adc_driver_inst/adc_data_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y13     adc_driver_inst/adc_data_o_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y13     adc_driver_inst/adc_ovrng_o_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16     brain_inst/opcode_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y17     brain_inst/spi_byte_cmd_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y17     brain_inst/spi_byte_cmd_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y17     brain_inst/spi_byte_cmd_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y17     brain_inst/spi_byte_first_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y14     adc_driver_inst/adc_data_o_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y14     adc_driver_inst/adc_data_o_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18     adc_driver_inst/adc_data_o_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18     adc_driver_inst/adc_data_o_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y15     brain_inst/spi_byte_first_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y15     brain_inst/spi_byte_first_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y15     brain_inst/spi_byte_first_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y12     brain_inst/spi_byte_second_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y16     brain_inst/sram_start_read_address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y16     brain_inst/sram_start_read_address_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



