/* Generated by Kconfiglib (https://github.com/ulfalizer/Kconfiglib) */
#define CONFIG_OUTPUT_DISASSEMBLY 1
#define CONFIG_MULTITHREADING 1
#define CONFIG_OUTPUT_PRINT_MEMORY_USAGE 1
#define CONFIG_GEN_IRQ_VECTOR_TABLE 1
#define CONFIG_BUILD_OUTPUT_BIN 1
#define CONFIG_GEN_SW_ISR_TABLE 1
#define CONFIG_GEN_IRQ_START_VECTOR 0
#define CONFIG_NUM_COOP_PRIORITIES 16
#define CONFIG_NUM_PREEMPT_PRIORITIES 15
#define CONFIG_MCUMGR_BUF_COUNT 4
#define CONFIG_MCUMGR_BUF_SIZE 384
#define CONFIG_MAIN_THREAD_PRIORITY 0
#define CONFIG_MCUMGR_BUF_USER_DATA_SIZE 4
#define CONFIG_PREEMPT_ENABLED 1
#define CONFIG_CPU_CORTEX_M_HAS_VTOR 1
#define CONFIG_SOC_FAMILY "nordic_nrf"
#define CONFIG_HAS_HW_NRF_PWM2 1
#define CONFIG_HAS_HW_NRF_QDEC 1
#define CONFIG_HAS_HW_NRF_RNG 1
#define CONFIG_HAS_HW_NRF_RTC0 1
#define CONFIG_HAS_HW_NRF_RTC1 1
#define CONFIG_HAS_HW_NRF_RTC2 1
#define CONFIG_HAS_HW_NRF_SAADC 1
#define CONFIG_HAS_HW_NRF_SPI0 1
#define CONFIG_HAS_HW_NRF_SPI1 1
#define CONFIG_HAS_HW_NRF_SPI2 1
#define CONFIG_HAS_HW_NRF_SPIM0 1
#define CONFIG_HAS_HW_NRF_SPIM1 1
#define CONFIG_HAS_HW_NRF_SPIM2 1
#define CONFIG_ISR_STACK_SIZE 2048
#define CONFIG_SYS_POWER_MANAGEMENT 1
#define CONFIG_SYS_LOG_DISK_LEVEL 0
#define CONFIG_GPIO_SX1509B_INIT_PRIORITY 70
#define CONFIG_GPIO_SX1509B_DEV_NAME "GPIO_P0"
#define CONFIG_GPIO_SX1509B_I2C_ADDR 0x3e
#define CONFIG_TEXT_SECTION_OFFSET 0x0
#define CONFIG_GPIO_SX1509B_I2C_MASTER_DEV_NAME ""
#define CONFIG_XIP 1
#define CONFIG_TICKLESS_IDLE 1
#define CONFIG_TICKLESS_IDLE_THRESH 3
#define CONFIG_SYS_LOG_FS_LEVEL 0
#define CONFIG_CONSOLE 1
#define CONFIG_SYS_LOG_PWM_LEVEL 4
#define CONFIG_CONSOLE_INPUT_MAX_LINE_LEN 128
#define CONFIG_RTT_CONSOLE 1
#define CONFIG_HAS_FLASH_LOAD_OFFSET 1
#define CONFIG_HAS_DTS 1
#define CONFIG_ARCH_HAS_STACK_PROTECTION 1
#define CONFIG_ARM_CORE_MPU 1
#define CONFIG_ARCH_HAS_USERSPACE 1
#define CONFIG_STDOUT_CONSOLE 1
#define CONFIG_MINIMAL_LIBC_MALLOC_ARENA_SIZE 0
#define CONFIG_THREAD_STACK_INFO 1
#define CONFIG_OPENAMP_SRC_PATH "open-amp"
#define CONFIG_HAS_HW_NRF_SPIS0 1
#define CONFIG_HAS_HW_NRF_SPIS1 1
#define CONFIG_HAS_HW_NRF_SPIS2 1
#define CONFIG_HAS_DTS_GPIO 1
#define CONFIG_HAS_HW_NRF_SWI0 1
#define CONFIG_HAS_HW_NRF_SWI1 1
#define CONFIG_HAS_HW_NRF_SWI2 1
#define CONFIG_HAS_HW_NRF_SWI3 1
#define CONFIG_BOARD_NRF52_PCA10040 1
#define CONFIG_HAS_HW_NRF_SWI4 1
#define CONFIG_BOARD "nrf52_pca10040"
#define CONFIG_HAS_HW_NRF_SWI5 1
#define CONFIG_HAS_HW_NRF_TEMP 1
#define CONFIG_HAS_HW_NRF_TIMER0 1
#define CONFIG_GPIO_NRF5 1
#define CONFIG_HAS_HW_NRF_TIMER1 1
#define CONFIG_GPIO_NRF5_P0 1
#define CONFIG_HAS_HW_NRF_TIMER2 1
#define CONFIG_HAS_HW_NRF_TIMER3 1
#define CONFIG_HAS_HW_NRF_TIMER4 1
#define CONFIG_HAS_HW_NRF_TWI0 1
#define CONFIG_SOC_SERIES_NRF52X 1
#define CONFIG_COOP_ENABLED 1
#define CONFIG_PRIORITY_CEILING 0
#define CONFIG_NUM_METAIRQ_PRIORITIES 0
#define CONFIG_SOC_NRF52832_QFAA 1
#define CONFIG_MAIN_STACK_SIZE 1024
#define CONFIG_IDLE_STACK_SIZE 320
#define CONFIG_ERRNO 1
#define CONFIG_SYS_LOG_GPIO_LEVEL 0
#define CONFIG_BUILD_OUTPUT_HEX 1
#define CONFIG_SCHED_DUMB 1
#define CONFIG_GPIO 1
#define CONFIG_BOARD_ENABLE_DCDC 1
#define CONFIG_SOC_DCDC_NRF52X 1
#define CONFIG_RTT_TX_RETRY_CNT 2
#define CONFIG_RTT_TX_RETRY_DELAY_MS 2
#define CONFIG_ARMV7_M_ARMV8_M_MAINLINE 1
#define CONFIG_ARMV7_M_ARMV8_M_FP 1
#define CONFIG_ISA_THUMB2 1
#define CONFIG_CPU_CORTEX_M_HAS_BASEPRI 1
#define CONFIG_CPU_CORTEX_M_HAS_PROGRAMMABLE_FAULT_PRIOS 1
#define CONFIG_ATOMIC_OPERATIONS_BUILTIN 1
#define CONFIG_HAS_HW_NRF_TWI1 1
#define CONFIG_HAS_HW_NRF_TWIM0 1
#define CONFIG_HAS_HW_NRF_TWIM1 1
#define CONFIG_HAS_HW_NRF_TWIS0 1
#define CONFIG_HAS_HW_NRF_TWIS1 1
#define CONFIG_HAS_HW_NRF_UART0 1
#define CONFIG_HAS_HW_NRF_UARTE0 1
#define CONFIG_HAS_HW_NRF_WDT 1
#define CONFIG_SOC_NRF52832 1
#define CONFIG_ARM_MPU_NRF52X 1
#define CONFIG_GPIO_AS_PINRESET 1
#define CONFIG_WAITQ_DUMB 1
#define CONFIG_BOOT_BANNER 1
#define CONFIG_CONSOLE_HAS_DRIVER 1
#define CONFIG_CLOCK_CONTROL 1
#define CONFIG_PRINTK 1
#define CONFIG_EARLY_CONSOLE 1
#define CONFIG_BOOT_DELAY 0
#define CONFIG_SEGGER_RTT_MAX_NUM_UP_BUFFERS 3
#define CONFIG_SEGGER_RTT_MAX_NUM_DOWN_BUFFERS 3
#define CONFIG_SEGGER_RTT_BUFFER_SIZE_UP 1024
#define CONFIG_SEGGER_RTT_BUFFER_SIZE_DOWN 16
#define CONFIG_SEGGER_RTT_PRINTF_BUFFER_SIZE 64
#define CONFIG_SEGGER_RTT_MODE_NO_BLOCK_SKIP 1
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_SOC_FAMILY_NRF 1
#define CONFIG_ARM 1
#define CONFIG_CPU_HAS_MPU 1
#define CONFIG_SYS_POWER_LOW_POWER_STATE_SUPPORTED 1
#define CONFIG_CPU_CORTEX_M4 1
#define CONFIG_CPU_HAS_FPU 1
#define CONFIG_ARM_MPU 1
#define CONFIG_CPU_CORTEX_M 1
#define CONFIG_LDREX_STREX_AVAILABLE 1
#define CONFIG_DATA_ENDIANNESS_LITTLE 1
#define CONFIG_STACK_ALIGN_DOUBLE_WORD 1
#define CONFIG_FAULT_DUMP 2
#define CONFIG_GEN_ISR_TABLES 1
#define CONFIG_PWM_NRF5_SW_0_DEV_NAME "PWM_0"
#define CONFIG_ARCH_HAS_EXECUTABLE_PAGE_BIT 1
#define CONFIG_PWM_NRF5_SW_0_CLOCK_PRESCALER 0
#define CONFIG_MPU_REQUIRES_POWER_OF_TWO_ALIGNMENT 1
#define CONFIG_ARCH "arm"
#define CONFIG_ARCH_DEFCONFIG "arch/arm/defconfig"
#define CONFIG_HAS_HW_NRF_CCM 1
#define CONFIG_HAS_HW_NRF_CLOCK 1
#define CONFIG_HAS_HW_NRF_COMP 1
#define CONFIG_HAS_HW_NRF_ECB 1
#define CONFIG_HAS_HW_NRF_EGU0 1
#define CONFIG_HAS_HW_NRF_EGU1 1
#define CONFIG_SEGGER_RTT_MODE 0
#define CONFIG_SYS_LOG_SHOW_TAGS 1
#define CONFIG_SYS_LOG_DEFAULT_LEVEL 0
#define CONFIG_SYS_LOG_OVERRIDE_LEVEL 0
#define CONFIG_TEST_EXTRA_STACKSIZE 0
#define CONFIG_SYS_LOG_CLOCK_CONTROL_LEVEL 0
#define CONFIG_CLOCK_CONTROL_NRF5_IRQ_PRIORITY 1
#define CONFIG_CLOCK_CONTROL_NRF5_M16SRC_DRV_NAME "clk_m16src"
#define CONFIG_CLOCK_CONTROL_NRF5_K32SRC_DRV_NAME "clk_k32src"
#define CONFIG_SYSTEM_WORKQUEUE_PRIORITY -1
#define CONFIG_OFFLOAD_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_OFFLOAD_WORKQUEUE_PRIORITY -1
#define CONFIG_TIMESLICING 1
#define CONFIG_SYS_CLOCK_EXISTS 1
#define CONFIG_TIMESLICE_SIZE 0
#define CONFIG_SYS_LOG 1
#define CONFIG_TIMESLICE_PRIORITY 0
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10
#define CONFIG_NUM_PIPE_ASYNC_MSGS 10
#define CONFIG_HEAP_MEM_POOL_SIZE 0
#define CONFIG_SYS_CLOCK_TICKS_PER_SEC 100
#define CONFIG_PWM 1
#define CONFIG_CPU_CORTEX 1
#define CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN 1
#define CONFIG_NRF_RTC_TIMER 1
#define CONFIG_CLOCK_CONTROL_NRF5 1
#define CONFIG_HAS_CMSIS 1
#define CONFIG_HAS_NRFX 1
#define CONFIG_HAS_SEGGER_RTT 1
#define CONFIG_SYS_POWER_DEEP_SLEEP_SUPPORTED 1
#define CONFIG_NRF_ENABLE_ICACHE 1
#define CONFIG_ARCH_HAS_THREAD_ABORT 1
#define CONFIG_LIBMETAL_SRC_PATH "libmetal"
#define CONFIG_PRIVILEGED_STACK_SIZE 256
#define CONFIG_KERNEL_ENTRY "__start"
#define CONFIG_CHECK_LINK_MAP 1
#define CONFIG_CROSS_COMPILE ""
#define CONFIG_SIZE_OPTIMIZATIONS 1
#define CONFIG_COMPILER_OPT ""
#define CONFIG_KERNEL_BIN_NAME "zephyr"
#define CONFIG_OUTPUT_STAT 1
#define CONFIG_CLOCK_CONTROL_NRF5_K32SRC_XTAL 1
#define CONFIG_SYSTEM_CLOCK_INIT_PRIORITY 0
#define CONFIG_CLOCK_CONTROL_NRF5_K32SRC_20PPM 1
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50
#define CONFIG_APPLICATION_INIT_PRIORITY 90
#define CONFIG_SOC "nRF52832_QFAA"
#define CONFIG_RETPOLINE 1
#define CONFIG_SOC_SERIES "nrf52"
#define CONFIG_NUM_IRQS 39
#define CONFIG_STACK_POINTER_RANDOM 0
#define CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC 32768
#define CONFIG_MP_NUM_CPUS 1
#define CONFIG_HAS_HW_NRF_EGU2 1
#define CONFIG_HAS_HW_NRF_EGU3 1
#define CONFIG_GPIO_NRF5_INIT_PRIORITY 40
#define CONFIG_HAS_HW_NRF_EGU4 1
#define CONFIG_HAS_HW_NRF_EGU5 1
#define CONFIG_GPIO_NRF5_GPIOTE_CHAN_BASE 3
#define CONFIG_HAS_HW_NRF_GPIO0 1
#define CONFIG_HAS_HW_NRF_GPIOTE 1
#define CONFIG_PWM_NRF5_SW 1
#define CONFIG_HAS_HW_NRF_I2S 1
#define CONFIG_HAS_HW_NRF_LPCOMP 1
#define CONFIG_HAS_HW_NRF_MWU 1
#define CONFIG_HAS_HW_NRF_NFCT 1
#define CONFIG_HAS_HW_NRF_PDM 1
#define CONFIG_HAS_HW_NRF_POWER 1
#define CONFIG_HAS_HW_NRF_PPI 1
#define CONFIG_HAS_HW_NRF_PWM0 1
#define CONFIG_HAS_HW_NRF_PWM1 1
#define CONFIG_DISK_ACCESS_MAX_VOLUMES 8
