0.6
2019.1
Aug  9 2019
16:44:31
/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/UART/UART.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/UART/UART.srcs/sim_1/new/uart_sim.sv,1573243636,systemVerilog,,,,uart_sim,,,,,,,,
/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/UART/UART.srcs/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd,1573086218,vhdl,,,,axi_uartlite_0,,,,,,,,
