# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd" \
"../../../../Merge.srcs/sim_1/imports/new/InsDec_Test.vhd" \

# Do not sort compile order
nosort
