_:0.0180531897673
errors:0.0147725010165
verification:0.0140896265471
ssl:0.0126691785396
coverage:0.0110584804906
boes:0.00994500408401
cssl1:0.00994500408401
bses:0.00994500408401
verilog:0.00844611902637
microprocessor:0.00736477983784
bse:0.00735582434206
microprocessors:0.00730382072065
mses:0.00723273024291
asaad:0.00689863080172
wrong:0.00667336662943
gate:0.00656270039395
bus:0.00650354652902
hayes:0.00603133203652
missing:0.00599346091478
mudge:0.00572859518574
campenhout:0.00572119671049
tests:0.00542992281968
error:0.00536647005503
modeled:0.00533210484944
dominated:0.00524021274987
category:0.00518976074684
y3:0.00511311800921
rtl:0.00494337408135
c880:0.0049171332771
boe:0.0049171332771
module:0.00465368660694
detectable:0.00464038678
lc:0.00464038678
cvs:0.00459908720115
erroneous:0.00418339134376
sensitizing:0.00408656907892
adder:0.00407440961026
isa:0.00395469926508
dlx:0.00383257266762
alu:0.00380856677316
cssln:0.00361636512146
cboe:0.00361636512146
mutation:0.00356963007846
testing:0.00356760993224
brown:0.00339171994103
methodology:0.00338655983378
y1:0.00338483704841
inversion:0.0032311071723
signals:0.00312439648322
fault:0.00310523528545
y2:0.00301647108085
mux:0.00301647108085
bug:0.00280688448375
hardware:0.00277480772507
designs:0.00276567443897
dxxd:0.00271227384109
isab:0.00271227384109
ir_out:0.00271227384109
unverified:0.00271227384109
circuit:0.00269025282928
generation:0.00254807365881
observability:0.00252266172971
74283:0.00245194144735
projects:0.00244618558295
circuits:0.00243775250335
modules:0.00243732223121
targeted:0.00241783698724
undetectable:0.00241317686468
bugs:0.0023002326073
incrementer:0.00229954360057
faults:0.0022801975663
conditional:0.00224200854224
signal:0.00223530712946
xnor:0.00219133628966
detected:0.00217045687878
specification:0.00209735563005
stuck:0.00206469829933
inv:0.00206239412444
sensitization:0.00203866508387
detect:0.00202768387476
behavioral:0.00196297933156
instruction:0.00189169196975
unconnected:0.0018857195231
metrics:0.0018752685776
b1101:0.00180818256073
sub0:0.00180818256073
clg:0.00180818256073
m68060:0.00180818256073
logic:0.00180504305235
buses:0.00179677002695
combinational:0.00179677002695
revision:0.00178305660721
student:0.00176968946331
injecting:0.00174665750848
detects:0.00168571457705
automated:0.00167423999462
flipflop:0.00163462763157
van:0.00161688609224
statement:0.00160608757307
fsm:0.00160262732247
synthesis:0.00153355164361
zeljko:0.00153302906705
zilic:0.00153302906705
radecka:0.00153302906705
katarzyna:0.00153302906705
detection:0.00151666938718
effectiveness:0.00150926662716
declaration:0.00149633639671
experiment:0.0014639053575
generator:0.00146265150201
puma:0.00146089085977
k5:0.00146089085977
mutants:0.00146089085977
dominate:0.00141501708618
lookahead:0.00140344224187
gates:0.00140142102353
categories:0.00137670173633
functional:0.001373952337
xor:0.00136898495393
mse:0.00135911005592
mutant:0.00135911005592
chameleon:0.00135911005592
recorded:0.00135899199053
activate:0.00135813653675
systematically:0.00135008117064
questionnaire:0.00132037099968
industrial:0.00132018875919
modeling:0.00131868279817
validation:0.00131107820957
representative:0.00131016516816
redundant:0.00128888306434
ule:0.00128678921126
simulation:0.00128346474469
tao:0.00128060744879
simulator:0.00127471315151
lv:0.00125714634873
synthetic:0.00124899505124
excluding:0.00123877076743
designers:0.00123372412045
decoding:0.00123095718451
expose:0.00122324528239
physical:0.00121342231028
parity:0.00120824816938
revisions:0.00120658843234
hdl:0.00120658843234
register:0.00119029765898
propagate:0.00117172710778
designer:0.00116721230241
severity:0.00116443833899
extra:0.00114668124056
mistakenly:0.00114571903715
21164:0.00112827901614
biased:0.00112826588596
confidence:0.00112380971803
faulty:0.00110471697568
x1:0.00109903220641
bit:0.00108583138989
injected:0.00106841821498
inject:0.00106841821498
latch:0.00106841821498
tools:0.00106397061342
multiplexers:0.00105540462861
trevor:0.00104301700261
debug:0.00104301700261
vhdl:0.00104301700261
width:0.00103623695712
incorrectly:0.00102659620238
par:0.00102186645234
outputs:0.00101294973255
deployment:0.000998669561892
permissions:0.000988674816271
conceptual:0.000981489665781
adders:0.000960806530259
x2:0.000956520199197
fanout:0.000952141693289
guide:0.000949420030389
inc:0.000949034509698
wei:0.000940630777175
emulation:0.000935628161249
pipelined:0.000925293090336
michigan:0.000912656635955
xiao:0.000912656635955
avpgenmyampersandmdash:0.000904091280364
uncondi:0.000904091280364
undetec:0.000904091280364
asadi:0.000904091280364
multibit:0.000904091280364
mce:0.000904091280364
cboen:0.000904091280364
0xx11xx10:0.000904091280364
robach:0.000904091280364
ghazanfar:0.000904091280364
lce:0.000904091280364
ssls:0.000904091280364
hayek:0.000904091280364
avpgen:0.000904091280364
decchip:0.000904091280364
b111:0.000904091280364
hauke:0.000904091280364
0074:0.000904091280364
error models:0.0299994900247
design errors:0.0283967956887
design error:0.025339897361
design verification:0.0238862060439
actual design:0.0213361041975
test generation:0.0184808237946
actual error:0.0183986497863
modeled error:0.0168461039102
dominated modeled:0.011891367466
basic error:0.0114438246147
modeled errors:0.0108504523494
actual errors:0.0108504523494
error modeling:0.0106264085708
microprocessors via:0.00904204362451
via error:0.00899157648295
physical fault:0.00891852559949
lc 2:0.00891852559949
verification methodology:0.00853444167899
al asaad:0.00813783926206
verification of:0.00796316867214
mudge and:0.00792757831066
of microprocessors:0.00772789019066
p hayes:0.00766610407762
hayes t:0.00723363489961
asaad j:0.00723363489961
coverage of:0.00710184839941
errors are:0.00707964325134
the lc:0.00693663102183
ssl errors:0.00693663102183
complete test:0.00672555687364
b brown:0.00653932835123
t mudge:0.00653932835123
level design:0.00645967727203
van campenhout:0.00632943053715
the c880:0.00632943053715
high level:0.00602406188188
_ wrong:0.005945683733
error collection:0.005945683733
error instances:0.005945683733
ssl error:0.005945683733
conditional error:0.005945683733
_ missing:0.005945683733
generate tests:0.00572607397983
each actual:0.00552622184666
tests for:0.00547662473628
design projects:0.0054252261747
functional verification:0.00536627285434
the error:0.00532979489059
hardware design:0.00515638053717
of actual:0.00512806096635
error types:0.0051206650074
signal source:0.0051206650074
inversion errors:0.00495473644416
c880 alu:0.00495473644416
errors category:0.00495473644416
boe on:0.00495473644416
basic errors:0.00495473644416
test sets:0.00487017380354
error model:0.00475748017822
fault testing:0.00459966244657
extra missing:0.00452102181225
campenhout h:0.00452102181225
error data:0.00452102181225
d van:0.00452102181225
wrong signal:0.00452102181225
h al:0.00452102181225
of error:0.00447185284964
the design:0.0044530988605
d 1:0.00425365385777
this error:0.00410244877308
correct design:0.00408708021952
guide test:0.00408708021952
errors and:0.00401237916451
bses and:0.00396378915533
statement _:0.00396378915533
boes are:0.00396378915533
corresponding dominated:0.00396378915533
category 16:0.00396378915533
_ extra:0.00396378915533
always statement:0.00396378915533
test set:0.00393855502612
a test:0.00392043363747
the actual:0.00384595645126
for design:0.00383860045197
j p:0.00377549133381
level test:0.00373642048536
error is:0.00372154753585
automated test:0.00365268396334
r b:0.00362215042664
wrong constant:0.0036168174498
error corresponds:0.0036168174498
a modeled:0.0036168174498
design d:0.0036168174498
for ssl:0.0036168174498
count error:0.0036168174498
gate level:0.00358658423498
errors can:0.00349375195442
the modeled:0.00345284378697
software testing:0.00343758702478
simulation vectors:0.0034137766716
of modeled:0.0034137766716
mutation testing:0.0034137766716
errors should:0.0034137766716
missing input:0.0034137766716
for functional:0.00341097732945
reference model:0.00330134037318
verification via:0.00326966417562
the erroneous:0.0032579650737
detected by:0.00313266232068
to hardware:0.00310921770928
that detects:0.00301684837554
error design:0.0029728418665
and mses:0.0029728418665
or y3:0.0029728418665
synthetic error:0.0029728418665
ssl bse:0.0029728418665
bse cssl1:0.0029728418665
logical fault:0.0029728418665
verilog syntax:0.0029728418665
and bses:0.0029728418665
y2 or:0.0029728418665
and rtl:0.0029728418665
single actual:0.0029728418665
systematically recorded:0.0029728418665
error dominated:0.0029728418665
unverified design:0.0029728418665
cssl1 error:0.0029728418665
sensitization of:0.0029728418665
cvs revision:0.0029728418665
cssln errors:0.0029728418665
ssl model:0.0029728418665
source errors:0.0029728418665
gate module:0.0029728418665
state _:0.0029728418665
the boe:0.0029728418665
the 74283:0.0029728418665
error detection:0.00293621694183
errors in:0.0029311191236
errors on:0.0028876287179
dominated by:0.00284572454068
instruction sequence:0.00281014188751
our methodology:0.00280031476937
1 bit:0.00274185746569
high coverage:0.00271856010184
conditional errors:0.00271261308735
gate errors:0.00271261308735
improve coverage:0.00271261308735
modeled design:0.00271261308735
erroneous design:0.00271261308735
verilog code:0.00271261308735
bit signals:0.00271261308735
errors 2:0.00271261308735
wrong operator:0.00271261308735
tests detect:0.00271261308735
by complete:0.00271261308735
observability based:0.00271261308735
library modules:0.00271261308735
synthesis tools:0.00264107229854
error we:0.00262316909189
input s:0.00260637205896
design bugs:0.0025603325037
an ssl:0.0025603325037
level model:0.00248737416742
to incorrectly:0.00245224813171
detection via:0.00245224813171
this refers:0.00245224813171
state machine:0.00237008301992
the tests:0.00237008301992
models is:0.00237008301992
coverage metrics:0.00236838079143
code coverage:0.00236838079143
error coverage:0.00236838079143
logic synthesis:0.00231010297432
case statement:0.00229983122329
carry lookahead:0.00229983122329
a bus:0.00229172468318
the circuit:0.00228192697345
detects the:0.0022739848863
test that:0.00225684027843
bit width:0.00224185229121
the dominated:0.00224185229121
errors that:0.002208605289
generation for:0.00220418842137
the isa:0.002191610378
final design:0.002191610378
test generator:0.002191610378
behavioral and:0.002191610378
to guide:0.00215700650584
complete coverage:0.00214727774243
generation the:0.00205122438654
a module:0.0020400437493
random test:0.00203892007638
hardware description:0.00203892007638
detect all:0.00203892007638
the adder:0.00200874871619
more specific:0.00200788120144
finite state:0.00198989027717
error in:0.00198931519431
activate this:0.00198189457767
nature frequency:0.00198189457767
actual design errors:0.0156271131319
via error modeling:0.0105057577502
basic error models:0.0104180754213
verification of microprocessors:0.00994749220112
design verification of:0.00994749220112
microprocessors via error:0.00955068886383
level design verification:0.00955068886383
of microprocessors via:0.00955068886383
the actual error:0.0089927012736
t mudge and:0.008334460337
mudge and r:0.008334460337
dominated modeled error:0.008334460337
of actual design:0.008334460337
high level design:0.00815697370327
asaad j p:0.00764055109106
r b brown:0.00764055109106
j p hayes:0.00764055109106
p hayes t:0.00764055109106
hayes t mudge:0.00764055109106
al asaad j:0.00764055109106
coverage of actual:0.00729265279488
actual design error:0.00729265279488
the lc 2:0.00729265279488
design errors are:0.00668548220468
physical fault testing:0.00625084525275
of error instances:0.00625084525275
hardware design verification:0.00625084525275
design error models:0.00625084525275
and r b:0.00593234451147
the actual design:0.0057304133183
the design errors:0.0057304133183
number of error:0.00542590483697
the basic error:0.00542590483697
guide test generation:0.00520903771063
of the lc:0.00520903771063
the c880 alu:0.00520903771063
generate tests for:0.00504213512261
campenhout h al:0.00477534443191
d van campenhout:0.00477534443191
van campenhout h:0.00477534443191
h al asaad:0.00477534443191
wrong signal source:0.00477534443191
level test generation:0.00452158736414
to guide test:0.00434149990935
for design verification:0.00420177926884
for ssl errors:0.0041672301685
corresponding dominated modeled:0.0041672301685
error in d:0.0041672301685
design error collection:0.0041672301685
in the c880:0.0041672301685
logic synthesis tools:0.0041672301685
error models is:0.0041672301685
each actual error:0.0041672301685
inversion errors on:0.0041672301685
modeled errors should:0.0041672301685
dominated modeled errors:0.0041672301685
high level test:0.004087591488
errors can be:0.00407835026536
functional verification of:0.00382027554553
this error corresponds:0.00382027554553
design verification via:0.00382027554553
error corresponds to:0.00382027554553
complete test sets:0.00382027554553
the actual errors:0.00382027554553
error models are:0.00382027554553
design errors and:0.00382027554553
test set for:0.00370771531967
by the actual:0.00370771531967
test generation for:0.00360292511402
the error is:0.0034941890012
that detects the:0.00347319992748
complete test set:0.00347319992748
test generation the:0.00347319992748
automated test generation:0.00336142341507
dominated by the:0.00326140197899
to generate tests:0.00319281894694
test sets for:0.00312588205582
an ssl error:0.00312542262638
1 bit signals:0.00312542262638
of modeled errors:0.00312542262638
actual errors that:0.00312542262638
tests detect all:0.00312542262638
behavioral and rtl:0.00312542262638
tests for ssl:0.00312542262638
errors on 1:0.00312542262638
the erroneous design:0.00312542262638
the boe on:0.00312542262638
synthetic error models:0.00312542262638
verification and physical:0.00312542262638
actual design bugs:0.00312542262638
and physical fault:0.00312542262638
missing input s:0.00312542262638
each actual design:0.00312542262638
of physical fault:0.00312542262638
ssl bse cssl1:0.00312542262638
test that detects:0.00312542262638
by complete test:0.00312542262638
the modeled errors:0.00312542262638
of error models:0.00312542262638
boe on a:0.00312542262638
bses and mses:0.00312542262638
the dominated modeled:0.00312542262638
signal source errors:0.00312542262638
error dominated by:0.00312542262638
on 1 bit:0.00312542262638
design verification methodology:0.00312542262638
conditional error models:0.00312542262638
design d 0:0.00312542262638
in the erroneous:0.00312542262638
y2 or y3:0.00312542262638
final design d:0.00312542262638
finite state machine:0.00303662476123
in the adder:0.00286520665915
an actual design:0.00286520665915
that is dominated:0.00271295241849
hence the error:0.00271295241849
an instruction sequence:0.00271295241849
design verification and:0.00271295241849
for each actual:0.00271295241849
high level model:0.00260489994561
and its specification:0.00260489994561
this refers to:0.00260489994561
high coverage of:0.00260489994561
design errors in:0.00260489994561
for functional verification:0.00260489994561
in d 1:0.0025210675613
of an actual:0.0024525548928
complete coverage of:0.0024525548928
the final design:0.0023946142102
errors and the:0.0023946142102
test generation using:0.0023946142102
effectiveness of our:0.00238409455111
of the actual:0.00236689369147
level model of:0.00234441154187
are detected by:0.0022246291918
during the design:0.00219188453492
of electronic testing:0.00210787006417
testing theory and:0.00210787006417
electronic testing theory:0.00210787006417
published data on:0.00208361508425
module described as:0.00208361508425
detection via fanout:0.00208361508425
of the 74283:0.00208361508425
of published data:0.00208361508425
of microprocessor design:0.00208361508425
what verification coverage:0.00208361508425
errors should be:0.00208361508425
cvs revision database:0.00208361508425
and severity of:0.00208361508425
functional verification methodology:0.00208361508425
cssl1 and cboe:0.00208361508425
12 4 b1101:0.00208361508425
code coverage metric:0.00208361508425
prototyping the m68060:0.00208361508425
any complete test:0.00208361508425
of chameleon processor:0.00208361508425
models for library:0.00208361508425
m done simulating:0.00208361508425
errors are grouped:0.00208361508425
actual errors corresponding:0.00208361508425
now what verification:0.00208361508425
dynamic biased pseudo:0.00208361508425
m68060 for concurrent:0.00208361508425
errors are targeted:0.00208361508425
error collection system:0.00208361508425
the tests generated:0.00208361508425
15 12 4:0.00208361508425
injecting the dominated:0.00208361508425
verification methodology of:0.00208361508425
modeled error in:0.00208361508425
c880 alu in:0.00208361508425
modeled errors category:0.00208361508425
a modeled error:0.00208361508425
frequency and severity:0.00208361508425
modeled errors for:0.00208361508425
verilog code excluding:0.00208361508425
the design error:0.00208361508425
modeled error corresponding:0.00208361508425
tests simulation vectors:0.00208361508425
verification of k5:0.00208361508425
verilog syntax error:0.00208361508425
total high level:0.00208361508425
errors corresponding dominated:0.00208361508425
input gate errors:0.00208361508425
component basic errors:0.00208361508425
latch flipflop _:0.00208361508425
our error collection:0.00208361508425
by the tests:0.00208361508425
biased pseudo random:0.00208361508425
projects design error:0.00208361508425
detectable with respect:0.00208361508425
design errors occurring:0.00208361508425
input s _:0.00208361508425
to activate this:0.00208361508425
a simple microprocessor:0.00208361508425
isa visible part:0.00208361508425
library modules such:0.00208361508425
sequence that detects:0.00208361508425
error detection via:0.00208361508425
i m done:0.00208361508425
