=====
SETUP
24.744
18.519
43.263
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.221
i2c_config_m0/i2c_master_top_m0/n207_s51
13.011
13.302
i2c_config_m0/i2c_master_top_m0/n207_s54
14.736
15.024
i2c_config_m0/i2c_master_top_m0/n211_s28
15.447
16.014
i2c_config_m0/i2c_master_top_m0/n211_s12
16.423
17.002
i2c_config_m0/i2c_master_top_m0/n211_s7
17.383
17.891
i2c_config_m0/i2c_master_top_m0/n211_s6
18.063
18.519
i2c_config_m0/i2c_master_top_m0/txr_4_s0
18.519
=====
SETUP
24.845
18.428
43.273
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.221
i2c_config_m0/i2c_master_top_m0/n207_s51
13.011
13.302
i2c_config_m0/i2c_master_top_m0/n207_s54
14.736
15.024
i2c_config_m0/i2c_master_top_m0/n211_s28
15.447
16.014
i2c_config_m0/i2c_master_top_m0/n228_s18
16.669
17.177
i2c_config_m0/i2c_master_top_m0/n228_s9
17.558
18.137
i2c_config_m0/i2c_master_top_m0/n228_s6
18.139
18.428
i2c_config_m0/i2c_master_top_m0/txr_0_s0
18.428
=====
SETUP
24.879
18.358
43.237
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.221
i2c_config_m0/i2c_master_top_m0/n207_s51
13.011
13.302
i2c_config_m0/i2c_master_top_m0/n207_s54
14.736
15.024
i2c_config_m0/i2c_master_top_m0/n207_s21
15.178
15.746
i2c_config_m0/i2c_master_top_m0/n207_s10
16.526
17.093
i2c_config_m0/i2c_master_top_m0/n207_s7
17.304
17.623
i2c_config_m0/i2c_master_top_m0/n207_s6
17.779
18.358
i2c_config_m0/i2c_master_top_m0/txr_5_s0
18.358
=====
SETUP
25.252
17.985
43.237
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_3_s2
6.293
6.675
i2c_config_m0/i2c_master_top_m0/n207_s58
9.298
9.865
i2c_config_m0/i2c_master_top_m0/n203_s58
12.223
12.770
i2c_config_m0/i2c_master_top_m0/n223_s98
13.966
14.545
i2c_config_m0/i2c_master_top_m0/n223_s28
14.717
15.285
i2c_config_m0/i2c_master_top_m0/n223_s13
16.208
16.775
i2c_config_m0/i2c_master_top_m0/n223_s7
16.948
17.404
i2c_config_m0/i2c_master_top_m0/n223_s6
17.406
17.985
i2c_config_m0/i2c_master_top_m0/txr_1_s0
17.985
=====
SETUP
25.317
17.948
43.265
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.221
i2c_config_m0/i2c_master_top_m0/n207_s51
13.011
13.302
i2c_config_m0/i2c_master_top_m0/n207_s54
14.736
15.024
i2c_config_m0/i2c_master_top_m0/n207_s21
15.178
15.746
i2c_config_m0/i2c_master_top_m0/n219_s17
16.338
16.917
i2c_config_m0/i2c_master_top_m0/n219_s10
17.089
17.378
i2c_config_m0/i2c_master_top_m0/n219_s6
17.381
17.948
i2c_config_m0/i2c_master_top_m0/txr_2_s0
17.948
=====
SETUP
25.679
17.592
43.271
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.248
i2c_config_m0/i2c_master_top_m0/n207_s34
10.844
11.423
i2c_config_m0/i2c_master_top_m0/n215_s12
12.461
13.008
i2c_config_m0/i2c_master_top_m0/n207_s40
13.724
14.292
i2c_config_m0/i2c_master_top_m0/n215_s19
15.494
16.062
i2c_config_m0/i2c_master_top_m0/n215_s10
16.443
17.022
i2c_config_m0/i2c_master_top_m0/n215_s6
17.024
17.592
i2c_config_m0/i2c_master_top_m0/txr_3_s0
17.592
=====
SETUP
25.687
17.602
43.289
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.293
6.675
i2c_config_m0/i2c_master_top_m0/n199_s17
8.158
8.736
i2c_config_m0/i2c_master_top_m0/n228_s30
10.814
11.105
i2c_config_m0/i2c_master_top_m0/n203_s68
13.146
13.435
i2c_config_m0/i2c_master_top_m0/n203_s38
14.801
15.120
i2c_config_m0/i2c_master_top_m0/n203_s15
15.533
16.111
i2c_config_m0/i2c_master_top_m0/n203_s8
16.284
16.851
i2c_config_m0/i2c_master_top_m0/n203_s6
17.024
17.603
i2c_config_m0/i2c_master_top_m0/txr_6_s0
17.603
=====
SETUP
26.904
16.386
43.289
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.248
i2c_config_m0/i2c_master_top_m0/n207_s34
10.844
11.423
i2c_config_m0/i2c_master_top_m0/n199_s55
13.549
14.057
i2c_config_m0/i2c_master_top_m0/n199_s13
14.229
14.777
i2c_config_m0/i2c_master_top_m0/n199_s7
15.516
16.094
i2c_config_m0/i2c_master_top_m0/n199_s6
16.097
16.386
i2c_config_m0/i2c_master_top_m0/txr_7_s0
16.386
=====
SETUP
28.649
14.333
42.982
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.221
i2c_config_m0/i2c_master_top_m0/n199_s9
11.299
11.591
i2c_config_m0/n124_s14
12.454
12.962
i2c_config_m0/i2c_write_req_s4
12.967
13.534
i2c_config_m0/i2c_write_req_s0
14.333
=====
SETUP
29.825
13.404
43.230
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.221
i2c_config_m0/i2c_master_top_m0/n199_s9
11.299
11.591
i2c_config_m0/n124_s14
12.454
12.962
i2c_config_m0/i2c_write_req_s0
13.404
=====
SETUP
30.326
12.898
43.224
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
6.276
6.658
i2c_config_m0/i2c_master_top_m0/n199_s16
9.929
10.221
i2c_config_m0/i2c_master_top_m0/n199_s9
11.299
11.618
i2c_config_m0/n100_s8
12.331
12.898
i2c_config_m0/state_0_s0
12.898
=====
SETUP
30.351
12.660
43.011
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
6.274
6.656
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s1
6.834
7.412
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1
7.826
8.405
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
8.564
9.111
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2
9.325
9.616
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.382
10.890
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s3
11.131
11.699
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
11.935
12.509
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.660
=====
SETUP
30.385
12.626
43.011
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
6.274
6.656
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s1
6.834
7.412
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1
7.826
8.405
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
8.564
9.111
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2
9.325
9.616
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.382
10.890
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s5
11.131
11.699
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
11.896
12.475
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.626
=====
SETUP
30.655
12.596
43.251
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
6.312
6.694
i2c_config_m0/i2c_master_top_m0/byte_controller/n281_s2
7.837
8.404
i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s2
9.336
9.843
i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s16
10.023
10.531
i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s15
11.076
11.654
i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10
12.017
12.596
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0
12.596
=====
SETUP
30.843
12.408
43.251
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
6.312
6.694
i2c_config_m0/i2c_master_top_m0/byte_controller/n281_s2
7.837
8.404
i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s2
9.336
9.843
i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s16
10.023
10.531
i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s11
11.076
11.654
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
11.829
12.408
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
12.408
=====
SETUP
31.033
12.227
43.260
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
6.312
6.694
i2c_config_m0/i2c_master_top_m0/byte_controller/n281_s2
7.837
8.404
i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s2
9.336
9.843
i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s16
10.023
10.531
i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s11
11.076
11.654
i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s8
11.659
12.227
i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2_s0
12.227
=====
SETUP
31.312
11.948
43.260
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
6.312
6.694
i2c_config_m0/i2c_master_top_m0/byte_controller/n281_s2
7.837
8.404
i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s2
9.336
9.843
i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s16
10.023
10.531
i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s15
11.076
11.654
i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2
11.948
=====
SETUP
31.380
11.867
43.247
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
6.272
6.654
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
7.434
8.002
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
8.161
8.728
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
9.112
9.568
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
9.724
10.292
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
10.299
10.878
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s2
11.288
11.867
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
11.867
=====
SETUP
31.504
11.541
43.044
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
6.312
6.694
i2c_config_m0/i2c_master_top_m0/byte_controller/n281_s2
7.837
8.404
i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s2
9.336
9.843
i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s0
10.234
10.742
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0_s1
11.541
=====
SETUP
31.558
11.439
42.998
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
6.272
6.654
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
7.434
8.002
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
8.161
8.728
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
9.112
9.568
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
9.724
10.292
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
10.299
10.878
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0
11.439
=====
SETUP
31.591
11.647
43.238
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
6.272
6.654
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
7.434
8.002
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
8.161
8.728
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
9.112
9.568
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
9.724
10.292
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
10.299
10.878
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
11.079
11.647
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
11.647
=====
SETUP
31.591
11.647
43.238
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
6.272
6.654
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
7.434
8.002
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
8.161
8.728
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
9.112
9.568
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
9.724
10.292
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
10.299
10.878
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s2
11.079
11.647
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
11.647
=====
SETUP
31.623
11.635
43.258
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
6.274
6.656
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s1
6.834
7.412
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1
7.826
8.405
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
8.564
9.111
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2
9.325
9.616
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.382
10.890
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8
11.067
11.635
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
11.635
=====
SETUP
31.623
11.635
43.258
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
6.274
6.656
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s1
6.834
7.412
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1
7.826
8.405
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
8.564
9.111
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2
9.325
9.616
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.382
10.890
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
11.067
11.635
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
11.635
=====
SETUP
31.714
11.593
43.307
clk_ibuf
0.000
0.683
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0
6.319
6.702
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s14
7.614
8.182
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_5_s13
8.729
9.297
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s15
10.054
10.633
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s11
11.014
11.593
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2
11.593
=====
HOLD
0.275
3.222
2.947
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3
2.921
3.062
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n57_s4
3.069
3.221
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3
3.221
=====
HOLD
0.275
3.236
2.961
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1
2.935
3.076
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n55_s3
3.082
3.235
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1
3.235
=====
HOLD
0.275
3.228
2.953
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1
2.928
3.069
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s1
3.075
3.227
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1
3.227
=====
HOLD
0.275
3.226
2.951
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
2.926
3.067
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s1
3.073
3.226
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
3.226
=====
HOLD
0.275
3.221
2.946
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
2.921
3.062
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
3.068
3.221
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.221
=====
HOLD
0.275
3.225
2.950
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
2.925
3.066
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3
3.072
3.225
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
3.225
=====
HOLD
0.275
3.225
2.950
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
2.925
3.066
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s2
3.072
3.225
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
3.225
=====
HOLD
0.275
3.227
2.952
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3
2.927
3.068
i2c_config_m0/i2c_master_top_m0/byte_controller/n67_s3
3.074
3.227
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3
3.227
=====
HOLD
0.278
3.230
2.952
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
2.927
3.068
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
3.077
3.230
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.230
=====
HOLD
0.278
3.250
2.972
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/start_s5
2.947
3.088
i2c_config_m0/i2c_master_top_m0/n81_s6
3.097
3.250
i2c_config_m0/i2c_master_top_m0/start_s5
3.250
=====
HOLD
0.278
3.214
2.937
clk_ibuf
0.000
0.675
i2c_config_m0/state_0_s0
2.911
3.053
i2c_config_m0/n100_s8
3.062
3.214
i2c_config_m0/state_0_s0
3.214
=====
HOLD
0.278
3.225
2.947
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0
2.921
3.062
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n297_s4
3.072
3.225
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0
3.225
=====
HOLD
0.278
3.224
2.946
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
2.921
3.062
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s2
3.071
3.224
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
3.224
=====
HOLD
0.278
3.226
2.948
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
2.923
3.064
i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
3.073
3.226
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.226
=====
HOLD
0.278
3.226
2.948
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/write_s5
2.923
3.064
i2c_config_m0/i2c_master_top_m0/n81_s8
3.073
3.226
i2c_config_m0/i2c_master_top_m0/write_s5
3.226
=====
HOLD
0.278
3.248
2.970
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/state_3_s0
2.945
3.086
i2c_config_m0/i2c_master_top_m0/next_state_3_s26
3.095
3.248
i2c_config_m0/i2c_master_top_m0/state_3_s0
3.248
=====
HOLD
0.278
3.230
2.952
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_8_s2
2.927
3.068
i2c_config_m0/n73_s4
3.077
3.230
i2c_config_m0/lut_index_8_s2
3.230
=====
HOLD
0.281
3.244
2.963
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_7_s2
2.938
3.079
i2c_config_m0/n74_s1
3.091
3.244
i2c_config_m0/lut_index_7_s2
3.244
=====
HOLD
0.287
3.250
2.963
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_3_s2
2.938
3.082
i2c_config_m0/n78_s1
3.097
3.250
i2c_config_m0/lut_index_3_s2
3.250
=====
HOLD
0.287
3.249
2.961
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_5_s2
2.936
3.080
i2c_config_m0/n76_s3
3.095
3.248
i2c_config_m0/lut_index_5_s2
3.248
=====
HOLD
0.287
3.260
2.972
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/state_0_s1
2.947
3.091
i2c_config_m0/i2c_master_top_m0/next_state_0_s26
3.106
3.260
i2c_config_m0/i2c_master_top_m0/state_0_s1
3.260
=====
HOLD
0.293
3.260
2.967
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_0_s4
2.942
3.086
i2c_config_m0/n81_s5
3.107
3.260
i2c_config_m0/lut_index_0_s4
3.260
=====
HOLD
0.296
3.263
2.967
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_1_s2
2.942
3.086
i2c_config_m0/n80_s4
3.110
3.263
i2c_config_m0/lut_index_1_s2
3.263
=====
HOLD
0.319
3.180
2.861
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
2.926
3.070
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0
3.180
=====
HOLD
0.319
3.180
2.861
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
2.926
3.070
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
3.180
