--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml mbx2_system_top.twx mbx2_system_top.ncd -o
mbx2_system_top.twr mbx2_system_top.pcf -ucf LX150T_AWAKE_SL_Rev1.ucf

Design file:              mbx2_system_top.ncd
Physical constraint file: mbx2_system_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint OFFSET = IN 6 ns BEFORE COMP 
   "Ethernet_Lite_RX_CLK"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   2.317ns.
--------------------------------------------------------------------------------
Slack:     3.683ns mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
Report:    2.317ns skew meets   6.000ns timing constraint by 3.683ns
From                         To                           Delay(ns)  Skew(ns)
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y82.CLK0                1.370  0.426
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y96.CLK0                1.080  0.136
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y99.CLK0                1.243  0.299
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y85.CLK0                1.036  0.092
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y84.CLK0                1.036  0.092
ILOGIC_X0Y91.FABRICOUT       SLICE_X6Y61.CLK                  3.221  2.277
ILOGIC_X0Y91.FABRICOUT       SLICE_X7Y61.CLK                  3.221  2.277
ILOGIC_X0Y91.FABRICOUT       SLICE_X7Y62.CLK                  3.053  2.109
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y60.CLK                  3.129  2.185
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y61.CLK                  3.261  2.317
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y62.CLK                  3.101  2.157
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y70.CLK                  2.471  1.527
ILOGIC_X0Y91.FABRICOUT       SLICE_X8Y72.CLK                  2.438  1.494
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y60.CLK                  3.129  2.185
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y61.CLK                  3.261  2.317
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y62.CLK                  3.101  2.157
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y63.CLK                  3.074  2.130
ILOGIC_X0Y91.FABRICOUT       SLICE_X9Y72.CLK                  2.438  1.494

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
PERIOD = 40 ns HIGH         14 ns;

 165 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.191ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (OLOGIC_X0Y96.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 1)
  Clock Path Skew:      -1.488ns (0.967 - 2.455)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.BMUX     Tshcko                0.455   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    SLICE_X8Y72.B3       net (fanout=2)        0.569   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<3>
    SLICE_X8Y72.B        Tilo                  0.205   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data41
    OLOGIC_X0Y96.D1      net (fanout=1)        2.462   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<0>
    OLOGIC_X0Y96.CLK0    Todck                 0.803   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.463ns logic, 3.031ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      4.352ns (Levels of Logic = 1)
  Clock Path Skew:      -1.455ns (0.967 - 2.422)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X8Y72.B2       net (fanout=4)        0.474   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X8Y72.B        Tilo                  0.205   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data41
    OLOGIC_X0Y96.D1      net (fanout=1)        2.462   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<0>
    OLOGIC_X0Y96.CLK0    Todck                 0.803   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (1.416ns logic, 2.936ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (OLOGIC_X0Y99.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 1)
  Clock Path Skew:      -1.301ns (1.121 - 2.422)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X8Y72.B2       net (fanout=4)        0.474   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X8Y72.BMUX     Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data31
    OLOGIC_X0Y99.D1      net (fanout=1)        2.651   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<1>
    OLOGIC_X0Y99.CLK0    Todck                 0.803   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (1.462ns logic, 3.125ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 1)
  Clock Path Skew:      -1.334ns (1.121 - 2.455)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.BQ       Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    SLICE_X8Y72.B5       net (fanout=2)        0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<2>
    SLICE_X8Y72.BMUX     Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data31
    OLOGIC_X0Y99.D1      net (fanout=1)        2.651   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<1>
    OLOGIC_X0Y99.CLK0    Todck                 0.803   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.462ns logic, 3.059ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      -1.516ns (0.714 - 2.230)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.AQ       Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    SLICE_X8Y70.D2       net (fanout=2)        0.613   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<0>
    SLICE_X8Y70.DMUX     Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        2.209   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (1.462ns logic, 2.822ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      4.133ns (Levels of Logic = 1)
  Clock Path Skew:      -1.483ns (0.714 - 2.197)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X8Y70.D4       net (fanout=4)        0.462   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X8Y70.DMUX     Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        2.209   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (1.462ns logic, 2.671ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X8Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.260 - 0.152)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.BQ       Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X8Y61.SR       net (fanout=3)        0.132   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X8Y61.CLK      Tremck      (-Th)    -0.093   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.293ns logic, 0.132ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0 (SLICE_X8Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.260 - 0.152)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.BQ       Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X8Y61.SR       net (fanout=3)        0.132   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X8Y61.CLK      Tremck      (-Th)    -0.106   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.306ns logic, 0.132ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X8Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.260 - 0.152)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.BQ       Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X8Y61.SR       net (fanout=3)        0.132   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X8Y61.CLK      Tremck      (-Th)    -0.106   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.306ns logic, 0.132ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TX_EN_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF/CK0
  Location pin: OLOGIC_X0Y82.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_0_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y96.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_1_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y99.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" MAXSKEW = 6 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.088ns.
--------------------------------------------------------------------------------
Slack:     4.912ns mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
Report:    1.088ns skew meets   6.000ns timing constraint by 4.912ns
From                         To                           Delay(ns)  Skew(ns)
V4.I                         ILOGIC_X0Y109.CLK0               2.430  0.594
V4.I                         ILOGIC_X0Y106.CLK0               2.428  0.592
V4.I                         ILOGIC_X0Y98.CLK0                2.430  0.594
V4.I                         ILOGIC_X0Y101.CLK0               2.430  0.594
V4.I                         ILOGIC_X0Y100.CLK0               2.428  0.592
V4.I                         ILOGIC_X0Y103.CLK0               2.430  0.594
V4.I                         SLICE_X0Y81.CLK                  2.324  0.488
V4.I                         SLICE_X0Y82.CLK                  2.449  0.613
V4.I                         SLICE_X0Y83.CLK                  2.296  0.460
V4.I                         SLICE_X0Y84.CLK                  2.278  0.442
V4.I                         SLICE_X1Y81.CLK                  2.324  0.488
V4.I                         SLICE_X1Y83.CLK                  2.296  0.460
V4.I                         SLICE_X1Y84.CLK                  2.278  0.442
V4.I                         SLICE_X2Y84.CLK                  2.347  0.511
V4.I                         SLICE_X3Y85.CLK                  2.234  0.398
V4.I                         SLICE_X10Y84.CLK                 2.924  1.088

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 
ns HIGH 14 ns;

 142 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.814ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X10Y84.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.346ns (2.767 - 2.421)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y106.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    SLICE_X10Y84.AI      net (fanout=1)        3.442   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
    SLICE_X10Y84.CLK     Tds                   0.012   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (1.004ns logic, 3.442ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (SLICE_X10Y84.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.344ns (2.767 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y103.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    SLICE_X10Y84.CI      net (fanout=1)        3.099   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
    SLICE_X10Y84.CLK     Tds                   0.044   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.036ns logic, 3.099ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X10Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          14.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.344ns (2.767 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y109.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    SLICE_X10Y84.AX      net (fanout=1)        3.009   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
    SLICE_X10Y84.CLK     Tds                  -0.098   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (0.894ns logic, 3.009ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X10Y84.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Clock Path Skew:      0.394ns (0.522 - 0.128)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y84.BQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X10Y84.D4      net (fanout=3)        0.485   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X10Y84.CLK     Tah         (-Th)     0.128   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.106ns logic, 0.485ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X10Y84.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Clock Path Skew:      0.394ns (0.522 - 0.128)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y84.BQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X10Y84.D4      net (fanout=3)        0.485   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X10Y84.CLK     Tah         (-Th)     0.128   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.106ns logic, 0.485ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X10Y84.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Clock Path Skew:      0.394ns (0.522 - 0.128)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y84.BQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X10Y84.D4      net (fanout=3)        0.485   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X10Y84.CLK     Tah         (-Th)     0.128   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.106ns logic, 0.485ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF/CLK0
  Location pin: ILOGIC_X0Y109.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF/CLK0
  Location pin: ILOGIC_X0Y106.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I/CLK0
  Location pin: ILOGIC_X0Y98.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 4139 paths analyzed, 654 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.552ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X124Y18.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y111.AQ    Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X118Y111.A2    net (fanout=1)        1.000   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X118Y111.AMUX  Tilo                  0.251   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X124Y50.C1     net (fanout=16)       6.013   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                     11.517ns (1.054ns logic, 10.463ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.738ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X113Y106.D1    net (fanout=4)        0.875   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X124Y50.C4     net (fanout=8)        5.368   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                     10.738ns (1.045ns logic, 9.693ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.594ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X113Y106.D3    net (fanout=4)        0.731   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X124Y50.C4     net (fanout=8)        5.368   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                     10.594ns (1.045ns logic, 9.549ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X124Y18.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y111.AQ    Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X118Y111.A2    net (fanout=1)        1.000   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X118Y111.AMUX  Tilo                  0.251   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X124Y50.C1     net (fanout=16)       6.013   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    -------------------------------------------------  ---------------------------
    Total                                     11.517ns (1.054ns logic, 10.463ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.738ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X113Y106.D1    net (fanout=4)        0.875   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X124Y50.C4     net (fanout=8)        5.368   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    -------------------------------------------------  ---------------------------
    Total                                     10.738ns (1.045ns logic, 9.693ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.594ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X113Y106.D3    net (fanout=4)        0.731   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X124Y50.C4     net (fanout=8)        5.368   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    -------------------------------------------------  ---------------------------
    Total                                     10.594ns (1.045ns logic, 9.549ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X124Y18.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y111.AQ    Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X118Y111.A2    net (fanout=1)        1.000   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X118Y111.AMUX  Tilo                  0.251   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X124Y50.C1     net (fanout=16)       6.013   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    -------------------------------------------------  ---------------------------
    Total                                     11.517ns (1.054ns logic, 10.463ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.738ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X113Y106.D1    net (fanout=4)        0.875   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X124Y50.C4     net (fanout=8)        5.368   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    -------------------------------------------------  ---------------------------
    Total                                     10.738ns (1.045ns logic, 9.693ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.594ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X113Y106.D3    net (fanout=4)        0.731   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X124Y50.C4     net (fanout=8)        5.368   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X124Y50.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X124Y18.CE     net (fanout=15)       3.450   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X124Y18.CLK    Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    -------------------------------------------------  ---------------------------
    Total                                     10.594ns (1.045ns logic, 9.549ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X115Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y92.CQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X115Y92.SR     net (fanout=2)        0.227   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X115Y92.CLK    Tcksr       (-Th)     0.128   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.072ns logic, 0.227ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X118Y92.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y92.CQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X118Y92.DX     net (fanout=1)        0.131   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X118Y92.CLK    Tckdi       (-Th)    -0.048   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X109Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y68.CQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X109Y68.DX     net (fanout=2)        0.136   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X109Y68.CLK    Tckdi       (-Th)    -0.059   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y60.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X4Y68.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y56.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.719ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X112Y101.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X119Y139.A3    net (fanout=3)        1.825   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X119Y139.A     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X112Y101.CE    net (fanout=3)        2.878   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X112Y101.CLK   Tceck                 0.331   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (0.981ns logic, 4.703ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X112Y101.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X119Y139.A3    net (fanout=3)        1.825   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X119Y139.A     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X112Y101.CE    net (fanout=3)        2.878   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X112Y101.CLK   Tceck                 0.276   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (0.926ns logic, 4.703ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X120Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X119Y139.D6    net (fanout=3)        1.652   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X119Y139.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X120Y109.SR    net (fanout=3)        2.483   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X120Y109.CLK   Tsrck                 0.442   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (1.092ns logic, 4.135ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X118Y111.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.505ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X119Y139.D6    net (fanout=3)        0.944   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X119Y139.D     Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X118Y111.SR    net (fanout=3)        1.182   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X118Y111.CLK   Tcksr       (-Th)    -0.025   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (0.379ns logic, 2.126ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X120Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X119Y139.D6    net (fanout=3)        0.944   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X119Y139.D     Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X120Y110.SR    net (fanout=3)        1.452   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X120Y110.CLK   Tcksr       (-Th)    -0.018   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (0.372ns logic, 2.396ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X120Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.778ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X119Y139.D6    net (fanout=3)        0.944   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X119Y139.D     Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X120Y110.SR    net (fanout=3)        1.452   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X120Y110.CLK   Tcksr       (-Th)    -0.028   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.382ns logic, 2.396ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.875ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X123Y159.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X123Y159.A6    net (fanout=3)        0.127   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X123Y159.CLK   Tas                   0.322   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.713ns logic, 0.127ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X123Y159.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X123Y159.A6    net (fanout=3)        0.025   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X123Y159.CLK   Tah         (-Th)    -0.215   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 734 paths analyzed, 170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (SLICE_X121Y78.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.491ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      6.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y111.AQ    Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X118Y111.A2    net (fanout=1)        1.000   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X118Y111.AMUX  Tilo                  0.251   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X111Y81.A2     net (fanout=16)       3.071   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.320ns logic, 5.136ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.116ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      6.081ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X113Y106.D1    net (fanout=4)        0.875   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X111Y81.A4     net (fanout=8)        2.830   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      6.081ns (1.311ns logic, 4.770ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.972ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.937ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X113Y106.D3    net (fanout=4)        0.731   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X111Y81.A4     net (fanout=8)        2.830   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (1.311ns logic, 4.626ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (SLICE_X121Y78.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.467ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      6.432ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y111.AQ    Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X118Y111.A2    net (fanout=1)        1.000   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X118Y111.AMUX  Tilo                  0.251   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X111Y81.A2     net (fanout=16)       3.071   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (1.296ns logic, 5.136ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.092ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X113Y106.D1    net (fanout=4)        0.875   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X111Y81.A4     net (fanout=8)        2.830   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (1.287ns logic, 4.770ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.948ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.913ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X113Y106.D3    net (fanout=4)        0.731   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X111Y81.A4     net (fanout=8)        2.830   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.913ns (1.287ns logic, 4.626ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (SLICE_X121Y78.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.447ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      6.412ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y111.AQ    Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X118Y111.A2    net (fanout=1)        1.000   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X118Y111.AMUX  Tilo                  0.251   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X111Y81.A2     net (fanout=16)       3.071   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.304   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (1.276ns logic, 5.136ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.072ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      6.037ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X113Y106.D1    net (fanout=4)        0.875   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X111Y81.A4     net (fanout=8)        2.830   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.304   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (1.267ns logic, 4.770ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.928ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X113Y106.D3    net (fanout=4)        0.731   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X113Y106.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X111Y81.A4     net (fanout=8)        2.830   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X111Y81.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X121Y78.SR     net (fanout=4)        1.065   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X121Y78.CLK    Trck                  0.304   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.893ns (1.267ns logic, 4.626ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X108Y65.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.556ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y66.CQ     Tcko                  0.234   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X108Y65.C5     net (fanout=2)        0.160   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X108Y65.CLK    Tah         (-Th)    -0.197   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.431ns logic, 0.160ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X124Y97.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.420ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y96.CQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X124Y97.AX     net (fanout=1)        0.216   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X124Y97.CLK    Tckdi       (-Th)    -0.041   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.239ns logic, 0.216ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X115Y95.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.441ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y96.AQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X115Y95.AX     net (fanout=1)        0.219   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X115Y95.CLK    Tckdi       (-Th)    -0.059   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.257ns logic, 0.219ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 324 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X120Y12.C5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.547ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      5.547ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y71.DQ     Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iCAPTURE
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X120Y12.C5     net (fanout=19)       5.156   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (0.391ns logic, 5.156ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X120Y12.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.519ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      5.519ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y73.DQ     Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X120Y12.C4     net (fanout=20)       5.072   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (0.447ns logic, 5.072ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X120Y12.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.519ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      5.519ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y73.DQ     Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X120Y12.D4     net (fanout=20)       5.072   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (0.447ns logic, 5.072ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X121Y92.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.008ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.973ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y96.AQ     Tcklo                 0.426   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X124Y96.B3     net (fanout=1)        0.551   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X124Y96.B      Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X124Y96.D1     net (fanout=2)        0.488   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X124Y96.CMUX   Topdc                 0.368   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X121Y92.C3     net (fanout=1)        1.029   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X121Y92.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X121Y92.B4     net (fanout=1)        0.327   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X121Y92.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.973ns (1.578ns logic, 2.395ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X111Y79.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.919ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.884ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y85.AQ     Tcklo                 0.426   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X110Y84.B2     net (fanout=1)        0.609   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X110Y84.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X110Y84.D1     net (fanout=2)        0.443   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X110Y84.CMUX   Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X111Y79.C2     net (fanout=1)        0.955   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X111Y79.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X111Y79.B4     net (fanout=1)        0.327   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X111Y79.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.550ns logic, 2.334ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X111Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.258ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y85.AQ     Tcklo                 0.426   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X110Y84.B2     net (fanout=1)        0.609   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X110Y84.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X111Y84.AX     net (fanout=2)        0.920   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X111Y84.CLK    Tdick                 0.063   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.694ns logic, 1.529ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X124Y96.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.675ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y96.AQ     Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X124Y96.B3     net (fanout=1)        0.276   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X124Y96.CLK    Tah         (-Th)    -0.197   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.434ns logic, 0.276ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X110Y84.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.724ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y85.AQ     Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X110Y84.B2     net (fanout=1)        0.332   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X110Y84.CLK    Tah         (-Th)    -0.190   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.427ns logic, 0.332ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X127Y96.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.922ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y96.AQ     Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X124Y96.B3     net (fanout=1)        0.276   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X124Y96.B      Tilo                  0.156   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X127Y96.AX     net (fanout=2)        0.229   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X127Y96.CLK    Tckdi       (-Th)    -0.059   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.452ns logic, 0.505ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X126Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.955ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.904ns (Levels of Logic = 0)
  Clock Path Skew:      -4.016ns (3.115 - 7.131)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y102.DQ    Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X126Y96.SR     net (fanout=11)       1.283   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X126Y96.CLK    Trck                  0.230   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.621ns logic, 1.283ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X110Y85.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.926ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.926ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y111.AQ    Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X118Y111.A2    net (fanout=1)        1.000   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X118Y111.AMUX  Tilo                  0.251   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X115Y96.A3     net (fanout=16)       1.990   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X115Y96.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X110Y85.CLK    net (fanout=4)        1.018   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (0.918ns logic, 4.008ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.579ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.579ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y109.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X115Y96.C3     net (fanout=7)        1.763   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X115Y96.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X115Y96.A2     net (fanout=2)        0.835   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X115Y96.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X110Y85.CLK    net (fanout=4)        1.018   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (0.963ns logic, 3.616ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.543ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.543ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y109.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X115Y96.C1     net (fanout=7)        1.727   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X115Y96.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X115Y96.A2     net (fanout=2)        0.835   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X115Y96.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X110Y85.CLK    net (fanout=4)        1.018   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (0.963ns logic, 3.580ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X126Y96.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.637ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.637ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y111.AQ    Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X118Y111.A2    net (fanout=1)        1.000   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X118Y111.AMUX  Tilo                  0.251   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X125Y96.C6     net (fanout=16)       2.220   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X125Y96.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X126Y96.CLK    net (fanout=4)        0.499   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (0.918ns logic, 3.719ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.449ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.449ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X113Y106.D1    net (fanout=4)        0.875   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X113Y106.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X125Y96.C1     net (fanout=8)        2.112   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X125Y96.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X126Y96.CLK    net (fanout=4)        0.499   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (0.963ns logic, 3.486ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.305ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X113Y106.D3    net (fanout=4)        0.731   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X113Y106.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X125Y96.C1     net (fanout=8)        2.112   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X125Y96.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X126Y96.CLK    net (fanout=4)        0.499   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (0.963ns logic, 3.342ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X110Y85.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.873ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.546ns (Levels of Logic = 0)
  Clock Path Skew:      4.134ns (4.926 - 0.792)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y90.AQ     Tcko                  0.421   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X110Y85.SR     net (fanout=11)       0.930   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X110Y85.CLK    Tremck      (-Th)    -0.195   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.546ns (0.616ns logic, 0.930ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X126Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.172ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.118ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (2.878 - 2.967)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y102.DQ    Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X126Y96.SR     net (fanout=11)       0.813   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X126Y96.CLK    Tremck      (-Th)    -0.107   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.305ns logic, 0.813ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: mb_system_i/clk_600_0000MHzPLL0_nobuf
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: mb_system_i/clk_600_0000MHz180PLL0_nobuf
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y92.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.569ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.921 - 0.899)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y66.AQ      Tcko                  0.408   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X37Y92.B5      net (fanout=1)        2.857   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X37Y92.CLK     Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (0.635ns logic, 2.857ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y92.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.202ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.068ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (1.010 - 1.045)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y109.AQ     Tcko                  0.391   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X37Y92.B2      net (fanout=3)        2.450   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X37Y92.CLK     Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.618ns logic, 2.450ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y92.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.888ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y92.AQ      Tcko                  0.391   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X37Y92.B1      net (fanout=1)        1.235   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X37Y92.CLK     Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.618ns logic, 1.235ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y92.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.085ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y92.AQ      Tcko                  0.198   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X37Y92.B1      net (fanout=1)        0.767   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X37Y92.CLK     Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.353ns logic, 0.767ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y92.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.848ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.854ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.687 - 0.681)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y109.AQ     Tcko                  0.198   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X37Y92.B2      net (fanout=3)        1.501   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X37Y92.CLK     Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.353ns logic, 1.501ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y92.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.004ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.657 - 0.601)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y66.AQ      Tcko                  0.200   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X37Y92.B5      net (fanout=1)        1.705   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X37Y92.CLK     Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (0.355ns logic, 1.705ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X36Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.870ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      1.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.917 - 0.883)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.CQ      Tcko                  0.408   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X36Y84.AX      net (fanout=3)        1.311   mb_system_i/microblaze_0_interrupt
    SLICE_X36Y84.CLK     Tdick                 0.086   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.494ns logic, 1.311ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X36Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.916ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.653 - 0.585)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.CQ      Tcko                  0.200   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X36Y84.AX      net (fanout=3)        0.743   mb_system_i/microblaze_0_interrupt
    SLICE_X36Y84.CLK     Tckdi       (-Th)    -0.041   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.241ns logic, 0.743ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X8Y95.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.656ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.656ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp93.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X8Y95.CLK      net (fanout=1973)     1.415   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.800ns logic, 2.856ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X8Y95.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.656ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.656ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp93.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X8Y95.CLK      net (fanout=1973)     1.415   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.800ns logic, 2.856ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X8Y95.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.656ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.656ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp93.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X8Y95.CLK      net (fanout=1973)     1.415   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.800ns logic, 2.856ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X8Y95.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.379ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y95.CQ       Tcko                  0.200   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X8Y95.DX       net (fanout=1)        0.131   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X8Y95.CLK      Tckdi       (-Th)    -0.048   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X8Y95.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.623ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y95.BQ       Tcko                  0.200   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X8Y95.CX       net (fanout=1)        0.375   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X8Y95.CLK      Tckdi       (-Th)    -0.048   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.248ns logic, 0.375ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X8Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.768ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.830ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.664 - 0.602)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y78.DQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X10Y85.A3      net (fanout=2)        0.648   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X10Y85.A       Tilo                  0.156   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X8Y95.SR       net (fanout=1)        0.654   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X8Y95.CLK      Tremck      (-Th)    -0.138   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (0.528ns logic, 1.302ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X28Y78.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.598ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.598ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp93.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X28Y78.CLK     net (fanout=1973)     1.357   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (1.800ns logic, 2.798ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X28Y78.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.598ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.598ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp93.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X28Y78.CLK     net (fanout=1973)     1.357   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (1.800ns logic, 2.798ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X28Y78.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.598ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.598ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp93.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X28Y78.CLK     net (fanout=1973)     1.357   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (1.800ns logic, 2.798ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X28Y78.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.562ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y78.BQ      Tcko                  0.200   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X28Y78.CX      net (fanout=1)        0.314   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X28Y78.CLK     Tckdi       (-Th)    -0.048   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.248ns logic, 0.314ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X28Y78.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.693ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y78.AQ      Tcko                  0.200   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X28Y78.BX      net (fanout=1)        0.445   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X28Y78.CLK     Tckdi       (-Th)    -0.048   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.248ns logic, 0.445ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X28Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.586ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.077 - 0.078)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y78.DQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X28Y78.A1      net (fanout=2)        0.767   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X28Y78.A       Tilo                  0.142   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X28Y78.SR      net (fanout=1)        0.325   mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X28Y78.CLK     Tremck      (-Th)    -0.117   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.493ns logic, 1.092ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X22Y123.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.549ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.869 - 0.948)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.BQ     Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X22Y123.D4     net (fanout=3)        2.651   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X22Y123.CLK    Tas                   0.273   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET_rt
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (0.720ns logic, 2.651ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X22Y123.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.989ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.605 - 0.650)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.BQ     Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X22Y123.D4     net (fanout=3)        1.526   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X22Y123.CLK    Tah         (-Th)    -0.184   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET_rt
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.418ns logic, 1.526ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X27Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.087ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.977ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.246 - 0.257)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.BQ     Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X27Y109.SR     net (fanout=3)        1.151   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X27Y109.CLK    Tsrck                 0.379   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.826ns logic, 1.151ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X27Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.938ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.080 - 0.073)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.BQ     Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X27Y109.SR     net (fanout=3)        0.672   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X27Y109.CLK    Tcksr       (-Th)    -0.039   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.273ns logic, 0.672ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X27Y111.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.542ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.433ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.247 - 0.257)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.BQ     Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X27Y111.SR     net (fanout=3)        1.607   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X27Y111.CLK    Tsrck                 0.379   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (0.826ns logic, 1.607ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X27Y111.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.215ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.081 - 0.073)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.BQ     Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X27Y111.SR     net (fanout=3)        0.950   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X27Y111.CLK    Tcksr       (-Th)    -0.039   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.273ns logic, 0.950ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.457ns.
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.842   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.234   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 2.381   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.842   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.234   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 2.381   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.842   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.234   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 2.381   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------
Hold Paths: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.336   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.191   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 1.396   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.336   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.191   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 1.396   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.336   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.191   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 1.396   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;

 28 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (OLOGIC_X0Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.857ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Data Path Delay:      8.163ns (Levels of Logic = 1)
  Clock Path Skew:      -1.395ns (3.255 - 4.650)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X26Y70.D6      net (fanout=24)       1.964   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X26Y70.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y96.SR      net (fanout=124)      4.910   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y96.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      8.163ns (1.289ns logic, 6.874ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (OLOGIC_X0Y99.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.734ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Data Path Delay:      8.194ns (Levels of Logic = 1)
  Clock Path Skew:      -1.241ns (3.409 - 4.650)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X26Y70.D6      net (fanout=24)       1.964   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X26Y70.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y99.SR      net (fanout=124)      4.941   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y99.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      8.194ns (1.289ns logic, 6.905ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.111ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Data Path Delay:      7.378ns (Levels of Logic = 1)
  Clock Path Skew:      -1.434ns (3.216 - 4.650)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X26Y70.D6      net (fanout=24)       1.964   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X26Y70.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y85.SR      net (fanout=124)      4.125   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y85.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (1.289ns logic, 6.089ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X8Y61.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.546ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      1.688ns (3.810 - 2.122)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y61.CQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X8Y61.DX       net (fanout=1)        0.195   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X8Y61.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.246ns logic, 0.195ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X8Y61.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.533ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      1.688ns (3.810 - 2.122)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y61.AQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X8Y61.AX       net (fanout=1)        0.208   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X8Y61.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.246ns logic, 0.208ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X8Y61.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.495ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      1.688ns (3.810 - 2.122)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y61.AMUX    Tshcko                0.244   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X8Y61.BX       net (fanout=1)        0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
    SLICE_X8Y61.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.292ns logic, 0.200ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;

 62 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_21 (SLICE_X20Y66.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.536ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_21 (FF)
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      -1.039ns (3.920 - 4.959)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y72.DQ       Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y68.A5      net (fanout=7)        1.356   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y68.AMUX    Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X20Y66.SR      net (fanout=9)        0.735   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X20Y66.CLK     Tsrck                 0.455   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<23>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_21
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.107ns logic, 2.091ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2 (SLICE_X12Y74.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.533ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2 (FF)
  Data Path Delay:      3.864ns (Levels of Logic = 0)
  Clock Path Skew:      -0.570ns (0.957 - 1.527)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y91.Q4      Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1
    SLICE_X12Y74.AX      net (fanout=1)        2.736   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1
    SLICE_X12Y74.CLK     Tdick                 0.136   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/zero_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.128ns logic, 2.736ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19 (SLICE_X21Y66.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.527ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19 (FF)
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Clock Path Skew:      -1.039ns (3.920 - 4.959)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y72.DQ       Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y68.A5      net (fanout=7)        1.356   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y68.AMUX    Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X21Y66.SR      net (fanout=9)        0.735   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X21Y66.CLK     Tsrck                 0.446   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<19>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.098ns logic, 2.091ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;

 95 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     11.765ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Data Path Delay:      9.780ns (Levels of Logic = 1)
  Clock Path Skew:      -1.686ns (2.964 - 4.650)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X26Y70.D6      net (fanout=24)       1.964   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X26Y70.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y109.SR     net (fanout=124)      6.488   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y109.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      9.780ns (1.328ns logic, 8.452ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     11.606ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Data Path Delay:      9.619ns (Levels of Logic = 1)
  Clock Path Skew:      -1.688ns (2.962 - 4.650)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X26Y70.D6      net (fanout=24)       1.964   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X26Y70.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y106.SR     net (fanout=124)      6.327   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y106.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      9.619ns (1.328ns logic, 8.291ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     11.403ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Data Path Delay:      9.418ns (Levels of Logic = 1)
  Clock Path Skew:      -1.686ns (2.964 - 4.650)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X26Y70.D6      net (fanout=24)       1.964   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X26Y70.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y103.SR     net (fanout=124)      6.126   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y103.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      9.418ns (1.328ns logic, 8.090ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X0Y83.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.001ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (2.401 - 2.258)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y83.CQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X0Y83.DX       net (fanout=1)        0.195   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X0Y83.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.246ns logic, 0.195ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X0Y83.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.012ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (2.401 - 2.258)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y83.AQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X0Y83.AX       net (fanout=1)        0.208   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X0Y83.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.246ns logic, 0.208ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X0Y83.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.050ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (2.401 - 2.258)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y83.AMUX     Tshcko                0.244   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X0Y83.BX       net (fanout=1)        0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>
    SLICE_X0Y83.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.292ns logic, 0.200ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (SLICE_X11Y84.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.722ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Data Path Delay:      2.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.266ns (3.968 - 4.234)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y84.CMUX    Tshcko                0.911   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    SLICE_X11Y84.A1      net (fanout=1)        1.019   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<4>
    SLICE_X11Y84.CLK     Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (1.138ns logic, 1.019ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (SLICE_X11Y84.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.692ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Skew:      -0.266ns (3.968 - 4.234)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y84.BMUX    Tshcko                0.920   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    SLICE_X11Y84.B1      net (fanout=1)        0.980   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<2>
    SLICE_X11Y84.CLK     Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (1.147ns logic, 0.980ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X11Y84.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.681ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Data Path Delay:      2.116ns (Levels of Logic = 1)
  Clock Path Skew:      -0.266ns (3.968 - 4.234)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y84.AMUX    Tshcko                0.910   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    SLICE_X11Y84.C1      net (fanout=1)        0.979   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<0>
    SLICE_X11Y84.CLK     Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (1.137ns logic, 0.979ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X3Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.944ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      1.414ns (4.654 - 3.240)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.AQ       Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X3Y84.AX       net (fanout=1)        0.353   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X3Y84.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.416ns logic, 0.353ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X3Y84.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.718ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.995ns (Levels of Logic = 0)
  Clock Path Skew:      1.414ns (4.654 - 3.240)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.BQ       Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X3Y84.CX       net (fanout=1)        0.579   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
    SLICE_X3Y84.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.416ns logic, 0.579ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X3Y84.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.715ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      1.414ns (4.654 - 3.240)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.AMUX     Tshcko                0.434   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X3Y84.BX       net (fanout=1)        0.516   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
    SLICE_X3Y84.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.482ns logic, 0.516ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD    
     TIMEGRP         
"mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin HIGH 50%;

 1195147 paths analyzed, 24242 endpoints analyzed, 189 failing endpoints
 189 timing errors detected. (189 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.800ns.
--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_0_1 (OLOGIC_X26Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.911ns (Levels of Logic = 7)
  Clock Path Skew:      0.210ns (1.255 - 1.045)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y97.CMUX    Tshcko                0.461   mb_system_i/axi4lite_0_M_WSTRB<13>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A3      net (fanout=48)       1.040   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X71Y99.C1      net (fanout=4)        0.892   MB2FPGA_bus_WE<0>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X70Y98.C4      net (fanout=28)       0.611   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X70Y98.C       Tilo                  0.205   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o1
    SLICE_X72Y98.C4      net (fanout=19)       0.537   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
    SLICE_X72Y98.C       Tilo                  0.204   Buf_SigProcs_inst/ChA_Power_reg<3>
                                                       _n0888_inv1
    OLOGIC_X26Y1.OCE     net (fanout=15)       7.252   _n0888_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.911ns (2.912ns logic, 11.999ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.784ns (Levels of Logic = 7)
  Clock Path Skew:      0.210ns (1.255 - 1.045)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y97.CMUX    Tshcko                0.461   mb_system_i/axi4lite_0_M_WSTRB<13>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A3      net (fanout=48)       1.040   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.C       Tilo                  0.259   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X71Y99.C2      net (fanout=4)        0.819   MB2FPGA_bus_WE<1>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X70Y98.C4      net (fanout=28)       0.611   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X70Y98.C       Tilo                  0.205   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o1
    SLICE_X72Y98.C4      net (fanout=19)       0.537   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
    SLICE_X72Y98.C       Tilo                  0.204   Buf_SigProcs_inst/ChA_Power_reg<3>
                                                       _n0888_inv1
    OLOGIC_X26Y1.OCE     net (fanout=15)       7.252   _n0888_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.784ns (2.858ns logic, 11.926ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.583ns (Levels of Logic = 7)
  Clock Path Skew:      0.218ns (1.166 - 0.948)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y92.AQ      Tcko                  0.447   mb_system_i/axi4lite_0_S_WVALID<0>
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i
    SLICE_X62Y92.A2      net (fanout=15)       0.726   mb_system_i/axi4lite_0_S_WVALID<0>
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X71Y99.C1      net (fanout=4)        0.892   MB2FPGA_bus_WE<0>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X70Y98.C4      net (fanout=28)       0.611   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X70Y98.C       Tilo                  0.205   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o1
    SLICE_X72Y98.C4      net (fanout=19)       0.537   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
    SLICE_X72Y98.C       Tilo                  0.204   Buf_SigProcs_inst/ChA_Power_reg<3>
                                                       _n0888_inv1
    OLOGIC_X26Y1.OCE     net (fanout=15)       7.252   _n0888_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.583ns (2.898ns logic, 11.685ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point dout_11 (SLICE_X66Y97.D6), 8991 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          dout_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.343ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.247 - 0.260)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y97.CMUX    Tshcko                0.461   mb_system_i/axi4lite_0_M_WSTRB<13>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A3      net (fanout=48)       1.040   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X71Y99.C1      net (fanout=4)        0.892   MB2FPGA_bus_WE<0>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X75Y102.B3     net (fanout=28)       0.833   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X75Y102.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X75Y102.D2     net (fanout=8)        0.467   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y102.DMUX   Tilo                  0.313   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X73Y102.D5     net (fanout=23)       0.514   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X73Y102.D      Tilo                  0.259   BPM_Dia<0>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y101.B3     net (fanout=18)       0.538   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o
    SLICE_X75Y101.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A5     net (fanout=1)        0.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X72Y101.C4     net (fanout=17)       0.531   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X72Y101.C      Tilo                  0.204   mux2245107
                                                       mux22451010
    SLICE_X69Y101.B4     net (fanout=1)        0.554   mux2245108
    SLICE_X69Y101.B      Tilo                  0.259   CHC_GAIN<11>
                                                       mux22451012
    SLICE_X69Y101.A5     net (fanout=1)        0.187   mux22451010
    SLICE_X69Y101.A      Tilo                  0.259   CHC_GAIN<11>
                                                       mux22451013
    SLICE_X68Y99.B6      net (fanout=1)        0.308   mux22451011
    SLICE_X68Y99.B       Tilo                  0.203   Trig_DL_Reg<15>
                                                       mux22451014
    SLICE_X68Y99.A5      net (fanout=1)        0.222   mux22451012
    SLICE_X68Y99.A       Tilo                  0.203   Trig_DL_Reg<15>
                                                       mux22451015
    SLICE_X66Y97.D6      net (fanout=1)        0.830   mux22451013
    SLICE_X66Y97.CLK     Tas                   0.341   dout<11>
                                                       mux22451016
                                                       dout_11
    -------------------------------------------------  ---------------------------
    Total                                     13.343ns (4.573ns logic, 8.770ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          dout_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.235ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.247 - 0.260)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y97.CMUX    Tshcko                0.461   mb_system_i/axi4lite_0_M_WSTRB<13>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A3      net (fanout=48)       1.040   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X71Y99.C1      net (fanout=4)        0.892   MB2FPGA_bus_WE<0>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X75Y102.B3     net (fanout=28)       0.833   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X75Y102.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X75Y102.D2     net (fanout=8)        0.467   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y102.DMUX   Tilo                  0.313   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X75Y102.C6     net (fanout=23)       0.387   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X75Y102.C      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o5104131
    SLICE_X75Y101.B4     net (fanout=17)       0.557   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o510413
    SLICE_X75Y101.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A5     net (fanout=1)        0.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X72Y101.C4     net (fanout=17)       0.531   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X72Y101.C      Tilo                  0.204   mux2245107
                                                       mux22451010
    SLICE_X69Y101.B4     net (fanout=1)        0.554   mux2245108
    SLICE_X69Y101.B      Tilo                  0.259   CHC_GAIN<11>
                                                       mux22451012
    SLICE_X69Y101.A5     net (fanout=1)        0.187   mux22451010
    SLICE_X69Y101.A      Tilo                  0.259   CHC_GAIN<11>
                                                       mux22451013
    SLICE_X68Y99.B6      net (fanout=1)        0.308   mux22451011
    SLICE_X68Y99.B       Tilo                  0.203   Trig_DL_Reg<15>
                                                       mux22451014
    SLICE_X68Y99.A5      net (fanout=1)        0.222   mux22451012
    SLICE_X68Y99.A       Tilo                  0.203   Trig_DL_Reg<15>
                                                       mux22451015
    SLICE_X66Y97.D6      net (fanout=1)        0.830   mux22451013
    SLICE_X66Y97.CLK     Tas                   0.341   dout<11>
                                                       mux22451016
                                                       dout_11
    -------------------------------------------------  ---------------------------
    Total                                     13.235ns (4.573ns logic, 8.662ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          dout_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.216ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.247 - 0.260)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y97.CMUX    Tshcko                0.461   mb_system_i/axi4lite_0_M_WSTRB<13>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A3      net (fanout=48)       1.040   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.C       Tilo                  0.259   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X71Y99.C2      net (fanout=4)        0.819   MB2FPGA_bus_WE<1>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X75Y102.B3     net (fanout=28)       0.833   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X75Y102.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X75Y102.D2     net (fanout=8)        0.467   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y102.DMUX   Tilo                  0.313   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X73Y102.D5     net (fanout=23)       0.514   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X73Y102.D      Tilo                  0.259   BPM_Dia<0>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y101.B3     net (fanout=18)       0.538   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o
    SLICE_X75Y101.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A5     net (fanout=1)        0.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X72Y101.C4     net (fanout=17)       0.531   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X72Y101.C      Tilo                  0.204   mux2245107
                                                       mux22451010
    SLICE_X69Y101.B4     net (fanout=1)        0.554   mux2245108
    SLICE_X69Y101.B      Tilo                  0.259   CHC_GAIN<11>
                                                       mux22451012
    SLICE_X69Y101.A5     net (fanout=1)        0.187   mux22451010
    SLICE_X69Y101.A      Tilo                  0.259   CHC_GAIN<11>
                                                       mux22451013
    SLICE_X68Y99.B6      net (fanout=1)        0.308   mux22451011
    SLICE_X68Y99.B       Tilo                  0.203   Trig_DL_Reg<15>
                                                       mux22451014
    SLICE_X68Y99.A5      net (fanout=1)        0.222   mux22451012
    SLICE_X68Y99.A       Tilo                  0.203   Trig_DL_Reg<15>
                                                       mux22451015
    SLICE_X66Y97.D6      net (fanout=1)        0.830   mux22451013
    SLICE_X66Y97.CLK     Tas                   0.341   dout<11>
                                                       mux22451016
                                                       dout_11
    -------------------------------------------------  ---------------------------
    Total                                     13.216ns (4.519ns logic, 8.697ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point dout_10 (SLICE_X66Y97.B6), 8991 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          dout_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.172ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.247 - 0.260)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y97.CMUX    Tshcko                0.461   mb_system_i/axi4lite_0_M_WSTRB<13>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A3      net (fanout=48)       1.040   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X71Y99.C1      net (fanout=4)        0.892   MB2FPGA_bus_WE<0>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X75Y102.B3     net (fanout=28)       0.833   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X75Y102.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X75Y102.D2     net (fanout=8)        0.467   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y102.DMUX   Tilo                  0.313   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X73Y102.D5     net (fanout=23)       0.514   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X73Y102.D      Tilo                  0.259   BPM_Dia<0>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y101.B3     net (fanout=18)       0.538   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o
    SLICE_X75Y101.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A5     net (fanout=1)        0.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X75Y101.C2     net (fanout=17)       0.505   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X75Y101.C      Tilo                  0.259   control_reg<11>
                                                       mux2245510
    SLICE_X70Y97.B4      net (fanout=1)        0.702   mux224558
    SLICE_X70Y97.B       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245512
    SLICE_X70Y97.A5      net (fanout=1)        0.169   mux2245510
    SLICE_X70Y97.A       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245513
    SLICE_X70Y97.D3      net (fanout=1)        0.277   mux2245511
    SLICE_X70Y97.D       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245514
    SLICE_X70Y97.C6      net (fanout=1)        0.118   mux2245512
    SLICE_X70Y97.C       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245515
    SLICE_X66Y97.B6      net (fanout=1)        0.739   mux2245513
    SLICE_X66Y97.CLK     Tas                   0.341   dout<11>
                                                       mux2245516
                                                       dout_10
    -------------------------------------------------  ---------------------------
    Total                                     13.172ns (4.524ns logic, 8.648ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          dout_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.064ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.247 - 0.260)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y97.CMUX    Tshcko                0.461   mb_system_i/axi4lite_0_M_WSTRB<13>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A3      net (fanout=48)       1.040   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X71Y99.C1      net (fanout=4)        0.892   MB2FPGA_bus_WE<0>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X75Y102.B3     net (fanout=28)       0.833   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X75Y102.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X75Y102.D2     net (fanout=8)        0.467   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y102.DMUX   Tilo                  0.313   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X75Y102.C6     net (fanout=23)       0.387   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X75Y102.C      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o5104131
    SLICE_X75Y101.B4     net (fanout=17)       0.557   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o510413
    SLICE_X75Y101.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A5     net (fanout=1)        0.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X75Y101.C2     net (fanout=17)       0.505   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X75Y101.C      Tilo                  0.259   control_reg<11>
                                                       mux2245510
    SLICE_X70Y97.B4      net (fanout=1)        0.702   mux224558
    SLICE_X70Y97.B       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245512
    SLICE_X70Y97.A5      net (fanout=1)        0.169   mux2245510
    SLICE_X70Y97.A       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245513
    SLICE_X70Y97.D3      net (fanout=1)        0.277   mux2245511
    SLICE_X70Y97.D       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245514
    SLICE_X70Y97.C6      net (fanout=1)        0.118   mux2245512
    SLICE_X70Y97.C       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245515
    SLICE_X66Y97.B6      net (fanout=1)        0.739   mux2245513
    SLICE_X66Y97.CLK     Tas                   0.341   dout<11>
                                                       mux2245516
                                                       dout_10
    -------------------------------------------------  ---------------------------
    Total                                     13.064ns (4.524ns logic, 8.540ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          dout_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.045ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.247 - 0.260)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y97.CMUX    Tshcko                0.461   mb_system_i/axi4lite_0_M_WSTRB<13>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A3      net (fanout=48)       1.040   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X62Y92.A       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_reg<19>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X63Y93.B6      net (fanout=2)        0.287   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X63Y93.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X64Y97.C3      net (fanout=1)        0.744   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X64Y97.C       Tilo                  0.204   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X69Y97.C5      net (fanout=6)        0.636   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X69Y97.C       Tilo                  0.259   Buf_SigProcs_inst/ChD_Power_reg<15>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X71Y99.C2      net (fanout=4)        0.819   MB2FPGA_bus_WE<1>
    SLICE_X71Y99.CMUX    Tilo                  0.313   mux2245309
                                                       _n0874_inv31
    SLICE_X75Y102.B3     net (fanout=28)       0.833   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X75Y102.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X75Y102.D2     net (fanout=8)        0.467   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y102.DMUX   Tilo                  0.313   MB2FPGA_bus_Addr[31]_GND_1_o_AND_456_o2
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X73Y102.D5     net (fanout=23)       0.514   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X73Y102.D      Tilo                  0.259   BPM_Dia<0>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X75Y101.B3     net (fanout=18)       0.538   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o
    SLICE_X75Y101.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A5     net (fanout=1)        0.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X75Y101.A      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X75Y101.C2     net (fanout=17)       0.505   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X75Y101.C      Tilo                  0.259   control_reg<11>
                                                       mux2245510
    SLICE_X70Y97.B4      net (fanout=1)        0.702   mux224558
    SLICE_X70Y97.B       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245512
    SLICE_X70Y97.A5      net (fanout=1)        0.169   mux2245510
    SLICE_X70Y97.A       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245513
    SLICE_X70Y97.D3      net (fanout=1)        0.277   mux2245511
    SLICE_X70Y97.D       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245514
    SLICE_X70Y97.C6      net (fanout=1)        0.118   mux2245512
    SLICE_X70Y97.C       Tilo                  0.205   AFE_Control_Reg<0>
                                                       mux2245515
    SLICE_X66Y97.B6      net (fanout=1)        0.739   mux2245513
    SLICE_X66Y97.CLK     Tas                   0.341   dout<11>
                                                       mux2245516
                                                       dout_10
    -------------------------------------------------  ---------------------------
    Total                                     13.045ns (4.470ns logic, 8.575ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I (SLICE_X64Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I (FF)
  Destination:          mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I to mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.198   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
    SLICE_X64Y64.CE      net (fanout=4)        0.166   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
    SLICE_X64Y64.CLK     Tckce       (-Th)     0.108   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr<3>
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.256ns (0.090ns logic, 0.166ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I (SLICE_X64Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I (FF)
  Destination:          mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I to mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.198   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
    SLICE_X64Y64.CE      net (fanout=4)        0.166   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
    SLICE_X64Y64.CLK     Tckce       (-Th)     0.104   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr<3>
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.094ns logic, 0.166ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I (SLICE_X64Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I (FF)
  Destination:          mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I to mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.198   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
    SLICE_X64Y64.CE      net (fanout=4)        0.166   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
    SLICE_X64Y64.CLK     Tckce       (-Th)     0.102   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr<3>
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.096ns logic, 0.166ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X2Y52.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X2Y52.CLKB
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X2Y58.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP    
     "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y3.PLLCLK0
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP 
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE     
    0.833333333 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y3.PLLCLK1
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_180_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 10375892406070671000000000000000000000000000000000 paths analyzed, 31780 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  83.382ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30 (SLICE_X69Y41.B2), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      83.147ns (Levels of Logic = 198)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.D4      net (fanout=28)       1.325   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.D4      net (fanout=28)       1.304   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X64Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X64Y44.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X69Y41.B2      net (fanout=1)        1.286   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
    SLICE_X69Y41.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     83.147ns (28.273ns logic, 54.874ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      83.142ns (Levels of Logic = 198)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.D4      net (fanout=28)       1.325   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.AX      net (fanout=28)       1.300   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X64Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X64Y44.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X69Y41.B2      net (fanout=1)        1.286   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
    SLICE_X69Y41.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     83.142ns (28.272ns logic, 54.870ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      83.142ns (Levels of Logic = 198)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.AX      net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.D4      net (fanout=28)       1.304   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X64Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X64Y44.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X69Y41.B2      net (fanout=1)        1.286   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
    SLICE_X69Y41.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     83.142ns (28.272ns logic, 54.870ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27 (SLICE_X69Y41.A3), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.872ns (Levels of Logic = 197)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.D4      net (fanout=28)       1.325   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.D4      net (fanout=28)       1.304   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X69Y41.A3      net (fanout=1)        1.144   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000040
    SLICE_X69Y41.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000827
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27
    -------------------------------------------------  ---------------------------
    Total                                     82.872ns (28.143ns logic, 54.729ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.867ns (Levels of Logic = 197)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.D4      net (fanout=28)       1.325   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.AX      net (fanout=28)       1.300   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X69Y41.A3      net (fanout=1)        1.144   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000040
    SLICE_X69Y41.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000827
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27
    -------------------------------------------------  ---------------------------
    Total                                     82.867ns (28.142ns logic, 54.725ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.867ns (Levels of Logic = 197)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.AX      net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.D4      net (fanout=28)       1.304   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X69Y41.A3      net (fanout=1)        1.144   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000040
    SLICE_X69Y41.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000827
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_27
    -------------------------------------------------  ---------------------------
    Total                                     82.867ns (28.142ns logic, 54.725ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29 (SLICE_X69Y41.B1), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.792ns (Levels of Logic = 198)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.D4      net (fanout=28)       1.325   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.D4      net (fanout=28)       1.304   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X64Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X64Y44.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X69Y41.B1      net (fanout=1)        0.995   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003e
    SLICE_X69Y41.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     82.792ns (28.209ns logic, 54.583ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.787ns (Levels of Logic = 198)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.D4      net (fanout=28)       1.325   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.AX      net (fanout=28)       1.300   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X64Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X64Y44.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X69Y41.B1      net (fanout=1)        0.995   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003e
    SLICE_X69Y41.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     82.787ns (28.208ns logic, 54.579ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.787ns (Levels of Logic = 198)
  Clock Path Skew:      -0.100ns (0.608 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X84Y58.D2      net (fanout=69)       2.745   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X84Y58.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X84Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X84Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X84Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X84Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X84Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X84Y61.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X84Y55.A2      net (fanout=4)        1.049   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X84Y55.BMUX    Topab                 0.497   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X77Y49.C2      net (fanout=41)       1.481   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X77Y49.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000078
    SLICE_X81Y53.C3      net (fanout=10)       0.935   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000016
    SLICE_X81Y53.C       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000082
    SLICE_X81Y53.D4      net (fanout=1)        0.402   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000092
    SLICE_X81Y53.D       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000b4
    SLICE_X76Y48.C1      net (fanout=2)        1.098   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000002
    SLICE_X76Y48.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X76Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
    SLICE_X76Y49.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000044
    SLICE_X77Y48.B4      net (fanout=1)        0.516   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002e
    SLICE_X77Y48.BMUX    Tilo                  0.313   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009c
    SLICE_X52Y23.B1      net (fanout=27)       5.445   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<21>
    SLICE_X52Y23.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007eb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X52Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X52Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X54Y18.A2      net (fanout=54)       1.496   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X54Y18.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007bd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X54Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X54Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X54Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X54Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X54Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X54Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X54Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X54Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X54Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X54Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X54Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X56Y18.D4      net (fanout=27)       1.357   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X56Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X56Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X56Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X56Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X56Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X56Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X56Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X56Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X56Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X56Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X56Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X56Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X58Y18.AX      net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X58Y18.COUT    Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X58Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X58Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X58Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X58Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X58Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X58Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X58Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X58Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X58Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X58Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X58Y24.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X60Y18.D4      net (fanout=28)       1.363   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X60Y18.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X60Y19.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X60Y19.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X60Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X60Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X60Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X60Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X60Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X60Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X60Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X60Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X60Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X60Y24.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X64Y19.B3      net (fanout=28)       1.303   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X64Y19.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X64Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X64Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X64Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X64Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X64Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X64Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X64Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X64Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X64Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X64Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X64Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X64Y25.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X62Y20.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X62Y20.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X62Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X62Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X62Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X62Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X62Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X62Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X62Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X62Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X62Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X62Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X62Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X62Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X68Y21.B2      net (fanout=28)       2.175   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X68Y21.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X68Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X68Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X68Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X68Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X68Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X68Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X68Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X68Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X68Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X68Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X68Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X68Y27.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X70Y22.B2      net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X70Y22.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X70Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X70Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X70Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X70Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X70Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X70Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X70Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X70Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X70Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X70Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X70Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X70Y28.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X72Y24.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X72Y24.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X72Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X72Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X72Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X72Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X72Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X72Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X72Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X72Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X72Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X72Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X72Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X72Y30.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X74Y25.D2      net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X74Y25.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006df
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X74Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X74Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X74Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X74Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X74Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X74Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X74Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X74Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X74Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X74Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X74Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X74Y31.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X76Y26.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X76Y26.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X76Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X76Y27.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X76Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X76Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X76Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X76Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X76Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X76Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X76Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X76Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X76Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X76Y32.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y28.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y28.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X80Y29.A4      net (fanout=28)       1.501   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X80Y29.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X80Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X80Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X80Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X80Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X80Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X80Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X80Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X80Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X80Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X80Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X80Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X80Y35.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X82Y31.B2      net (fanout=28)       1.329   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X82Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X82Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X82Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X82Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X82Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X82Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X82Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X82Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X82Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X82Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X82Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X82Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X82Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X84Y32.A5      net (fanout=28)       1.448   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X84Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X84Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X84Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X84Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X84Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X84Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X84Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X84Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X84Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X84Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X84Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X84Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X84Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X86Y32.D4      net (fanout=28)       1.304   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X86Y32.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X86Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X86Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X86Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X86Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X86Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X86Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X86Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X86Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X86Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X86Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X86Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X86Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X88Y35.B2      net (fanout=28)       1.477   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X88Y35.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X88Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X88Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X88Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X88Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X88Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X88Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X88Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X88Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X88Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X88Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChD_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X88Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X88Y41.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X90Y37.B2      net (fanout=28)       1.358   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X90Y37.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X90Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X90Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X90Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X90Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X90Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X90Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X90Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X90Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X90Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X90Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X90Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X90Y43.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X92Y39.D2      net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X92Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X92Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X92Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X92Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X92Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X92Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X92Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X92Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X92Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X92Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X92Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X92Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X92Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X94Y41.B2      net (fanout=28)       1.331   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X94Y41.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X94Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X94Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X94Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X94Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X94Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X94Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X94Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X94Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X94Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X94Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X94Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X94Y47.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y43.A2      net (fanout=28)       1.281   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y43.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y49.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X98Y45.A5      net (fanout=28)       1.418   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X98Y45.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X98Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X98Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X98Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X98Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X98Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X98Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X98Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X98Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X98Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X98Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X98Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X98Y51.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X94Y48.B2      net (fanout=28)       1.564   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X94Y48.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X94Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X94Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X94Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X94Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X94Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X94Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X94Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X94Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X94Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X94Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X94Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X94Y54.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X92Y48.A5      net (fanout=28)       1.372   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X92Y48.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X92Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X92Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X92Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X92Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X92Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X92Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X92Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X92Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X92Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X92Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X92Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X92Y54.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X90Y50.A4      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X90Y50.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000565
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X90Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X90Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X90Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X90Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X90Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X90Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X90Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X90Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X90Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X90Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X90Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X90Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X64Y36.C5      net (fanout=1)        2.464   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X64Y36.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X64Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X64Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X64Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X64Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X64Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X64Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X64Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X64Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X64Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X64Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X64Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X64Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X64Y44.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X69Y41.B1      net (fanout=1)        0.995   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003e
    SLICE_X69Y41.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     82.787ns (28.208ns logic, 54.579ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X115Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y87.BQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X115Y86.SR     net (fanout=1)        0.115   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X115Y86.CLK    Tcksr       (-Th)     0.131   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.067ns logic, 0.115ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/sp_adr_3 (SLICE_X64Y140.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/sp_adr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      2.751ns (3.593 - 0.842)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/sp_adr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y128.CQ     Tcko                  0.368   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X64Y140.D5     net (fanout=6)        1.955   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X64Y140.DMUX   Tilo                  0.246   Buf_SigProcs_inst/Circular_Buffer/sp_adr<3>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n010942
    SLICE_X64Y140.C6     net (fanout=1)        0.290   Buf_SigProcs_inst/Circular_Buffer/Mmux__n010941
    SLICE_X64Y140.CLK    Tah         (-Th)    -0.241   Buf_SigProcs_inst/Circular_Buffer/sp_adr<3>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n010943
                                                       Buf_SigProcs_inst/Circular_Buffer/sp_adr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.855ns logic, 2.245ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X84Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_DQ.G_DW[0].U_DQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_DQ.G_DW[0].U_DQ to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y91.AQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_DQ.G_DW[0].U_DQ
    SLICE_X84Y91.DX      net (fanout=1)        0.222   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<0>
    SLICE_X84Y91.CLK     Tdh         (-Th)     0.100   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iDATA<4>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.098ns logic, 0.222ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y60.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y56.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y58.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP 
"ADC_des_inst_iob_clk_x1GCLK"         TS_DCLK_N * 4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP "ADC_des_inst_iob_clk_x1GCLK"
        TS_DCLK_N * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y68.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y70.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y74.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP         
"ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;

 20325 paths analyzed, 11446 endpoints analyzed, 17 failing endpoints
 17 timing errors detected. (17 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.348ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_0 (SLICE_X92Y151.CE), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.124ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.B4     net (fanout=6)        2.870   Aout_deser<11>
    SLICE_X98Y185.CMUX   Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (2.723ns logic, 6.401ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.123ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.A3     net (fanout=6)        2.844   Aout_deser<8>
    SLICE_X98Y185.CMUX   Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi4
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.123ns (2.748ns logic, 6.375ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.119ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.B4     net (fanout=6)        2.870   Aout_deser<11>
    SLICE_X98Y185.CMUX   Topbc                 0.508   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.119ns (2.718ns logic, 6.401ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_3 (SLICE_X92Y151.CE), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.104ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.B4     net (fanout=6)        2.870   Aout_deser<11>
    SLICE_X98Y185.CMUX   Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_3
    -------------------------------------------------  ---------------------------
    Total                                      9.104ns (2.703ns logic, 6.401ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.103ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.A3     net (fanout=6)        2.844   Aout_deser<8>
    SLICE_X98Y185.CMUX   Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi4
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_3
    -------------------------------------------------  ---------------------------
    Total                                      9.103ns (2.728ns logic, 6.375ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.099ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.B4     net (fanout=6)        2.870   Aout_deser<11>
    SLICE_X98Y185.CMUX   Topbc                 0.508   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_3
    -------------------------------------------------  ---------------------------
    Total                                      9.099ns (2.698ns logic, 6.401ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_2 (SLICE_X92Y151.CE), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.103ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.B4     net (fanout=6)        2.870   Aout_deser<11>
    SLICE_X98Y185.CMUX   Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_2
    -------------------------------------------------  ---------------------------
    Total                                      9.103ns (2.702ns logic, 6.401ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.102ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.A3     net (fanout=6)        2.844   Aout_deser<8>
    SLICE_X98Y185.CMUX   Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi4
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_2
    -------------------------------------------------  ---------------------------
    Total                                      9.102ns (2.727ns logic, 6.375ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.098ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.604 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X98Y185.B4     net (fanout=6)        2.870   Aout_deser<11>
    SLICE_X98Y185.CMUX   Topbc                 0.508   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A6     net (fanout=1)        0.556   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X99Y179.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B5     net (fanout=1)        0.352   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X99Y178.B      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X99Y178.A5     net (fanout=1)        0.187   N51
    SLICE_X99Y178.A      Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_6_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.C5     net (fanout=2)        1.946   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X93Y153.CMUX   Tilo                  0.313   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X92Y151.CE     net (fanout=4)        0.490   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X92Y151.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_2
    -------------------------------------------------  ---------------------------
    Total                                      9.098ns (2.697ns logic, 6.401ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram62/D (SLICE_X100Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram62/D (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.517ns (Levels of Logic = 0)
  Clock Path Skew:      1.162ns (1.692 - 0.530)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_slv to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram62/D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y174.Q1    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_slv
    SLICE_X100Y174.DX    net (fanout=7)        1.303   Bout_deser<15>
    SLICE_X100Y174.CLK   Tdh         (-Th)     0.081   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N128
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram62/D
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.214ns logic, 1.303ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram33/A (SLICE_X94Y172.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram33/A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.689ns (Levels of Logic = 0)
  Clock Path Skew:      2.332ns (3.333 - 1.001)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram33/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q4    Tiscko_Q              0.739   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X94Y172.DX     net (fanout=6)        2.042   Bout_deser<8>
    SLICE_X94Y172.CLK    Tdh         (-Th)     0.092   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N70
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram33/A
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.647ns logic, 2.042ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram33/B (SLICE_X94Y172.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram33/B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.689ns (Levels of Logic = 0)
  Clock Path Skew:      2.332ns (3.333 - 1.001)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram33/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q4    Tiscko_Q              0.739   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X94Y172.DX     net (fanout=6)        2.042   Bout_deser<8>
    SLICE_X94Y172.CLK    Tdh         (-Th)     0.092   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N70
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram33/B
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.647ns logic, 2.042ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y68.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y70.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y74.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.081ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RX_ER (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RX_ER to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R4.I                 Tiopi                 0.887   Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER_IBUF
                                                       ProtoComp93.IMUX.4
    ILOGIC_X0Y109.D      net (fanout=1)        0.186   Ethernet_Lite_RX_ER_IBUF
    ILOGIC_X0Y109.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       ProtoComp417.D2OFFBYP_SRC
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp93.IMUX.14
    ILOGIC_X0Y109.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (ILOGIC_X0Y101.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<1> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<1> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.887   Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD_1_IBUF
                                                       ProtoComp93.IMUX.11
    ILOGIC_X0Y101.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_1_IBUF
    ILOGIC_X0Y101.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
                                                       ProtoComp417.D2OFFBYP_SRC.3
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp93.IMUX.14
    ILOGIC_X0Y101.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<3> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<3> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 0.887   Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD_3_IBUF
                                                       ProtoComp93.IMUX.13
    ILOGIC_X0Y103.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_3_IBUF
    ILOGIC_X0Y103.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       ProtoComp417.D2OFFBYP_SRC.5
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp93.IMUX.14
    ILOGIC_X0Y103.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (ILOGIC_X0Y98.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.392ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<0> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.740ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<0> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.126   Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD_0_IBUF
                                                       ProtoComp93.IMUX.10
    ILOGIC_X0Y98.D       net (fanout=1)        0.171   Ethernet_Lite_RXD_0_IBUF
    ILOGIC_X0Y98.CLK0    Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
                                                       ProtoComp417.D2OFFBYP_SRC.2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp93.IMUX.14
    ILOGIC_X0Y98.CLK0    net (fanout=16)       2.430   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.310ns logic, 2.430ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RX_DV (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RX_DV to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 1.126   Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV_IBUF
                                                       ProtoComp93.IMUX.5
    ILOGIC_X0Y106.D      net (fanout=1)        0.171   Ethernet_Lite_RX_DV_IBUF
    ILOGIC_X0Y106.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       ProtoComp417.D2OFFBYP_SRC.1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp93.IMUX.14
    ILOGIC_X0Y106.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (ILOGIC_X0Y100.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<2> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<2> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.126   Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD_2_IBUF
                                                       ProtoComp93.IMUX.12
    ILOGIC_X0Y100.D      net (fanout=1)        0.171   Ethernet_Lite_RXD_2_IBUF
    ILOGIC_X0Y100.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
                                                       ProtoComp417.D2OFFBYP_SRC.4
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp93.IMUX.14
    ILOGIC_X0Y100.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     14.800ns|            0|          189|            0|      1195147|
| TS_mb_system_i_clock_generator|     10.000ns|     14.800ns|          N/A|          189|            0|      1195147|            0|
| _0_clock_generator_0_SIG_PLL0_|             |             |             |             |             |             |             |
| CLKOUT2                       |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| PLL0_nobuf                    |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| 180PLL0_nobuf                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_N                      |      2.000ns|      0.925ns|      0.781ns|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_n    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_p    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_P                      |      2.000ns|      0.925ns|      2.337ns|            0|           17|            0|        20325|
| TS_ADC_des_inst_iob_dclk_n_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      9.348ns|          N/A|           17|            0|        20325|            0|
| _0                            |             |             |             |             |             |             |             |
| TS_ADC_des_inst_iob_dclk_p_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Ethernet_Lite_RX_CLK
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                                         | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                        | Phase  |
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
Ethernet_Lite_RXD<0>|    0.050(R)|      FAST  |    1.442(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<1>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<2>|    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<3>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_DV |    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_ER |    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+

Clock Ethernet_Lite_TX_CLK to Pad
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                    | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                   | Phase  |
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
Ethernet_Lite_TXD<0>|         7.058(F)|      SLOW  |         3.971(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<1>|         7.221(F)|      SLOW  |         4.070(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<2>|         7.014(F)|      SLOW  |         4.020(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<3>|         7.014(F)|      SLOW  |         4.020(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TX_EN |         7.348(F)|      SLOW  |         4.221(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+

Clock to Setup on destination clock CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |   14.800|         |         |         |
Ethernet_Lite_RX_CLK|         |    2.722|         |         |
Ethernet_Lite_TX_CLK|    4.536|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   83.382|         |         |         |
DCLK_N         |    7.889|         |         |         |
DCLK_P         |    7.889|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   17.296|         |         |         |
DCLK_N         |    9.348|         |         |         |
DCLK_P         |    9.348|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   17.296|         |         |         |
DCLK_N         |    9.348|         |         |         |
DCLK_P         |    9.348|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |   11.765|         |    6.316|         |
Ethernet_Lite_RX_CLK|         |         |    4.135|    2.661|
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    5.798|         |    9.857|         |
Ethernet_Lite_TX_CLK|    4.881|         |    6.017|         |
--------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 206  Score: 225028  (Setup/Max: 225028, Hold: 0)

Constraints cover 10375892406070671000000000000000000000000000000000 paths, 2 nets, and 109800 connections

Design statistics:
   Minimum period:  83.382ns{1}   (Maximum frequency:  11.993MHz)
   Maximum path delay from/to any node:   5.719ns
   Maximum net skew:   2.317ns
   Minimum input required time before clock:   0.081ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 24 01:15:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 610 MB



