<html>
<body>
<h1>Index</h1>
<ul>
  <li><a href="#A2W">A2W</a></li>
  <li><a href="#APERF0">APERF0</a></li>
  <li><a href="#APERF1">APERF1</a></li>
  <li><a href="#APHY_CSR">APHY_CSR</a></li>
  <li><a href="#ASB">ASB</a></li>
  <li><a href="#AVE_IN">AVE_IN</a></li>
  <li><a href="#AVE_OUT">AVE_OUT</a></li>
  <li><a href="#CAM0">CAM0</a></li>
  <li><a href="#CAM1">CAM1</a></li>
  <li><a href="#CCP2TX">CCP2TX</a></li>
  <li><a href="#CM">CM</a></li>
  <li><a href="#CMI">CMI</a></li>
  <li><a href="#CPG">CPG</a></li>
  <li><a href="#DMA">DMA</a></li>
  <li><a href="#DMA0">DMA0</a></li>
  <li><a href="#DMA1">DMA1</a></li>
  <li><a href="#DMA10">DMA10</a></li>
  <li><a href="#DMA11">DMA11</a></li>
  <li><a href="#DMA12">DMA12</a></li>
  <li><a href="#DMA13">DMA13</a></li>
  <li><a href="#DMA14">DMA14</a></li>
  <li><a href="#DMA15">DMA15</a></li>
  <li><a href="#DMA2">DMA2</a></li>
  <li><a href="#DMA3">DMA3</a></li>
  <li><a href="#DMA4">DMA4</a></li>
  <li><a href="#DMA5">DMA5</a></li>
  <li><a href="#DMA6">DMA6</a></li>
  <li><a href="#DMA7">DMA7</a></li>
  <li><a href="#DMA8">DMA8</a></li>
  <li><a href="#DMA9">DMA9</a></li>
  <li><a href="#DPHY_CSR">DPHY_CSR</a></li>
  <li><a href="#DPI">DPI</a></li>
  <li><a href="#DSI0">DSI0</a></li>
  <li><a href="#DSI1">DSI1</a></li>
  <li><a href="#EMMC">EMMC</a></li>
  <li><a href="#FPGA">FPGA</a></li>
  <li><a href="#FPGA_MB">FPGA_MB</a></li>
  <li><a href="#GP">GP</a></li>
  <li><a href="#H264">H264</a></li>
  <li><a href="#HD">HD</a></li>
  <li><a href="#HDCP">HDCP</a></li>
  <li><a href="#HDMI">HDMI</a></li>
  <li><a href="#I2C0">I2C0</a></li>
  <li><a href="#I2C1">I2C1</a></li>
  <li><a href="#I2C2">I2C2</a></li>
  <li><a href="#I2C_SPI_SLV">I2C_SPI_SLV</a></li>
  <li><a href="#IC0">IC0</a></li>
  <li><a href="#IC1">IC1</a></li>
  <li><a href="#ISP">ISP</a></li>
  <li><a href="#JP">JP</a></li>
  <li><a href="#L1">L1</a></li>
  <li><a href="#L2">L2</a></li>
  <li><a href="#MPHI">MPHI</a></li>
  <li><a href="#MS">MS</a></li>
  <li><a href="#NU">NU</a></li>
  <li><a href="#OTP">OTP</a></li>
  <li><a href="#PCM">PCM</a></li>
  <li><a href="#PIARBCTL">PIARBCTL</a></li>
  <li><a href="#PIXELVALVE0">PIXELVALVE0</a></li>
  <li><a href="#PIXELVALVE1">PIXELVALVE1</a></li>
  <li><a href="#PIXELVALVE2">PIXELVALVE2</a></li>
  <li><a href="#PM">PM</a></li>
  <li><a href="#PRM">PRM</a></li>
  <li><a href="#PWM">PWM</a></li>
  <li><a href="#RNG">RNG</a></li>
  <li><a href="#SCALER">SCALER</a></li>
  <li><a href="#SD">SD</a></li>
  <li><a href="#SH">SH</a></li>
  <li><a href="#SLIM">SLIM</a></li>
  <li><a href="#SMI">SMI</a></li>
  <li><a href="#SPI">SPI</a></li>
  <li><a href="#ST">ST</a></li>
  <li><a href="#SYSAC">SYSAC</a></li>
  <li><a href="#TB">TB</a></li>
  <li><a href="#TE">TE</a></li>
  <li><a href="#TS">TS</a></li>
  <li><a href="#TXP">TXP</a></li>
  <li><a href="#USB">USB</a></li>
  <li><a href="#V3D">V3D</a></li>
  <li><a href="#VEC">VEC</a></li>
  <li><a href="#VPU_ARB_CTRL">VPU_ARB_CTRL</a></li>
</ul>
<hr/>
<h1><a name="A2W">A2W</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>PLLH_ANA0R</td>
    <td>0x7e102870</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLB0</td>
    <td>0x7e1020b0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLB2R</td>
    <td>0x7e1028b8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA_SSCSR</td>
    <td>0x7e1029f0</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>SMPS_L_MULTI</td>
    <td>0x7e102fd0</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>XOSC_BIASR</td>
    <td>0x7e102b90</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLC_DIG0R</td>
    <td>0x7e102820</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_DIG2R</td>
    <td>0x7e102828</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_DIG3</td>
    <td>0x7e1020ec</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_ANA_VCO">PLLH_ANA_VCO</a></td>
    <td>0x7e102670</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_VCO">PLLB_ANA_VCO</a></td>
    <td>0x7e1026f0</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_CORE">PLLD_CORE</a></td>
    <td>0x7e102440</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_PER">PLLD_PER</a></td>
    <td>0x7e102540</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLD_ANA_MULTI</td>
    <td>0x7e102f50</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PLLA_DIG2R</td>
    <td>0x7e102808</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_CTRLR</td>
    <td>0x7e1029e0</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_FRAC">PLLC_FRAC</a></td>
    <td>0x7e102220</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>HDMI_CTL_MULTI</td>
    <td>0x7e102f80</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PLLD_CORER</td>
    <td>0x7e102c40</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLA_ANA1</td>
    <td>0x7e102014</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_DIG1</td>
    <td>0x7e102064</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA_MULTI</td>
    <td>0x7e102ff0</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PLLC_ANA1</td>
    <td>0x7e102034</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_MULTI</td>
    <td>0x7e102fe0</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PLLH_ANA_MULTI</td>
    <td>0x7e102f70</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_DSI0">PLLA_DSI0</a></td>
    <td>0x7e102300</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_ANA_SCTL">PLLH_ANA_SCTL</a></td>
    <td>0x7e102570</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLC_CORE1R</td>
    <td>0x7e102c20</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLH_DIG0R</td>
    <td>0x7e102860</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_SSCS">PLLB_ANA_SSCS</a></td>
    <td>0x7e1021f0</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLD_ANA1</td>
    <td>0x7e102054</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA2R</td>
    <td>0x7e102858</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLC2R</td>
    <td>0x7e1028c8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA1R</td>
    <td>0x7e102854</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLC2</td>
    <td>0x7e1020c8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_ANA_STAT">PLLH_ANA_STAT</a></td>
    <td>0x7e102660</td>
    <td>RW</td>
    <td>21</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_A_VOLTS">SMPS_A_VOLTS</a></td>
    <td>0x7e1022a0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLD_DIG0</td>
    <td>0x7e102040</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_DIG1R</td>
    <td>0x7e102804</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_ANA_SCTLR</td>
    <td>0x7e102d70</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>SMPS_C_MULTI</td>
    <td>0x7e102fc0</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HDMI_CTL1</td>
    <td>0x7e102084</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_DSI1R</td>
    <td>0x7e102e40</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLC_CORE0R</td>
    <td>0x7e102e20</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMPS_LDO0R</td>
    <td>0x7e1028d0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_B_MULTI</td>
    <td>0x7e102fb0</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PLLB_DIG1R</td>
    <td>0x7e1028e4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA3R</td>
    <td>0x7e10285c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA_VCOR</td>
    <td>0x7e102ef0</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_STAT">PLLC_ANA_STAT</a></td>
    <td>0x7e102430</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PLLA_CCP2R</td>
    <td>0x7e102e00</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMPS_CTLA1R</td>
    <td>0x7e1028a4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SCV">SMPS_L_SCV</a></td>
    <td>0x7e1023d0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#A2W_HDMI_CTL_RCAL">HDMI_CTL_RCAL</a></td>
    <td>0x7e102180</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLA_ANA_VCOR</td>
    <td>0x7e102e10</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PLLA_PERR</td>
    <td>0x7e102d00</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLC_ANA_SSCL</td>
    <td>0x7e102230</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>HDMI_CTL3R</td>
    <td>0x7e10288c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_CORER</td>
    <td>0x7e102c00</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLD_DIG3</td>
    <td>0x7e10204c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SCA">SMPS_L_SCA</a></td>
    <td>0x7e1024d0</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PLLH_ANA0</td>
    <td>0x7e102070</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_DIG2</td>
    <td>0x7e102028</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA2</td>
    <td>0x7e1020f8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_SP2">PLLB_SP2</a></td>
    <td>0x7e1026e0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMPS_CTLC0</td>
    <td>0x7e1020c0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>HDMI_CTL2</td>
    <td>0x7e102088</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA_STATR</td>
    <td>0x7e102cf0</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PLLC_ANA_SCTLR</td>
    <td>0x7e102d30</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>XOSC_CPRR</td>
    <td>0x7e102a90</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>HDMI_CTL2R</td>
    <td>0x7e102888</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_STAT">PLLB_ANA_STAT</a></td>
    <td>0x7e1024f0</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PLLB_ANA2R</td>
    <td>0x7e1028f8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA_STATR</td>
    <td>0x7e102c50</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PLLA_ANA0</td>
    <td>0x7e102010</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_KAIP">PLLA_ANA_KAIP</a></td>
    <td>0x7e102310</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PLLC_ANA0</td>
    <td>0x7e102030</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLA1</td>
    <td>0x7e1020a4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_DIG0R</td>
    <td>0x7e102840</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_CTRL">PLLA_CTRL</a></td>
    <td>0x7e102100</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PLLA_MULTI</td>
    <td>0x7e102f00</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SMPS_CTLC3R</td>
    <td>0x7e1028cc</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA0R</td>
    <td>0x7e102850</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA_SSCL</td>
    <td>0x7e102250</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>PLLC_ANA_SSCSR</td>
    <td>0x7e102930</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLB_DIG2R</td>
    <td>0x7e1028e8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_ANA1R</td>
    <td>0x7e102874</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLB0R</td>
    <td>0x7e1028b0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_A_GAIN">SMPS_A_GAIN</a></td>
    <td>0x7e1023a0</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PLLH_RCALR</td>
    <td>0x7e102c60</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_PER">PLLC_PER</a></td>
    <td>0x7e102520</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLH_ANA3</td>
    <td>0x7e10207c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_CCP2">PLLA_CCP2</a></td>
    <td>0x7e102600</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>HDMI_CTL_RCALR</td>
    <td>0x7e102980</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLA_ANA2R</td>
    <td>0x7e102818</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_CTRLR</td>
    <td>0x7e102900</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PLLC_ANA3</td>
    <td>0x7e10203c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_FRACR</td>
    <td>0x7e102a00</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td><a href="#A2W_HDMI_CTL_HFEN">HDMI_CTL_HFEN</a></td>
    <td>0x7e102280</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_CTRL">PLLB_CTRL</a></td>
    <td>0x7e1021e0</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PLLD_ANA_VCOR</td>
    <td>0x7e102e50</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_C_CTL">SMPS_C_CTL</a></td>
    <td>0x7e1022c0</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_SCTL">PLLD_ANA_SCTL</a></td>
    <td>0x7e102550</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_VCO">PLLD_ANA_VCO</a></td>
    <td>0x7e102650</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PLLD_DIG2R</td>
    <td>0x7e102848</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA_SSCLR</td>
    <td>0x7e102af0</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLD_DIG3R</td>
    <td>0x7e10284c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_ANA1R</td>
    <td>0x7e102814</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_ANA2R</td>
    <td>0x7e102878</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_DIG3R</td>
    <td>0x7e1028ec</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_DIG0</td>
    <td>0x7e102000</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA0</td>
    <td>0x7e1020f0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_DIG2</td>
    <td>0x7e102068</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_DIG1</td>
    <td>0x7e102024</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_KAIP">PLLC_ANA_KAIP</a></td>
    <td>0x7e102330</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PLLC_ANA1R</td>
    <td>0x7e102834</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_L_SCVR</td>
    <td>0x7e102bd0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>HDMI_CTL_HFENR</td>
    <td>0x7e102a80</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PLLB_SP1R</td>
    <td>0x7e102de0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLB_DIG2</td>
    <td>0x7e1020e8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_C_CLK">SMPS_C_CLK</a></td>
    <td>0x7e1021c0</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>PLLC_DIG3R</td>
    <td>0x7e10282c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA1R</td>
    <td>0x7e1028f4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLC1R</td>
    <td>0x7e1028c4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_DIG2R</td>
    <td>0x7e102868</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_DIG2</td>
    <td>0x7e102048</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_FRACR</td>
    <td>0x7e102a20</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>XOSC_MULTI</td>
    <td>0x7e102f90</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PLLC_CTRLR</td>
    <td>0x7e102920</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>SMPS_L_SIAR</td>
    <td>0x7e102ed0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLA_ANA_SSCLR</td>
    <td>0x7e102a10</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLH_PIXR</td>
    <td>0x7e102d60</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLH_CTRLR</td>
    <td>0x7e102960</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PLLB_SP0R</td>
    <td>0x7e102ce0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLA_ANA_SSCSR</td>
    <td>0x7e102910</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLA_DIG1</td>
    <td>0x7e102004</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLA2</td>
    <td>0x7e1020a8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_SSCL">PLLA_ANA_SSCL</a></td>
    <td>0x7e102210</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>PLLC_MULTI</td>
    <td>0x7e102f20</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PLLC_ANA_VCOR</td>
    <td>0x7e102e30</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_CORE2">PLLC_CORE2</a></td>
    <td>0x7e102320</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLA_DIG3R</td>
    <td>0x7e10280c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA0</td>
    <td>0x7e102050</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_ANA3</td>
    <td>0x7e10201c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_SP0">PLLB_SP0</a></td>
    <td>0x7e1024e0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#A2W_XOSC_CTRL">XOSC_CTRL</a></td>
    <td>0x7e102190</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_SSCL">PLLB_ANA_SSCL</a></td>
    <td>0x7e1022f0</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>PLLA_ANA3R</td>
    <td>0x7e10281c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA0R</td>
    <td>0x7e1028f0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_DIG1R</td>
    <td>0x7e102844</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA_SSCSR</td>
    <td>0x7e102950</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLD_ANA3</td>
    <td>0x7e10205c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>HDMI_CTL3</td>
    <td>0x7e10208c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SPV">SMPS_L_SPV</a></td>
    <td>0x7e1021d0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLB_SP2R</td>
    <td>0x7e102ee0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMPS_L_SPAR</td>
    <td>0x7e102ad0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLH_ANA_KAIPR</td>
    <td>0x7e102b70</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_FRAC">PLLB_FRAC</a></td>
    <td>0x7e1022e0</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>PLLH_FRACR</td>
    <td>0x7e102a60</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>PLLH_ANA2</td>
    <td>0x7e102078</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_DSI1">PLLD_DSI1</a></td>
    <td>0x7e102640</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLC_ANA_KAIPR</td>
    <td>0x7e102b30</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SPA">SMPS_L_SPA</a></td>
    <td>0x7e1022d0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLB_DIG0R</td>
    <td>0x7e1028e0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>XOSC_PWRR</td>
    <td>0x7e102c90</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PLLD_ANA_SCTLR</td>
    <td>0x7e102d50</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLH_DIG1R</td>
    <td>0x7e102864</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_CORE0">PLLC_CORE0</a></td>
    <td>0x7e102620</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMPS_CTLC1</td>
    <td>0x7e1020c4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_ANA_MULTI</td>
    <td>0x7e102f10</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_KAIP">PLLB_ANA_KAIP</a></td>
    <td>0x7e1023f0</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_KAIP">PLLD_ANA_KAIP</a></td>
    <td>0x7e102350</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_SSCS">PLLC_ANA_SSCS</a></td>
    <td>0x7e102130</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_PIX">PLLH_PIX</a></td>
    <td>0x7e102560</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLC_ANA2</td>
    <td>0x7e102038</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_CTRL">PLLC_CTRL</a></td>
    <td>0x7e102120</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>SMPS_CTLB1R</td>
    <td>0x7e1028b4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_L_SIVR</td>
    <td>0x7e102dd0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLC_CORE2R</td>
    <td>0x7e102b20</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLA_DSI0R</td>
    <td>0x7e102b00</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLH_DIG3</td>
    <td>0x7e10206c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_ANA_STATR</td>
    <td>0x7e102c10</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>SMPS_C_CLKR</td>
    <td>0x7e1029c0</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_ANA_KAIP">PLLH_ANA_KAIP</a></td>
    <td>0x7e102370</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_CORE1">PLLC_CORE1</a></td>
    <td>0x7e102420</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMPS_CTLA2R</td>
    <td>0x7e1028a8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_PERR</td>
    <td>0x7e102d40</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLD_DSI0R</td>
    <td>0x7e102b40</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_RCAL">PLLH_RCAL</a></td>
    <td>0x7e102460</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_SCTL">PLLA_ANA_SCTL</a></td>
    <td>0x7e102510</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>SMPS_L_SPVR</td>
    <td>0x7e1029d0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>SMPS_A_GAINR</td>
    <td>0x7e102ba0</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td><a href="#A2W_XOSC_PWR">XOSC_PWR</a></td>
    <td>0x7e102490</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SMPS_LDO1R</td>
    <td>0x7e1028d4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_ANA3R</td>
    <td>0x7e10283c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>XOSC1R</td>
    <td>0x7e102894</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_FRAC">PLLA_FRAC</a></td>
    <td>0x7e102200</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>XOSC0R</td>
    <td>0x7e102890</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLB1</td>
    <td>0x7e1020b4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SIA">SMPS_L_SIA</a></td>
    <td>0x7e1026d0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLD_ANA_SSCLR</td>
    <td>0x7e102a50</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_SCTL">PLLB_ANA_SCTL</a></td>
    <td>0x7e1025f0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_VCO">PLLA_ANA_VCO</a></td>
    <td>0x7e102610</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_DSI0">PLLD_DSI0</a></td>
    <td>0x7e102340</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#A2W_XOSC_CPR">XOSC_CPR</a></td>
    <td>0x7e102290</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLB_ANA1</td>
    <td>0x7e1020f4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_ANA0R</td>
    <td>0x7e102830</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_ANA_SSCLR</td>
    <td>0x7e102a30</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>XOSC_CTRLR</td>
    <td>0x7e102990</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SMPS_LDO0</td>
    <td>0x7e1020d0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_CTRL">PLLD_CTRL</a></td>
    <td>0x7e102140</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PLLA_DIG2</td>
    <td>0x7e102008</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_DIG1</td>
    <td>0x7e1020e4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_FRAC">PLLH_FRAC</a></td>
    <td>0x7e102260</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>SMPS_L_SCAR</td>
    <td>0x7e102cd0</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>HDMI_CTL1R</td>
    <td>0x7e102884</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_SSCS">PLLA_ANA_SSCS</a></td>
    <td>0x7e102110</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>SMPS_B_STATR</td>
    <td>0x7e1029b0</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td>PLLD_MULTI</td>
    <td>0x7e102f40</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>XOSC0</td>
    <td>0x7e102090</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_ANA_SCTLR</td>
    <td>0x7e102d10</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_SSCS">PLLD_ANA_SSCS</a></td>
    <td>0x7e102150</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLB_FRACR</td>
    <td>0x7e102ae0</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>SMPS_A_MULTI</td>
    <td>0x7e102fa0</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_A_MODE">SMPS_A_MODE</a></td>
    <td>0x7e1021a0</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PLLA_ANA_KAIPR</td>
    <td>0x7e102b10</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PLLD_ANA_KAIPR</td>
    <td>0x7e102b50</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_AUX">PLLH_AUX</a></td>
    <td>0x7e102360</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLA_ANA2</td>
    <td>0x7e102018</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_A_MODER</td>
    <td>0x7e1029a0</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PLLH_ANA_STATR</td>
    <td>0x7e102e60</td>
    <td>RW</td>
    <td>21</td>
  </tr>
  <tr>
    <td>PLLB_ANA3R</td>
    <td>0x7e1028fc</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_C_CTLR</td>
    <td>0x7e102ac0</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_SP1">PLLB_SP1</a></td>
    <td>0x7e1025e0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_STAT">PLLA_ANA_STAT</a></td>
    <td>0x7e102410</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_VCO">PLLC_ANA_VCO</a></td>
    <td>0x7e102630</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PLLA_ANA0R</td>
    <td>0x7e102810</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_SCTL">PLLC_ANA_SCTL</a></td>
    <td>0x7e102530</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLB_ANA3</td>
    <td>0x7e1020fc</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA_KAIPR</td>
    <td>0x7e102bf0</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PLLH_MULTI</td>
    <td>0x7e102f60</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SMPS_CTLC3</td>
    <td>0x7e1020cc</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_DIG1R</td>
    <td>0x7e102824</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_FRAC">PLLD_FRAC</a></td>
    <td>0x7e102240</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>PLLD_DIG1</td>
    <td>0x7e102044</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_DIG3R</td>
    <td>0x7e10286c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_ANA2</td>
    <td>0x7e102058</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_DIG0</td>
    <td>0x7e102060</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_PERR</td>
    <td>0x7e102d20</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLC_DIG0</td>
    <td>0x7e102020</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ARMR</td>
    <td>0x7e102be0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLA_DIG0R</td>
    <td>0x7e102800</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLB_ANA_SCTLR</td>
    <td>0x7e102df0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_CORE">PLLA_CORE</a></td>
    <td>0x7e102400</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLC_ANA2R</td>
    <td>0x7e102838</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SIV">SMPS_L_SIV</a></td>
    <td>0x7e1025d0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_PER">PLLA_PER</a></td>
    <td>0x7e102500</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMPS_CTLA0R</td>
    <td>0x7e1028a0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_CTLB2</td>
    <td>0x7e1020b8</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_LDO1</td>
    <td>0x7e1020d4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>HDMI_CTL0R</td>
    <td>0x7e102880</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMPS_A_VOLTSR</td>
    <td>0x7e102aa0</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLC_ANA_MULTI</td>
    <td>0x7e102f30</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#A2W_XOSC_BIAS">XOSC_BIAS</a></td>
    <td>0x7e102390</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLB_DIG0</td>
    <td>0x7e1020e0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_STAT">PLLD_ANA_STAT</a></td>
    <td>0x7e102450</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>XOSC1</td>
    <td>0x7e102094</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_CTRL">PLLH_CTRL</a></td>
    <td>0x7e102160</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>HDMI_CTL0</td>
    <td>0x7e102080</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLH_AUXR</td>
    <td>0x7e102b60</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PLLH_ANA1</td>
    <td>0x7e102074</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLC_ANA_STATR</td>
    <td>0x7e102c30</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PLLH_ANA_VCOR</td>
    <td>0x7e102e70</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PLLH_ANA3R</td>
    <td>0x7e10287c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ARM">PLLB_ARM</a></td>
    <td>0x7e1023e0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMPS_CTLC0R</td>
    <td>0x7e1028c0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_B_STAT">SMPS_B_STAT</a></td>
    <td>0x7e1021b0</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td>PLLD_CTRLR</td>
    <td>0x7e102940</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>SMPS_CTLA0</td>
    <td>0x7e1020a0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLA_DIG3</td>
    <td>0x7e10200c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PLLD_FRACR</td>
    <td>0x7e102a40</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>PLLC_DIG3</td>
    <td>0x7e10202c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
</table>

<h2><a name="A2W_PLLH_ANA_VCO">Register:PLLH_ANA_VCO</h2><br/>
address: 0x7e102670</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RANGE</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_VCO">Register:PLLB_ANA_VCO</h2><br/>
address: 0x7e1026f0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RANGE</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_CORE">Register:PLLD_CORE</h2><br/>
address: 0x7e102440</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_PER">Register:PLLD_PER</h2><br/>
address: 0x7e102540</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_FRAC">Register:PLLC_FRAC</h2><br/>
address: 0x7e102220</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>0</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_DSI0">Register:PLLA_DSI0</h2><br/>
address: 0x7e102300</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_ANA_SCTL">Register:PLLH_ANA_SCTL</h2><br/>
address: 0x7e102570</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SEL</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>UPDATE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_SSCS">Register:PLLB_ANA_SSCS</h2><br/>
address: 0x7e1021f0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STEP</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>MODE</td>
    <td>16</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_ANA_STAT">Register:PLLH_ANA_STAT</h2><br/>
address: 0x7e102660</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>11</td>
  </tr>
  <tr>
    <td>RCALDONE</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>RCALCODE</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>CNTLENB</td>
    <td>20</td>
    <td>20</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_A_VOLTS">Register:SMPS_A_VOLTS</h2><br/>
address: 0x7e1022a0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>VOLTS</td>
    <td>0</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_STAT">Register:PLLC_ANA_STAT</h2><br/>
address: 0x7e102430</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SCV">Register:SMPS_L_SCV</h2><br/>
address: 0x7e1023d0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>VOLTS</td>
    <td>0</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_HDMI_CTL_RCAL">Register:HDMI_CTL_RCAL</h2><br/>
address: 0x7e102180</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SELAVG</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>SELDIV</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>MANR</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>MANREN</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>RSTB</td>
    <td>16</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SCA">Register:SMPS_L_SCA</h2><br/>
address: 0x7e1024d0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ANA</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_SP2">Register:PLLB_SP2</h2><br/>
address: 0x7e1026e0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_STAT">Register:PLLB_ANA_STAT</h2><br/>
address: 0x7e1024f0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_KAIP">Register:PLLA_ANA_KAIP</h2><br/>
address: 0x7e102310</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>KP</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>KI</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>KA</td>
    <td>8</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_CTRL">Register:PLLA_CTRL</h2><br/>
address: 0x7e102100</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NDIV</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>PDIV</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>PWRDN</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PRSTN</td>
    <td>17</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_A_GAIN">Register:SMPS_A_GAIN</h2><br/>
address: 0x7e1023a0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIGGAIN</td>
    <td>0</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_PER">Register:PLLC_PER</h2><br/>
address: 0x7e102520</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_CCP2">Register:PLLA_CCP2</h2><br/>
address: 0x7e102600</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_HDMI_CTL_HFEN">Register:HDMI_CTL_HFEN</h2><br/>
address: 0x7e102280</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HFEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_CTRL">Register:PLLB_CTRL</h2><br/>
address: 0x7e1021e0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NDIV</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>PDIV</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>PWRDN</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PRSTN</td>
    <td>17</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_C_CTL">Register:SMPS_C_CTL</h2><br/>
address: 0x7e1022c0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>UPEN</td>
    <td>1</td>
    <td>1</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_SCTL">Register:PLLD_ANA_SCTL</h2><br/>
address: 0x7e102550</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SEL</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>UPDATE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_VCO">Register:PLLD_ANA_VCO</h2><br/>
address: 0x7e102650</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RANGE</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_KAIP">Register:PLLC_ANA_KAIP</h2><br/>
address: 0x7e102330</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>KP</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>KI</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>KA</td>
    <td>8</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_C_CLK">Register:SMPS_C_CLK</h2><br/>
address: 0x7e1021c0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>OSCDIV</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>USEOSC</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TDEN</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_SSCL">Register:PLLA_ANA_SSCL</h2><br/>
address: 0x7e102210</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_CORE2">Register:PLLC_CORE2</h2><br/>
address: 0x7e102320</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_SP0">Register:PLLB_SP0</h2><br/>
address: 0x7e1024e0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_XOSC_CTRL">Register:XOSC_CTRL</h2><br/>
address: 0x7e102190</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PLLCEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HDMIEN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>USBEN</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>SMPSEN</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DDREN</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>PLLDEN</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLAEN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>PLLBEN</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PLLCOK</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>HDMIOK</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>USBOK</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>SMPSOK</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DDROK</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PLLDOK</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PLLAOK</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PLLBOK</td>
    <td>19</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_SSCL">Register:PLLB_ANA_SSCL</h2><br/>
address: 0x7e1022f0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SPV">Register:SMPS_L_SPV</h2><br/>
address: 0x7e1021d0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>VOLTS</td>
    <td>0</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_FRAC">Register:PLLB_FRAC</h2><br/>
address: 0x7e1022e0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>0</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_DSI1">Register:PLLD_DSI1</h2><br/>
address: 0x7e102640</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SPA">Register:SMPS_L_SPA</h2><br/>
address: 0x7e1022d0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ANA</td>
    <td>0</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_CORE0">Register:PLLC_CORE0</h2><br/>
address: 0x7e102620</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_KAIP">Register:PLLB_ANA_KAIP</h2><br/>
address: 0x7e1023f0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>KP</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>KI</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>KA</td>
    <td>8</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_KAIP">Register:PLLD_ANA_KAIP</h2><br/>
address: 0x7e102350</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>KP</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>KI</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>KA</td>
    <td>8</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_SSCS">Register:PLLC_ANA_SSCS</h2><br/>
address: 0x7e102130</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STEP</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>MODE</td>
    <td>16</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_PIX">Register:PLLH_PIX</h2><br/>
address: 0x7e102560</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_CTRL">Register:PLLC_CTRL</h2><br/>
address: 0x7e102120</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NDIV</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>PDIV</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>PWRDN</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PRSTN</td>
    <td>17</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_ANA_KAIP">Register:PLLH_ANA_KAIP</h2><br/>
address: 0x7e102370</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>KP</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>KI</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>KA</td>
    <td>8</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_CORE1">Register:PLLC_CORE1</h2><br/>
address: 0x7e102420</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_RCAL">Register:PLLH_RCAL</h2><br/>
address: 0x7e102460</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_SCTL">Register:PLLA_ANA_SCTL</h2><br/>
address: 0x7e102510</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SEL</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>UPDATE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_XOSC_PWR">Register:XOSC_PWR</h2><br/>
address: 0x7e102490</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BYPASS</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PWRDN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>RSTB</td>
    <td>2</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_FRAC">Register:PLLA_FRAC</h2><br/>
address: 0x7e102200</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>0</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SIA">Register:SMPS_L_SIA</h2><br/>
address: 0x7e1026d0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ANA</td>
    <td>0</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_SCTL">Register:PLLB_ANA_SCTL</h2><br/>
address: 0x7e1025f0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SEL</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>UPDATE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_VCO">Register:PLLA_ANA_VCO</h2><br/>
address: 0x7e102610</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RANGE</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_DSI0">Register:PLLD_DSI0</h2><br/>
address: 0x7e102340</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_XOSC_CPR">Register:XOSC_CPR</h2><br/>
address: 0x7e102290</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CPR1</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_CTRL">Register:PLLD_CTRL</h2><br/>
address: 0x7e102140</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NDIV</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>PDIV</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>PWRDN</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PRSTN</td>
    <td>17</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_FRAC">Register:PLLH_FRAC</h2><br/>
address: 0x7e102260</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>0</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_SSCS">Register:PLLA_ANA_SSCS</h2><br/>
address: 0x7e102110</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STEP</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>MODE</td>
    <td>16</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_SSCS">Register:PLLD_ANA_SSCS</h2><br/>
address: 0x7e102150</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STEP</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>MODE</td>
    <td>16</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_A_MODE">Register:SMPS_A_MODE</h2><br/>
address: 0x7e1021a0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BSTPWMB</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_AUX">Register:PLLH_AUX</h2><br/>
address: 0x7e102360</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_SP1">Register:PLLB_SP1</h2><br/>
address: 0x7e1025e0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_STAT">Register:PLLA_ANA_STAT</h2><br/>
address: 0x7e102410</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_VCO">Register:PLLC_ANA_VCO</h2><br/>
address: 0x7e102630</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RANGE</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_SCTL">Register:PLLC_ANA_SCTL</h2><br/>
address: 0x7e102530</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SEL</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>UPDATE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_FRAC">Register:PLLD_FRAC</h2><br/>
address: 0x7e102240</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>0</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_CORE">Register:PLLA_CORE</h2><br/>
address: 0x7e102400</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SIV">Register:SMPS_L_SIV</h2><br/>
address: 0x7e1025d0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>VOLTS</td>
    <td>0</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_PER">Register:PLLA_PER</h2><br/>
address: 0x7e102500</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_XOSC_BIAS">Register:XOSC_BIAS</h2><br/>
address: 0x7e102390</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BIAS</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>HIGHP</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_STAT">Register:PLLD_ANA_STAT</h2><br/>
address: 0x7e102450</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_CTRL">Register:PLLH_CTRL</h2><br/>
address: 0x7e102160</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NDIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PDIV</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>PWRDN</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PRSTN</td>
    <td>17</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ARM">Register:PLLB_ARM</h2><br/>
address: 0x7e1023e0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHENB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BYPEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_B_STAT">Register:SMPS_B_STAT</h2><br/>
address: 0x7e1021b0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>VOLTS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>BSTPWMB</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>POK</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<hr/>
<h1><a name="APERF0">APERF0</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>BW0_WTRANS</td>
    <td>0x7e009850</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_ATWAIT</td>
    <td>0x7e009888</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_RMAX</td>
    <td>0x7e0098e4</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW1_RTRANS</td>
    <td>0x7e00989c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#APERF0_BW1_CTRL">BW1_CTRL</a></td>
    <td>0x7e009880</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_RTRANS</td>
    <td>0x7e00985c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_WMAX</td>
    <td>0x7e0098d8</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td>BW1_WMAX</td>
    <td>0x7e009898</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#APERF0_GEN_CTRL">GEN_CTRL</a></td>
    <td>0x7e009800</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td>BW0_ATWAIT</td>
    <td>0x7e009848</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_RTWAIT</td>
    <td>0x7e0098e0</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_WTRANS</td>
    <td>0x7e0098d0</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_ATRANS</td>
    <td>0x7e0098c4</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_AMAX</td>
    <td>0x7e00984c</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW2_RTRANS</td>
    <td>0x7e0098dc</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_WMAX</td>
    <td>0x7e009858</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW0_WTWAIT</td>
    <td>0x7e009854</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#APERF0_BW0_CTRL">BW0_CTRL</a></td>
    <td>0x7e009840</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_RTWAIT</td>
    <td>0x7e0098a0</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_AMAX</td>
    <td>0x7e0098cc</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW0_ATRANS</td>
    <td>0x7e009844</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_ATRANS</td>
    <td>0x7e009884</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_RMAX</td>
    <td>0x7e0098a4</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW0_RTWAIT</td>
    <td>0x7e009860</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_WTWAIT</td>
    <td>0x7e009894</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_WTWAIT</td>
    <td>0x7e0098d4</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BW1_WTRANS</td>
    <td>0x7e009890</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_ATWAIT</td>
    <td>0x7e0098c8</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_RMAX</td>
    <td>0x7e009864</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW2_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BW1_AMAX</td>
    <td>0x7e00988c</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#APERF0_BW2_CTRL">BW2_CTRL</a></td>
    <td>0x7e0098c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
  </tr>
</table>

<h2><a name="APERF0_BW1_CTRL">Register:BW1_CTRL</h2><br/>
address: 0x7e009880</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BUS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ID</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>LATHALT</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ID_EN</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>EN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="APERF0_GEN_CTRL">Register:GEN_CTRL</h2><br/>
address: 0x7e009800</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>1</td>
    <td>1</td>
  </tr>
</table>
<h2><a name="APERF0_BW0_CTRL">Register:BW0_CTRL</h2><br/>
address: 0x7e009840</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BUS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ID</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>LATHALT</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ID_EN</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>EN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="APERF0_BW2_CTRL">Register:BW2_CTRL</h2><br/>
address: 0x7e0098c0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BUS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ID</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>LATHALT</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ID_EN</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>EN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="APERF1">APERF1</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>BW0_WTRANS</td>
    <td>0x7ee08050</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#APERF1_BW0_CTRL">BW0_CTRL</a></td>
    <td>0x7ee08040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#APERF1_BW2_CTRL">BW2_CTRL</a></td>
    <td>0x7ee080c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_RTWAIT</td>
    <td>0x7ee080a0</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_RMAX</td>
    <td>0x7ee080e4</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW1_AMAX</td>
    <td>0x7ee0808c</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW2_ATWAIT</td>
    <td>0x7ee080c8</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_ATRANS</td>
    <td>0x7ee08084</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_WTWAIT</td>
    <td>0x7ee08054</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_ATWAIT</td>
    <td>0x7ee08088</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_WTRANS</td>
    <td>0x7ee080d0</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_RTWAIT</td>
    <td>0x7ee080e0</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_AMAX</td>
    <td>0x7ee080cc</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW0_AMAX</td>
    <td>0x7ee0804c</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW0_RTRANS</td>
    <td>0x7ee0805c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_WTRANS</td>
    <td>0x7ee08090</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#APERF1_GEN_CTRL">GEN_CTRL</a></td>
    <td>0x7ee08000</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td>BW2_WMAX</td>
    <td>0x7ee080d8</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td>BW0_ATWAIT</td>
    <td>0x7ee08048</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_WTWAIT</td>
    <td>0x7ee08094</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_WTWAIT</td>
    <td>0x7ee080d4</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BW1_RMAX</td>
    <td>0x7ee080a4</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW2_RTRANS</td>
    <td>0x7ee080dc</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#APERF1_BW1_CTRL">BW1_CTRL</a></td>
    <td>0x7ee08080</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_RMAX</td>
    <td>0x7ee08064</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW0_ATRANS</td>
    <td>0x7ee08044</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW0_WMAX</td>
    <td>0x7ee08058</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td>BW1_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BW0_RTWAIT</td>
    <td>0x7ee08060</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_ATRANS</td>
    <td>0x7ee080c4</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW1_WMAX</td>
    <td>0x7ee08098</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td>BW1_RTRANS</td>
    <td>0x7ee0809c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BW2_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
  </tr>
</table>

<h2><a name="APERF1_BW0_CTRL">Register:BW0_CTRL</h2><br/>
address: 0x7ee08040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BUS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ID</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>LATHALT</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ID_EN</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>EN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="APERF1_BW2_CTRL">Register:BW2_CTRL</h2><br/>
address: 0x7ee080c0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BUS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ID</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>LATHALT</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ID_EN</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>EN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="APERF1_GEN_CTRL">Register:GEN_CTRL</h2><br/>
address: 0x7ee08000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>1</td>
    <td>1</td>
  </tr>
</table>
<h2><a name="APERF1_BW1_CTRL">Register:BW1_CTRL</h2><br/>
address: 0x7ee08080</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BUS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ID</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>LATHALT</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ID_EN</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>EN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="APHY_CSR">APHY_CSR</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DDR_PLL_SPRDSPECT_CTRL1</td>
    <td>0x7ee06044</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>PHY_BIST_CA_CRC_SPR</td>
    <td>0x7ee06084</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_ENABLE_CH</td>
    <td>0x7ee06050</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_DESKEW_STATUS</td>
    <td>0x7ee06064</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_CH1_DESKEW_CTRL</td>
    <td>0x7ee06060</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_MISC_CNTRL</td>
    <td>0x7ee0603c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_VCO_FREQ_CNTRL1</td>
    <td>0x7ee06030</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_REV_ID</td>
    <td>0x7ee06000</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_PVT_COMP_DEBUG</td>
    <td>0x7ee0607c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_PVT_COMP_OVRD_CTRL</td>
    <td>0x7ee06074</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_POST_DIV_RESET</td>
    <td>0x7ee06028</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_ADDR_DLL_PH_LD_VAL</td>
    <td>0x7ee06010</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_BYPASS</td>
    <td>0x7ee06054</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_ADR_MSTR_DLL_BYPEN</td>
    <td>0x7ee0601c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_PAD_DRV_SLEW_CTRL</td>
    <td>0x7ee06068</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_SPR_RO</td>
    <td>0x7ee06090</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_HOLD_CH</td>
    <td>0x7ee0604c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_SLAVE_DLL_OFFSET</td>
    <td>0x7ee06018</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_SPR1_RO</td>
    <td>0x7ee0608c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_MDIV_VALUE</td>
    <td>0x7ee06034</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_SPRDSPECT_CTRL0</td>
    <td>0x7ee06040</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_GLOBAL_RESET</td>
    <td>0x7ee06024</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_CH0_DESKEW_CTRL</td>
    <td>0x7ee0605c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_ADR_DLL_LOCK_STAT</td>
    <td>0x7ee06020</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_PWRDWN</td>
    <td>0x7ee06058</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_PAD_MISC_CTRL</td>
    <td>0x7ee0606c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>PHY_BIST_CNTRL_SPR</td>
    <td>0x7ee06080</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_SPR0_RW</td>
    <td>0x7ee06088</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_CONFIG_CNTRL</td>
    <td>0x7ee06038</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_ADDR_DLL_RECAL</td>
    <td>0x7ee06008</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_MASTER_DLL_OUTPUT</td>
    <td>0x7ee06014</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_PVT_COMP_STATUS</td>
    <td>0x7ee06078</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_ADDR_DLL_RESET</td>
    <td>0x7ee06004</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_LOCK_STATUS</td>
    <td>0x7ee06048</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_ADDR_DLL_CNTRL</td>
    <td>0x7ee0600c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DDR_PLL_VCO_FREQ_CNTRL0</td>
    <td>0x7ee0602c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ADDR_PVT_COMP_CTRL</td>
    <td>0x7ee06070</td>
    <td>RW</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="ASB">ASB</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#ASB_ISP_M_CTRL">ISP_M_CTRL</a></td>
    <td>0x7e00a014</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#ASB_CPR_CTRL">CPR_CTRL</a></td>
    <td>0x7e00a004</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#ASB_H264_M_CTRL">H264_M_CTRL</a></td>
    <td>0x7e00a01c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>AXI_BRDG_VERSION</td>
    <td>0x7e00a000</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#ASB_V3D_S_CTRL">V3D_S_CTRL</a></td>
    <td>0x7e00a008</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#ASB_H264_S_CTRL">H264_S_CTRL</a></td>
    <td>0x7e00a018</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#ASB_V3D_M_CTRL">V3D_M_CTRL</a></td>
    <td>0x7e00a00c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#ASB_ISP_S_CTRL">ISP_S_CTRL</a></td>
    <td>0x7e00a010</td>
    <td>RW</td>
    <td>24</td>
  </tr>
</table>

<h2><a name="ASB_ISP_M_CTRL">Register:ISP_M_CTRL</h2><br/>
address: 0x7e00a014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLR_REQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLR_ACK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FULL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RCOUNT</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>WCOUNT</td>
    <td>14</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="ASB_CPR_CTRL">Register:CPR_CTRL</h2><br/>
address: 0x7e00a004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLR_REQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLR_ACK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FULL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RCOUNT</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>WCOUNT</td>
    <td>14</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="ASB_H264_M_CTRL">Register:H264_M_CTRL</h2><br/>
address: 0x7e00a01c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLR_REQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLR_ACK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FULL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RCOUNT</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>WCOUNT</td>
    <td>14</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="ASB_V3D_S_CTRL">Register:V3D_S_CTRL</h2><br/>
address: 0x7e00a008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLR_REQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLR_ACK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FULL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RCOUNT</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>WCOUNT</td>
    <td>14</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="ASB_H264_S_CTRL">Register:H264_S_CTRL</h2><br/>
address: 0x7e00a018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLR_REQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLR_ACK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FULL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RCOUNT</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>WCOUNT</td>
    <td>14</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="ASB_V3D_M_CTRL">Register:V3D_M_CTRL</h2><br/>
address: 0x7e00a00c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLR_REQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLR_ACK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FULL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RCOUNT</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>WCOUNT</td>
    <td>14</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="ASB_ISP_S_CTRL">Register:ISP_S_CTRL</h2><br/>
address: 0x7e00a010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLR_REQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLR_ACK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FULL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RCOUNT</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>WCOUNT</td>
    <td>14</td>
    <td>23</td>
  </tr>
</table>
<hr/>
<h1><a name="AVE_IN">AVE_IN</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CURRENT_LINE_BUF0">CURRENT_LINE_BUF0</a></td>
    <td>0x7e91001c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_BUF0_ADDRESS">BUF0_ADDRESS</a></td>
    <td>0x7e910008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BLOCK_ID</td>
    <td>0x7e910060</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>OUTSTANDING_BUFF1</td>
    <td>0x7e910038</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CURRENT_ADDRESS">CURRENT_ADDRESS</a></td>
    <td>0x7e910018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_STATUS">STATUS</a></td>
    <td>0x7e910004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SYNC_CTRL</td>
    <td>0x7e910040</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>OUTSTANDING_BUFF0</td>
    <td>0x7e910034</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CURRENT_LINE_BUF1">CURRENT_LINE_BUF1</a></td>
    <td>0x7e910020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_LINE_LENGTH">LINE_LENGTH</a></td>
    <td>0x7e910014</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CURRENT_LINE_NUM">CURRENT_LINE_NUM</a></td>
    <td>0x7e910024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_FRAME_NUM">FRAME_NUM</a></td>
    <td>0x7e910044</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_OVERRUN_ADDRESS">OVERRUN_ADDRESS</a></td>
    <td>0x7e910028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_MAX_TRANSFER">MAX_TRANSFER</a></td>
    <td>0x7e910010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CHAR_CTRL</td>
    <td>0x7e91003c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_LINE_NUM_INT">LINE_NUM_INT</a></td>
    <td>0x7e91002c</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_BUF1_ADDRESS">BUF1_ADDRESS</a></td>
    <td>0x7e91000c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CALC_LINE_STEP">CALC_LINE_STEP</a></td>
    <td>0x7e910030</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CTRL">CTRL</a></td>
    <td>0x7e910000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="AVE_IN_CURRENT_LINE_BUF0">Register:CURRENT_LINE_BUF0</h2><br/>
address: 0x7e91001c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
  </tr>
  <tr>
    <td>EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_BUF0_ADDRESS">Register:BUF0_ADDRESS</h2><br/>
address: 0x7e910008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BUF0_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_CURRENT_ADDRESS">Register:CURRENT_ADDRESS</h2><br/>
address: 0x7e910018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CUR_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_STATUS">Register:STATUS</h2><br/>
address: 0x7e910004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>OVERRUN_DET</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>BUF0_COMPL</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BUF1_COMPL</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>BUF_NOT_SERV</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>LINE_NUM_HIT</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>HSYNC_DET</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FRAME_RATE_DET</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>FRAME_RATE</td>
    <td>8</td>
    <td>9</td>
  </tr>
  <tr>
    <td>INTERLACED</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>EVEN_FIELD</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>VFORM_FIELD</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>CSYNC_FIELD</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>MAX_HIT</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CURRENT_BUF</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>AXI_STATE</td>
    <td>20</td>
    <td>22</td>
  </tr>
  <tr>
    <td>OVERRUN_CNT</td>
    <td>24</td>
    <td>28</td>
  </tr>
  <tr>
    <td>CAPTURING</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_CURRENT_LINE_BUF1">Register:CURRENT_LINE_BUF1</h2><br/>
address: 0x7e910020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
  </tr>
  <tr>
    <td>EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_LINE_LENGTH">Register:LINE_LENGTH</h2><br/>
address: 0x7e910014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LINE_LENGTH</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="AVE_IN_CURRENT_LINE_NUM">Register:CURRENT_LINE_NUM</h2><br/>
address: 0x7e910024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BUFFER_POINTER</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>INTERLACED</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_FRAME_NUM">Register:FRAME_NUM</h2><br/>
address: 0x7e910044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FRAME_NUM</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="AVE_IN_OVERRUN_ADDRESS">Register:OVERRUN_ADDRESS</h2><br/>
address: 0x7e910028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>OVERRUN_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_MAX_TRANSFER">Register:MAX_TRANSFER</h2><br/>
address: 0x7e910010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MAX_TRANSFER</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_LINE_NUM_INT">Register:LINE_NUM_INT</h2><br/>
address: 0x7e91002c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LINE_NUM_INT</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="AVE_IN_BUF1_ADDRESS">Register:BUF1_ADDRESS</h2><br/>
address: 0x7e91000c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BUF1_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_IN_CALC_LINE_STEP">Register:CALC_LINE_STEP</h2><br/>
address: 0x7e910030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CALC_LINE_STEP</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="AVE_IN_CTRL">Register:CTRL</h2><br/>
address: 0x7e910000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>OVERRUN_IRQ_EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>BUF0_IRQ_EN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BUF1_IRQ_EN</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>BUF_SER_IRQ_EN</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>LINE_IRQ_EN</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>HSYNC_IRQ_EN</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FRAME_RATE_IRQ_EN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>PRIV_MODE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>LENGTH_IN_PXLS</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAME_MODE</td>
    <td>9</td>
    <td>10</td>
  </tr>
  <tr>
    <td>BYTE_ORDER</td>
    <td>11</td>
    <td>13</td>
  </tr>
  <tr>
    <td>EN_TRANSFER_MAX_ABORT</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>EN_OVERRUN_ABORT</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>LOW_PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HIGH_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>PRIORITY_LIMIT</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="AVE_OUT">AVE_OUT</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_CB_COEFF">CB_COEFF</a></td>
    <td>0x7e240010</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>BLOCK_ID</td>
    <td>0x7e240060</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_OFFSET">OFFSET</a></td>
    <td>0x7e240008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_CTRL">CTRL</a></td>
    <td>0x7e240000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_Y_COEFF">Y_COEFF</a></td>
    <td>0x7e24000c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_STATUS">STATUS</a></td>
    <td>0x7e240004</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_CR_COEFF">CR_COEFF</a></td>
    <td>0x7e240014</td>
    <td>RW</td>
    <td>30</td>
  </tr>
</table>

<h2><a name="AVE_OUT_CB_COEFF">Register:CB_COEFF</h2><br/>
address: 0x7e240010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
  </tr>
  <tr>
    <td>RED_COEFF</td>
    <td>20</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="AVE_OUT_OFFSET">Register:OFFSET</h2><br/>
address: 0x7e240008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BLUE_OFFSET</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>GREEN_OFFSET</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RED_OFFSET</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>EN_YCBCR_CLAMPING</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_OUT_CTRL">Register:CTRL</h2><br/>
address: 0x7e240000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ERROR_IRQ_EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>COEFF_IRQ_EN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>REFRESH_RATE</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>MODE</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PRIV_ACCESS</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>INTERLEAVE</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>NTSC_PAL_IDENT</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>INVERT_HSYNC</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>INVERT_VSYNC</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>INVERT_EVEN_FIELD</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>INVERT_CSYNC</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>INVERT_DSYNC</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>BYTE_SWAP</td>
    <td>19</td>
    <td>23</td>
  </tr>
  <tr>
    <td>SOFT_RESET</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="AVE_OUT_Y_COEFF">Register:Y_COEFF</h2><br/>
address: 0x7e24000c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
  </tr>
  <tr>
    <td>RED_COEFF</td>
    <td>20</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="AVE_OUT_STATUS">Register:STATUS</h2><br/>
address: 0x7e240004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PXL_FORMAT_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PXL_OUTPUT_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>COEFF_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HFRONT_PORCH</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>HBACK_PORCH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>HSYNC</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>VFRONT_PORCH</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>VBACK_PORCH</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>VSYNC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="AVE_OUT_CR_COEFF">Register:CR_COEFF</h2><br/>
address: 0x7e240014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
  </tr>
  <tr>
    <td>RED_COEFF</td>
    <td>20</td>
    <td>29</td>
  </tr>
</table>
<hr/>
<h1><a name="CAM0">CAM0</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>CAMDBG0</td>
    <td>0x7e8000f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBEA1</td>
    <td>0x7e800314</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBLS</td>
    <td>0x7e800118</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDCS</td>
    <td>0x7e800200</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCMP0</td>
    <td>0x7e80002c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDI0</td>
    <td>0x7e800108</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIHWIN</td>
    <td>0x7e800120</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIVSTA</td>
    <td>0x7e80012c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCLK</td>
    <td>0x7e800010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDAT1</td>
    <td>0x7e80001c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMSTA</td>
    <td>0x7e800004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBEA0</td>
    <td>0x7e800208</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMICTL</td>
    <td>0x7e800100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBSA1</td>
    <td>0x7e800310</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDAT3</td>
    <td>0x7e800024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDC</td>
    <td>0x7e800138</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMANA</td>
    <td>0x7e800008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBSA0</td>
    <td>0x7e800204</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDS</td>
    <td>0x7e800148</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMMISC</td>
    <td>0x7e800400</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIPIPE</td>
    <td>0x7e80010c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDAT0</td>
    <td>0x7e800018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBG3</td>
    <td>0x7e8000fc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMICS</td>
    <td>0x7e800134</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIVWIN</td>
    <td>0x7e800128</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDPO</td>
    <td>0x7e80013c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBG2</td>
    <td>0x7e8000f8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBWP</td>
    <td>0x7e80011c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIHSTA</td>
    <td>0x7e800124</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDCD</td>
    <td>0x7e800144</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBG1</td>
    <td>0x7e8000f4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDI1</td>
    <td>0x7e80030c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBEA1</td>
    <td>0x7e800308</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBSA0</td>
    <td>0x7e800110</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBSA1</td>
    <td>0x7e800304</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCMP1</td>
    <td>0x7e800030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBEA0</td>
    <td>0x7e800114</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMPRI</td>
    <td>0x7e80000c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMISTA</td>
    <td>0x7e800104</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBWP</td>
    <td>0x7e80020c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDAT2</td>
    <td>0x7e800020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBCTL</td>
    <td>0x7e800300</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDLT</td>
    <td>0x7e800028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCAP1</td>
    <td>0x7e800038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCAP0</td>
    <td>0x7e800034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCLT</td>
    <td>0x7e800014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMICC</td>
    <td>0x7e800130</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDCA</td>
    <td>0x7e800140</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCTL</td>
    <td>0x7e800000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="CAM1">CAM1</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>CAMDBWP</td>
    <td>0x7e80120c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCLK</td>
    <td>0x7e801010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBG0</td>
    <td>0x7e8010f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDAT1</td>
    <td>0x7e80101c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBEA0</td>
    <td>0x7e801114</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMANA</td>
    <td>0x7e801008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBCTL</td>
    <td>0x7e801300</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBG2</td>
    <td>0x7e8010f8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCMP0</td>
    <td>0x7e80102c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBSA1</td>
    <td>0x7e801310</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIVSTA</td>
    <td>0x7e80112c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBWP</td>
    <td>0x7e80111c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMICTL</td>
    <td>0x7e801100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDI0</td>
    <td>0x7e801108</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCLT</td>
    <td>0x7e801014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBSA1</td>
    <td>0x7e801304</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCAP0</td>
    <td>0x7e801034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIHSTA</td>
    <td>0x7e801124</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMISTA</td>
    <td>0x7e801104</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDPO</td>
    <td>0x7e80113c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCTL</td>
    <td>0x7e801000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMMISC</td>
    <td>0x7e801400</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBLS</td>
    <td>0x7e801118</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCAP1</td>
    <td>0x7e801038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDI1</td>
    <td>0x7e80130c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDCS</td>
    <td>0x7e801200</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIHWIN</td>
    <td>0x7e801120</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDCD</td>
    <td>0x7e801144</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDCA</td>
    <td>0x7e801140</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBEA1</td>
    <td>0x7e801308</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBG3</td>
    <td>0x7e8010fc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBEA0</td>
    <td>0x7e801208</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBSA0</td>
    <td>0x7e801204</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDS</td>
    <td>0x7e801148</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBG1</td>
    <td>0x7e8010f4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIPIPE</td>
    <td>0x7e80110c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDAT0</td>
    <td>0x7e801018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMICC</td>
    <td>0x7e801130</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMPRI</td>
    <td>0x7e80100c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMSTA</td>
    <td>0x7e801004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMICS</td>
    <td>0x7e801134</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDLT</td>
    <td>0x7e801028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMCMP1</td>
    <td>0x7e801030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDAT3</td>
    <td>0x7e801024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDBEA1</td>
    <td>0x7e801314</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMDAT2</td>
    <td>0x7e801020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIBSA0</td>
    <td>0x7e801110</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIVWIN</td>
    <td>0x7e801128</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CAMIDC</td>
    <td>0x7e801138</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="CCP2TX">CCP2TX</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TBA">TBA</a></td>
    <td>0x7e00101c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TTC">TTC</a></td>
    <td>0x7e001018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TC">TC</a></td>
    <td>0x7e001000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TSC">TSC</a></td>
    <td>0x7e001010</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TS">TS</a></td>
    <td>0x7e001004</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TAC">TAC</a></td>
    <td>0x7e001008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TIC">TIC</a></td>
    <td>0x7e001014</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>TSPARE</td>
    <td>0x7e001028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TDL">TDL</a></td>
    <td>0x7e001020</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TPC">TPC</a></td>
    <td>0x7e00100c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TD">TD</a></td>
    <td>0x7e001024</td>
    <td>RW</td>
    <td>8</td>
  </tr>
</table>

<h2><a name="CCP2TX_TBA">Register:TBA</h2><br/>
address: 0x7e00101c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>0</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="CCP2TX_TTC">Register:TTC</h2><br/>
address: 0x7e001018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LCN</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>LSC</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>LEC</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FSP</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>BI</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>ATX</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="CCP2TX_TC">Register:TC</h2><br/>
address: 0x7e001000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>MEN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CLKM</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TIP</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>SWR</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="CCP2TX_TSC">Register:TSC</h2><br/>
address: 0x7e001010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TSM</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="CCP2TX_TS">Register:TS</h2><br/>
address: 0x7e001004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TXB</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IEB</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ARE</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TUE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TFE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>TFF</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>TFP</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>TQL</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>IS</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>TII</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>TEI</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>TQI</td>
    <td>19</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="CCP2TX_TAC">Register:TAC</h2><br/>
address: 0x7e001008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ARST</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>APD</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BPD</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TPC</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DLAC</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>CLAC</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>PTATADJ</td>
    <td>24</td>
    <td>27</td>
  </tr>
  <tr>
    <td>CTATADJ</td>
    <td>28</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="CCP2TX_TIC">Register:TIC</h2><br/>
address: 0x7e001014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TIIE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TEIE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TQIE</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TQIT</td>
    <td>4</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="CCP2TX_TDL">Register:TDL</h2><br/>
address: 0x7e001020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LEN</td>
    <td>0</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="CCP2TX_TPC">Register:TPC</h2><br/>
address: 0x7e00100c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TNP</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TPP</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>TPT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CCP2TX_TD">Register:TD</h2><br/>
address: 0x7e001024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TCS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>IES</td>
    <td>5</td>
    <td>6</td>
  </tr>
</table>
<hr/>
<h1><a name="CM">CM</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#CM_V3DCTL">V3DCTL</a></td>
    <td>0x7e101038</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_TCNTCTL">TCNTCTL</a></td>
    <td>0x7e1010c0</td>
    <td>RW</td>
    <td>14</td>
  </tr>
  <tr>
    <td><a href="#CM_SLIMDIV">SLIMDIV</a></td>
    <td>0x7e1010ac</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_EMMCDIV">EMMCDIV</a></td>
    <td>0x7e1011c4</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_ISPCTL">ISPCTL</a></td>
    <td>0x7e101030</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_DFTDIV">DFTDIV</a></td>
    <td>0x7e10116c</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLD">PLLD</a></td>
    <td>0x7e10110c</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCTL">PLLTCTL</a></td>
    <td>0x7e101130</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#CM_GP0CTL">GP0CTL</a></td>
    <td>0x7e101070</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#CM_H264CTL">H264CTL</a></td>
    <td>0x7e101028</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_TSENSDIV">TSENSDIV</a></td>
    <td>0x7e1010e4</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td><a href="#CM_VECCTL">VECCTL</a></td>
    <td>0x7e1010f8</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_CCP2CTL">CCP2CTL</a></td>
    <td>0x7e101050</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_VECDIV">VECDIV</a></td>
    <td>0x7e1010fc</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_EMMCCTL">EMMCCTL</a></td>
    <td>0x7e1011c0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_HSMCTL">HSMCTL</a></td>
    <td>0x7e101088</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_HSMDIV">HSMDIV</a></td>
    <td>0x7e10108c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLA">PLLA</a></td>
    <td>0x7e101104</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_PWMDIV">PWMDIV</a></td>
    <td>0x7e1010a4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_PULSECTL">PULSECTL</a></td>
    <td>0x7e101190</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_TDCLKEN">TDCLKEN</a></td>
    <td>0x7e101144</td>
    <td>RW</td>
    <td>14</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCNT2">PLLTCNT2</a></td>
    <td>0x7e10113c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_UARTDIV">UARTDIV</a></td>
    <td>0x7e1010f4</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td><a href="#CM_GP0DIV">GP0DIV</a></td>
    <td>0x7e101074</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_SMICTL">SMICTL</a></td>
    <td>0x7e1010b0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI1PDIV">DSI1PDIV</a></td>
    <td>0x7e101164</td>
    <td>RO</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_TIMERCTL">TIMERCTL</a></td>
    <td>0x7e1010e8</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_TSENSCTL">TSENSCTL</a></td>
    <td>0x7e1010e0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_TD1CTL">TD1CTL</a></td>
    <td>0x7e1010d8</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_SLIMCTL">SLIMCTL</a></td>
    <td>0x7e1010a8</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#CM_SDCDIV">SDCDIV</a></td>
    <td>0x7e1011ac</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td><a href="#CM_GP2CTL">GP2CTL</a></td>
    <td>0x7e101080</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_TCNTCNT">TCNTCNT</a></td>
    <td>0x7e1010c4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_GNRICDIV">GNRICDIV</a></td>
    <td>0x7e101004</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_CAM0CTL">CAM0CTL</a></td>
    <td>0x7e101040</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI1PCTL">DSI1PCTL</a></td>
    <td>0x7e101160</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_LOCK">LOCK</a></td>
    <td>0x7e101114</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_SYSDIV">SYSDIV</a></td>
    <td>0x7e101014</td>
    <td>RO</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_GP1DIV">GP1DIV</a></td>
    <td>0x7e10107c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_ARMCTL">ARMCTL</a></td>
    <td>0x7e1011b0</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_TECDIV">TECDIV</a></td>
    <td>0x7e1010cc</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td><a href="#CM_PWMCTL">PWMCTL</a></td>
    <td>0x7e1010a0</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#CM_CKSM">CKSM</a></td>
    <td>0x7e101124</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td><a href="#CM_EVENT">EVENT</a></td>
    <td>0x7e101118</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_PULSEDIV">PULSEDIV</a></td>
    <td>0x7e101194</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_PCMCTL">PCMCTL</a></td>
    <td>0x7e101098</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#CM_UARTCTL">UARTCTL</a></td>
    <td>0x7e1010f0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_OSCCOUNT">OSCCOUNT</a></td>
    <td>0x7e101100</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_TD0CTL">TD0CTL</a></td>
    <td>0x7e1010d0</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCNT1">PLLTCNT1</a></td>
    <td>0x7e101138</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_TECCTL">TECCTL</a></td>
    <td>0x7e1010c8</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_OTPDIV">OTPDIV</a></td>
    <td>0x7e101094</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td><a href="#CM_VPUDIV">VPUDIV</a></td>
    <td>0x7e10100c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_DFTCTL">DFTCTL</a></td>
    <td>0x7e101168</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_OSCFREQF">OSCFREQF</a></td>
    <td>0x7e10112c</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td><a href="#CM_V3DDIV">V3DDIV</a></td>
    <td>0x7e10103c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_OTPCTL">OTPCTL</a></td>
    <td>0x7e101090</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_ARMDIV">ARMDIV</a></td>
    <td>0x7e1011b4</td>
    <td>RO</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_AVEODIV">AVEODIV</a></td>
    <td>0x7e1011bc</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_PERIIDIV">PERIIDIV</a></td>
    <td>0x7e101024</td>
    <td>RO</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_CCP2DIV">CCP2DIV</a></td>
    <td>0x7e101054</td>
    <td>RO</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_PERIICTL">PERIICTL</a></td>
    <td>0x7e101020</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td><a href="#CM_SMIDIV">SMIDIV</a></td>
    <td>0x7e1010b4</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_CAM1DIV">CAM1DIV</a></td>
    <td>0x7e10104c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_GNRICCTL">GNRICCTL</a></td>
    <td>0x7e101000</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td><a href="#CM_GP2DIV">GP2DIV</a></td>
    <td>0x7e101084</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCNT0">PLLTCNT0</a></td>
    <td>0x7e101134</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLH">PLLH</a></td>
    <td>0x7e101110</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_DPICTL">DPICTL</a></td>
    <td>0x7e101068</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_CAM0DIV">CAM0DIV</a></td>
    <td>0x7e101044</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI1EDIV">DSI1EDIV</a></td>
    <td>0x7e10115c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_ISPDIV">ISPDIV</a></td>
    <td>0x7e101034</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_PERIADIV">PERIADIV</a></td>
    <td>0x7e10101c</td>
    <td>RO</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_AVEOCTL">AVEOCTL</a></td>
    <td>0x7e1011b8</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0ECTL">DSI0ECTL</a></td>
    <td>0x7e101058</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_SYSCTL">SYSCTL</a></td>
    <td>0x7e101010</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td><a href="#CM_BURSTCTL">BURSTCTL</a></td>
    <td>0x7e101148</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0HSCK">DSI0HSCK</a></td>
    <td>0x7e101120</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLC">PLLC</a></td>
    <td>0x7e101108</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_CAM1CTL">CAM1CTL</a></td>
    <td>0x7e101048</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0PCTL">DSI0PCTL</a></td>
    <td>0x7e101060</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0EDIV">DSI0EDIV</a></td>
    <td>0x7e10105c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_VPUCTL">VPUCTL</a></td>
    <td>0x7e101008</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_TD1DIV">TD1DIV</a></td>
    <td>0x7e1010dc</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_SDCCTL">SDCCTL</a></td>
    <td>0x7e1011a8</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td><a href="#CM_PERIACTL">PERIACTL</a></td>
    <td>0x7e101018</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0PDIV">DSI0PDIV</a></td>
    <td>0x7e101064</td>
    <td>RO</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#CM_TIMERDIV">TIMERDIV</a></td>
    <td>0x7e1010ec</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td><a href="#CM_TD0DIV">TD0DIV</a></td>
    <td>0x7e1010d4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCNT3">PLLTCNT3</a></td>
    <td>0x7e101140</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_OSCFREQI">OSCFREQI</a></td>
    <td>0x7e101128</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI1ECTL">DSI1ECTL</a></td>
    <td>0x7e101158</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_BURSTCNT">BURSTCNT</a></td>
    <td>0x7e10114c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_INTEN">INTEN</a></td>
    <td>0x7e10111c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLB">PLLB</a></td>
    <td>0x7e101170</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#CM_DPIDIV">DPIDIV</a></td>
    <td>0x7e10106c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_GP1CTL">GP1CTL</a></td>
    <td>0x7e101078</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#CM_H264DIV">H264DIV</a></td>
    <td>0x7e10102c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#CM_PCMDIV">PCMDIV</a></td>
    <td>0x7e10109c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
</table>

<h2><a name="CM_V3DCTL">Register:V3DCTL</h2><br/>
address: 0x7e101038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_TCNTCTL">Register:TCNTCTL</h2><br/>
address: 0x7e1010c0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC0</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC1</td>
    <td>12</td>
    <td>13</td>
  </tr>
</table>
<h2><a name="CM_SLIMDIV">Register:SLIMDIV</h2><br/>
address: 0x7e1010ac</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_EMMCDIV">Register:EMMCDIV</h2><br/>
address: 0x7e1011c4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_ISPCTL">Register:ISPCTL</h2><br/>
address: 0x7e101030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_DFTDIV">Register:DFTDIV</h2><br/>
address: 0x7e10116c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="CM_PLLD">Register:PLLD</h2><br/>
address: 0x7e10110c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LOADDSI0</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HOLDDSI0</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LOADDSI1</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HOLDDSI1</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>LOADCORE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>HOLDCORE</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>LOADPER</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>HOLDPER</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>ANARST</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>DIGRST</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_PLLTCTL">Register:PLLTCTL</h2><br/>
address: 0x7e101130</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="CM_GP0CTL">Register:GP0CTL</h2><br/>
address: 0x7e101070</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MASH</td>
    <td>9</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="CM_H264CTL">Register:H264CTL</h2><br/>
address: 0x7e101028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_TSENSDIV">Register:TSENSDIV</h2><br/>
address: 0x7e1010e4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="CM_VECCTL">Register:VECCTL</h2><br/>
address: 0x7e1010f8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_CCP2CTL">Register:CCP2CTL</h2><br/>
address: 0x7e101050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_VECDIV">Register:VECDIV</h2><br/>
address: 0x7e1010fc</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_EMMCCTL">Register:EMMCCTL</h2><br/>
address: 0x7e1011c0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_HSMCTL">Register:HSMCTL</h2><br/>
address: 0x7e101088</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_HSMDIV">Register:HSMDIV</h2><br/>
address: 0x7e10108c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_PLLA">Register:PLLA</h2><br/>
address: 0x7e101104</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LOADDSI0</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HOLDDSI0</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LOADCCP2</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HOLDCCP2</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>LOADCORE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>HOLDCORE</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>LOADPER</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>HOLDPER</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>ANARST</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>DIGRST</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_PWMDIV">Register:PWMDIV</h2><br/>
address: 0x7e1010a4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_PULSECTL">Register:PULSECTL</h2><br/>
address: 0x7e101190</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_TDCLKEN">Register:TDCLKEN</h2><br/>
address: 0x7e101144</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PLLABYP</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PLLBBYP</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PLLCBYP</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>PLLDBYP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PLLADIV2</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>PLLBDIV2</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PLLCDIV2</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>PLLDDIV2</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>HDMIBYP</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MPHIWDFT</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>MPHIRDFT</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>USBDFT</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>SLIMDFT</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>IMAGETD</td>
    <td>13</td>
    <td>13</td>
  </tr>
</table>
<h2><a name="CM_PLLTCNT2">Register:PLLTCNT2</h2><br/>
address: 0x7e10113c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CNT</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_UARTDIV">Register:UARTDIV</h2><br/>
address: 0x7e1010f4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="CM_GP0DIV">Register:GP0DIV</h2><br/>
address: 0x7e101074</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_SMICTL">Register:SMICTL</h2><br/>
address: 0x7e1010b0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_DSI1PDIV">Register:DSI1PDIV</h2><br/>
address: 0x7e101164</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_TIMERCTL">Register:TIMERCTL</h2><br/>
address: 0x7e1010e8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_TSENSCTL">Register:TSENSCTL</h2><br/>
address: 0x7e1010e0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_TD1CTL">Register:TD1CTL</h2><br/>
address: 0x7e1010d8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>FLIP</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>STEP</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_SLIMCTL">Register:SLIMCTL</h2><br/>
address: 0x7e1010a8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MASH</td>
    <td>9</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="CM_SDCDIV">Register:SDCDIV</h2><br/>
address: 0x7e1011ac</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="CM_GP2CTL">Register:GP2CTL</h2><br/>
address: 0x7e101080</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_TCNTCNT">Register:TCNTCNT</h2><br/>
address: 0x7e1010c4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CNT</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_GNRICDIV">Register:GNRICDIV</h2><br/>
address: 0x7e101004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_CAM0CTL">Register:CAM0CTL</h2><br/>
address: 0x7e101040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_DSI1PCTL">Register:DSI1PCTL</h2><br/>
address: 0x7e101160</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_LOCK">Register:LOCK</h2><br/>
address: 0x7e101114</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LOCKA</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>LOCKB</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LOCKC</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>LOCKD</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>LOCKH</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>FLOCKA</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FLOCKB</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>FLOCKC</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>FLOCKD</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FLOCKH</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_SYSDIV">Register:SYSDIV</h2><br/>
address: 0x7e101014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_GP1DIV">Register:GP1DIV</h2><br/>
address: 0x7e10107c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_ARMCTL">Register:ARMCTL</h2><br/>
address: 0x7e1011b0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>AXIHALF</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_TECDIV">Register:TECDIV</h2><br/>
address: 0x7e1010cc</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="CM_PWMCTL">Register:PWMCTL</h2><br/>
address: 0x7e1010a0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MASH</td>
    <td>9</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="CM_CKSM">Register:CKSM</h2><br/>
address: 0x7e101124</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STATE</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>FRCE</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>CFG</td>
    <td>16</td>
    <td>17</td>
  </tr>
  <tr>
    <td>OSC</td>
    <td>18</td>
    <td>19</td>
  </tr>
  <tr>
    <td>AUTO</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>STEP</td>
    <td>21</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="CM_EVENT">Register:EVENT</h2><br/>
address: 0x7e101118</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GAINA</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>GAINB</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>GAINC</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>GAIND</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>GAINH</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>LOSSA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>LOSSB</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>LOSSC</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>LOSSD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>LOSSH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>FGAINA</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>FGAINB</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FGAINC</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>FGAIND</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>FLOSSA</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FLOSSB</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>FLOSSC</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>FLOSSD</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>BADPASS</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>WRFAIL</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>A2WDONE</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>OCDONE</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>RESUS</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>BURSTDONE</td>
    <td>23</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_PULSEDIV">Register:PULSEDIV</h2><br/>
address: 0x7e101194</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_PCMCTL">Register:PCMCTL</h2><br/>
address: 0x7e101098</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MASH</td>
    <td>9</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="CM_UARTCTL">Register:UARTCTL</h2><br/>
address: 0x7e1010f0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_OSCCOUNT">Register:OSCCOUNT</h2><br/>
address: 0x7e101100</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NUM</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_TD0CTL">Register:TD0CTL</h2><br/>
address: 0x7e1010d0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>FLIP</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>STEP</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_PLLTCNT1">Register:PLLTCNT1</h2><br/>
address: 0x7e101138</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CNT</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_TECCTL">Register:TECCTL</h2><br/>
address: 0x7e1010c8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_OTPDIV">Register:OTPDIV</h2><br/>
address: 0x7e101094</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="CM_VPUDIV">Register:VPUDIV</h2><br/>
address: 0x7e10100c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_DFTCTL">Register:DFTCTL</h2><br/>
address: 0x7e101168</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_OSCFREQF">Register:OSCFREQF</h2><br/>
address: 0x7e10112c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>0</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="CM_V3DDIV">Register:V3DDIV</h2><br/>
address: 0x7e10103c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_OTPCTL">Register:OTPCTL</h2><br/>
address: 0x7e101090</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_ARMDIV">Register:ARMDIV</h2><br/>
address: 0x7e1011b4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_AVEODIV">Register:AVEODIV</h2><br/>
address: 0x7e1011bc</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_PERIIDIV">Register:PERIIDIV</h2><br/>
address: 0x7e101024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_CCP2DIV">Register:CCP2DIV</h2><br/>
address: 0x7e101054</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_PERIICTL">Register:PERIICTL</h2><br/>
address: 0x7e101020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
</table>
<h2><a name="CM_SMIDIV">Register:SMIDIV</h2><br/>
address: 0x7e1010b4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_CAM1DIV">Register:CAM1DIV</h2><br/>
address: 0x7e10104c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_GNRICCTL">Register:GNRICCTL</h2><br/>
address: 0x7e101000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MASH</td>
    <td>9</td>
    <td>10</td>
  </tr>
  <tr>
    <td>FLIP</td>
    <td>11</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="CM_GP2DIV">Register:GP2DIV</h2><br/>
address: 0x7e101084</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_PLLTCNT0">Register:PLLTCNT0</h2><br/>
address: 0x7e101134</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CNT</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_PLLH">Register:PLLH</h2><br/>
address: 0x7e101110</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LOADPIX</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>LOADAUX</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LOADRCAL</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ANARST</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>DIGRST</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_DPICTL">Register:DPICTL</h2><br/>
address: 0x7e101068</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_CAM0DIV">Register:CAM0DIV</h2><br/>
address: 0x7e101044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_DSI1EDIV">Register:DSI1EDIV</h2><br/>
address: 0x7e10115c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_ISPDIV">Register:ISPDIV</h2><br/>
address: 0x7e101034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_PERIADIV">Register:PERIADIV</h2><br/>
address: 0x7e10101c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_AVEOCTL">Register:AVEOCTL</h2><br/>
address: 0x7e1011b8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_DSI0ECTL">Register:DSI0ECTL</h2><br/>
address: 0x7e101058</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_SYSCTL">Register:SYSCTL</h2><br/>
address: 0x7e101010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
</table>
<h2><a name="CM_BURSTCTL">Register:BURSTCTL</h2><br/>
address: 0x7e101148</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="CM_DSI0HSCK">Register:DSI0HSCK</h2><br/>
address: 0x7e101120</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SELPLLD</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="CM_PLLC">Register:PLLC</h2><br/>
address: 0x7e101108</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LOADCORE0</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HOLDCORE0</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LOADCORE1</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HOLDCORE1</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>LOADCORE2</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>HOLDCORE2</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>LOADPER</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>HOLDPER</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>ANARST</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>DIGRST</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_CAM1CTL">Register:CAM1CTL</h2><br/>
address: 0x7e101048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_DSI0PCTL">Register:DSI0PCTL</h2><br/>
address: 0x7e101060</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_DSI0EDIV">Register:DSI0EDIV</h2><br/>
address: 0x7e10105c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_VPUCTL">Register:VPUCTL</h2><br/>
address: 0x7e101008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_TD1DIV">Register:TD1DIV</h2><br/>
address: 0x7e1010dc</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_SDCCTL">Register:SDCCTL</h2><br/>
address: 0x7e1011a8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>ACCPT</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>UPDATE</td>
    <td>17</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="CM_PERIACTL">Register:PERIACTL</h2><br/>
address: 0x7e101018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
</table>
<h2><a name="CM_DSI0PDIV">Register:DSI0PDIV</h2><br/>
address: 0x7e101064</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="CM_TIMERDIV">Register:TIMERDIV</h2><br/>
address: 0x7e1010ec</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="CM_TD0DIV">Register:TD0DIV</h2><br/>
address: 0x7e1010d4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_PLLTCNT3">Register:PLLTCNT3</h2><br/>
address: 0x7e101140</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CNT</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_OSCFREQI">Register:OSCFREQI</h2><br/>
address: 0x7e101128</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INT</td>
    <td>0</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="CM_DSI1ECTL">Register:DSI1ECTL</h2><br/>
address: 0x7e101158</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRAC</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_BURSTCNT">Register:BURSTCNT</h2><br/>
address: 0x7e10114c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CNT</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_INTEN">Register:INTEN</h2><br/>
address: 0x7e10111c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GAINA</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>GAINB</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>GAINC</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>GAIND</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>GAINH</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>LOSSA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>LOSSB</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>LOSSC</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>LOSSD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>LOSSH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>FGAINA</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>FGAINB</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FGAINC</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>FGAIND</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>FLOSSA</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FLOSSB</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>FLOSSC</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>FLOSSD</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>BADPASS</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>WRFAIL</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>A2WDONE</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>OCDONE</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>RESUS</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>BURSTDONE</td>
    <td>23</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="CM_PLLB">Register:PLLB</h2><br/>
address: 0x7e101170</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LOADARM</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HOLDARM</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ANARST</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>DIGRST</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="CM_DPIDIV">Register:DPIDIV</h2><br/>
address: 0x7e10106c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_GP1CTL">Register:GP1CTL</h2><br/>
address: 0x7e101078</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>KILL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BUSYD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MASH</td>
    <td>9</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="CM_H264DIV">Register:H264DIV</h2><br/>
address: 0x7e10102c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="CM_PCMDIV">Register:PCMDIV</h2><br/>
address: 0x7e10109c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<hr/>
<h1><a name="CMI">CMI</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#CMI_CAM0">CAM0</a></td>
    <td>0x7e802000</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#CMI_USBCTL">USBCTL</a></td>
    <td>0x7e802010</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td><a href="#CMI_CAMTEST">CAMTEST</a></td>
    <td>0x7e802008</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#CMI_CAM1">CAM1</a></td>
    <td>0x7e802004</td>
    <td>RW</td>
    <td>10</td>
  </tr>
</table>

<h2><a name="CMI_CAM0">Register:CAM0</h2><br/>
address: 0x7e802000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HSSRC</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>RX0SRC</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RX1SRC</td>
    <td>4</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="CMI_USBCTL">Register:USBCTL</h2><br/>
address: 0x7e802010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GATE</td>
    <td>6</td>
    <td>6</td>
  </tr>
</table>
<h2><a name="CMI_CAMTEST">Register:CAMTEST</h2><br/>
address: 0x7e802008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SRC</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="CMI_CAM1">Register:CAM1</h2><br/>
address: 0x7e802004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HSSRC</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>RX0SRC</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RX1SRC</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>RX2SRC</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>RX3SRC</td>
    <td>8</td>
    <td>9</td>
  </tr>
</table>
<hr/>
<h1><a name="CPG">CPG</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>Param3</td>
    <td>0x7e21101c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>Debug3</td>
    <td>0x7e21104c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>Param0</td>
    <td>0x7e211010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>Debug2</td>
    <td>0x7e211048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>Debug0</td>
    <td>0x7e211040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>Trigger</td>
    <td>0x7e211008</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td>Debug1</td>
    <td>0x7e211044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>Param1</td>
    <td>0x7e211014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>Config</td>
    <td>0x7e211000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>Param2</td>
    <td>0x7e211018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>IntStatus</td>
    <td>0x7e211004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="DMA">DMA</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA_ENABLE">ENABLE</a></td>
    <td>0x7e007ff0</td>
    <td>RW</td>
    <td>15</td>
  </tr>
  <tr>
    <td><a href="#DMA_INT_STATUS">INT_STATUS</a></td>
    <td>0x7e007fe0</td>
    <td>RO</td>
    <td>16</td>
  </tr>
</table>

<h2><a name="DMA_ENABLE">Register:ENABLE</h2><br/>
address: 0x7e007ff0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EN0</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>EN1</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EN2</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>EN3</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>EN4</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>EN5</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>EN6</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>EN7</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>EN8</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>EN9</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>EN10</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>EN11</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>EN12</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>EN13</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>EN14</td>
    <td>14</td>
    <td>14</td>
  </tr>
</table>
<h2><a name="DMA_INT_STATUS">Register:INT_STATUS</h2><br/>
address: 0x7e007fe0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INT0</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>INT1</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT2</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>INT3</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>INT4</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>INT5</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>INT6</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>INT7</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>INT8</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>INT9</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>INT10</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>INT11</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>INT12</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>INT13</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>INT14</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>INT15</td>
    <td>15</td>
    <td>15</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA0">DMA0</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA0_STRIDE">STRIDE</a></td>
    <td>0x7e007018</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA0_CS">CS</a></td>
    <td>0x7e007000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA0_DEBUG">DEBUG</a></td>
    <td>0x7e007020</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA0_TI">TI</a></td>
    <td>0x7e007008</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#DMA0_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA0_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00700c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA0_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00701c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA0_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007014</td>
    <td>RO</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#DMA0_DEST_AD">DEST_AD</a></td>
    <td>0x7e007010</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA0_STRIDE">Register:STRIDE</h2><br/>
address: 0x7e007018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_STRIDE</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>D_STRIDE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA0_CS">Register:CS</h2><br/>
address: 0x7e007000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA0_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA0_TI">Register:TI</h2><br/>
address: 0x7e007008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TDMODE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="DMA0_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA0_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00700c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA0_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00701c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA0_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>YLENGTH</td>
    <td>16</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="DMA0_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA1">DMA1</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA1_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007104</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA1_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007114</td>
    <td>RO</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#DMA1_STRIDE">STRIDE</a></td>
    <td>0x7e007118</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA1_DEBUG">DEBUG</a></td>
    <td>0x7e007120</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA1_DEST_AD">DEST_AD</a></td>
    <td>0x7e007110</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA1_CS">CS</a></td>
    <td>0x7e007100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA1_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00711c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA1_TI">TI</a></td>
    <td>0x7e007108</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#DMA1_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00710c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA1_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007104</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA1_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007114</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>YLENGTH</td>
    <td>16</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="DMA1_STRIDE">Register:STRIDE</h2><br/>
address: 0x7e007118</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_STRIDE</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>D_STRIDE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA1_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007120</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA1_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007110</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA1_CS">Register:CS</h2><br/>
address: 0x7e007100</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA1_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00711c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA1_TI">Register:TI</h2><br/>
address: 0x7e007108</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TDMODE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="DMA1_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00710c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA10">DMA10</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA10_TI">TI</a></td>
    <td>0x7e007a08</td>
    <td>RO</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#DMA10_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e007a0c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA10_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007a04</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA10_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007a14</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#DMA10_CS">CS</a></td>
    <td>0x7e007a00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA10_DEST_AD">DEST_AD</a></td>
    <td>0x7e007a10</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA10_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e007a1c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA10_DEBUG">DEBUG</a></td>
    <td>0x7e007a20</td>
    <td>RW</td>
    <td>29</td>
  </tr>
</table>

<h2><a name="DMA10_TI">Register:TI</h2><br/>
address: 0x7e007a08</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="DMA10_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e007a0c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA10_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007a04</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA10_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007a14</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="DMA10_CS">Register:CS</h2><br/>
address: 0x7e007a00</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA10_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007a10</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA10_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e007a1c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA10_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007a20</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA11">DMA11</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA11_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007b04</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA11_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e007b1c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA11_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007b14</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#DMA11_DEBUG">DEBUG</a></td>
    <td>0x7e007b20</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA11_TI">TI</a></td>
    <td>0x7e007b08</td>
    <td>RO</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#DMA11_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e007b0c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA11_DEST_AD">DEST_AD</a></td>
    <td>0x7e007b10</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA11_CS">CS</a></td>
    <td>0x7e007b00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA11_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007b04</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA11_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e007b1c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA11_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007b14</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="DMA11_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007b20</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA11_TI">Register:TI</h2><br/>
address: 0x7e007b08</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="DMA11_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e007b0c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA11_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007b10</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA11_CS">Register:CS</h2><br/>
address: 0x7e007b00</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA12">DMA12</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA12_DEST_AD">DEST_AD</a></td>
    <td>0x7e007c10</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA12_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e007c0c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA12_TI">TI</a></td>
    <td>0x7e007c08</td>
    <td>RO</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#DMA12_DEBUG">DEBUG</a></td>
    <td>0x7e007c20</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA12_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e007c1c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA12_CS">CS</a></td>
    <td>0x7e007c00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA12_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007c04</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA12_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007c14</td>
    <td>RO</td>
    <td>16</td>
  </tr>
</table>

<h2><a name="DMA12_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007c10</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA12_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e007c0c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA12_TI">Register:TI</h2><br/>
address: 0x7e007c08</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="DMA12_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007c20</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA12_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e007c1c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA12_CS">Register:CS</h2><br/>
address: 0x7e007c00</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA12_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007c04</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA12_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007c14</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA13">DMA13</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA13_DEBUG">DEBUG</a></td>
    <td>0x7e007d20</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA13_DEST_AD">DEST_AD</a></td>
    <td>0x7e007d10</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA13_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e007d0c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA13_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007d04</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA13_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e007d1c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA13_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007d14</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#DMA13_CS">CS</a></td>
    <td>0x7e007d00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA13_TI">TI</a></td>
    <td>0x7e007d08</td>
    <td>RO</td>
    <td>26</td>
  </tr>
</table>

<h2><a name="DMA13_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007d20</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA13_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007d10</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA13_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e007d0c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA13_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007d04</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA13_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e007d1c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA13_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007d14</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="DMA13_CS">Register:CS</h2><br/>
address: 0x7e007d00</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA13_TI">Register:TI</h2><br/>
address: 0x7e007d08</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA14">DMA14</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA14_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007e04</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA14_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e007e1c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA14_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e007e0c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA14_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007e14</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#DMA14_DEST_AD">DEST_AD</a></td>
    <td>0x7e007e10</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA14_DEBUG">DEBUG</a></td>
    <td>0x7e007e20</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA14_CS">CS</a></td>
    <td>0x7e007e00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA14_TI">TI</a></td>
    <td>0x7e007e08</td>
    <td>RO</td>
    <td>26</td>
  </tr>
</table>

<h2><a name="DMA14_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007e04</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA14_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e007e1c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA14_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e007e0c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA14_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007e14</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="DMA14_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007e10</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA14_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007e20</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA14_CS">Register:CS</h2><br/>
address: 0x7e007e00</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA14_TI">Register:TI</h2><br/>
address: 0x7e007e08</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA15">DMA15</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA15_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7ee05014</td>
    <td>RO</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#DMA15_DEST_AD">DEST_AD</a></td>
    <td>0x7ee05010</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA15_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7ee0501c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA15_DEBUG">DEBUG</a></td>
    <td>0x7ee05020</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA15_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7ee0500c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA15_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7ee05004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA15_TI">TI</a></td>
    <td>0x7ee05008</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#DMA15_CS">CS</a></td>
    <td>0x7ee05000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA15_STRIDE">STRIDE</a></td>
    <td>0x7ee05018</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA15_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7ee05014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>YLENGTH</td>
    <td>16</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="DMA15_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7ee05010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA15_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7ee0501c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA15_DEBUG">Register:DEBUG</h2><br/>
address: 0x7ee05020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA15_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7ee0500c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA15_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7ee05004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA15_TI">Register:TI</h2><br/>
address: 0x7ee05008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TDMODE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="DMA15_CS">Register:CS</h2><br/>
address: 0x7ee05000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA15_STRIDE">Register:STRIDE</h2><br/>
address: 0x7ee05018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_STRIDE</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>D_STRIDE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA2">DMA2</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA2_STRIDE">STRIDE</a></td>
    <td>0x7e007218</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA2_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007214</td>
    <td>RO</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#DMA2_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00720c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA2_DEBUG">DEBUG</a></td>
    <td>0x7e007220</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA2_TI">TI</a></td>
    <td>0x7e007208</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#DMA2_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00721c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA2_DEST_AD">DEST_AD</a></td>
    <td>0x7e007210</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA2_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007204</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA2_CS">CS</a></td>
    <td>0x7e007200</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA2_STRIDE">Register:STRIDE</h2><br/>
address: 0x7e007218</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_STRIDE</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>D_STRIDE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA2_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007214</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>YLENGTH</td>
    <td>16</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="DMA2_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00720c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA2_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007220</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA2_TI">Register:TI</h2><br/>
address: 0x7e007208</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TDMODE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="DMA2_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00721c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA2_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007210</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA2_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007204</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA2_CS">Register:CS</h2><br/>
address: 0x7e007200</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA3">DMA3</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA3_DEBUG">DEBUG</a></td>
    <td>0x7e007320</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA3_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007304</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA3_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00730c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA3_TI">TI</a></td>
    <td>0x7e007308</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#DMA3_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007314</td>
    <td>RO</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#DMA3_DEST_AD">DEST_AD</a></td>
    <td>0x7e007310</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA3_CS">CS</a></td>
    <td>0x7e007300</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA3_STRIDE">STRIDE</a></td>
    <td>0x7e007318</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA3_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00731c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA3_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007320</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA3_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007304</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA3_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00730c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA3_TI">Register:TI</h2><br/>
address: 0x7e007308</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TDMODE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="DMA3_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007314</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>YLENGTH</td>
    <td>16</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="DMA3_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007310</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA3_CS">Register:CS</h2><br/>
address: 0x7e007300</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA3_STRIDE">Register:STRIDE</h2><br/>
address: 0x7e007318</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_STRIDE</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>D_STRIDE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA3_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00731c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA4">DMA4</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA4_TI">TI</a></td>
    <td>0x7e007408</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#DMA4_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007414</td>
    <td>RO</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#DMA4_DEST_AD">DEST_AD</a></td>
    <td>0x7e007410</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA4_STRIDE">STRIDE</a></td>
    <td>0x7e007418</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA4_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00740c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA4_CS">CS</a></td>
    <td>0x7e007400</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA4_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007404</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA4_DEBUG">DEBUG</a></td>
    <td>0x7e007420</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA4_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00741c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA4_TI">Register:TI</h2><br/>
address: 0x7e007408</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TDMODE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="DMA4_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007414</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>YLENGTH</td>
    <td>16</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="DMA4_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007410</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA4_STRIDE">Register:STRIDE</h2><br/>
address: 0x7e007418</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_STRIDE</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>D_STRIDE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA4_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00740c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA4_CS">Register:CS</h2><br/>
address: 0x7e007400</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA4_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007404</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA4_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007420</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA4_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00741c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA5">DMA5</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA5_STRIDE">STRIDE</a></td>
    <td>0x7e007518</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA5_DEBUG">DEBUG</a></td>
    <td>0x7e007520</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA5_CS">CS</a></td>
    <td>0x7e007500</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA5_TI">TI</a></td>
    <td>0x7e007508</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#DMA5_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007504</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA5_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00750c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA5_DEST_AD">DEST_AD</a></td>
    <td>0x7e007510</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA5_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007514</td>
    <td>RO</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#DMA5_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00751c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA5_STRIDE">Register:STRIDE</h2><br/>
address: 0x7e007518</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_STRIDE</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>D_STRIDE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA5_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007520</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA5_CS">Register:CS</h2><br/>
address: 0x7e007500</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA5_TI">Register:TI</h2><br/>
address: 0x7e007508</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TDMODE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="DMA5_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007504</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA5_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00750c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA5_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007510</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA5_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007514</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>YLENGTH</td>
    <td>16</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="DMA5_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00751c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA6">DMA6</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA6_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007604</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA6_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00761c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA6_TI">TI</a></td>
    <td>0x7e007608</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#DMA6_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007614</td>
    <td>RO</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#DMA6_CS">CS</a></td>
    <td>0x7e007600</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA6_STRIDE">STRIDE</a></td>
    <td>0x7e007618</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA6_DEBUG">DEBUG</a></td>
    <td>0x7e007620</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA6_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00760c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA6_DEST_AD">DEST_AD</a></td>
    <td>0x7e007610</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA6_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007604</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA6_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00761c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA6_TI">Register:TI</h2><br/>
address: 0x7e007608</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TDMODE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="DMA6_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007614</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>YLENGTH</td>
    <td>16</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="DMA6_CS">Register:CS</h2><br/>
address: 0x7e007600</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA6_STRIDE">Register:STRIDE</h2><br/>
address: 0x7e007618</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_STRIDE</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>D_STRIDE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA6_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007620</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA6_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00760c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA6_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007610</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA7">DMA7</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA7_CS">CS</a></td>
    <td>0x7e007700</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA7_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007704</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA7_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00770c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA7_DEBUG">DEBUG</a></td>
    <td>0x7e007720</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA7_DEST_AD">DEST_AD</a></td>
    <td>0x7e007710</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA7_TI">TI</a></td>
    <td>0x7e007708</td>
    <td>RO</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#DMA7_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00771c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA7_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007714</td>
    <td>RO</td>
    <td>16</td>
  </tr>
</table>

<h2><a name="DMA7_CS">Register:CS</h2><br/>
address: 0x7e007700</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA7_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007704</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA7_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00770c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA7_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007720</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA7_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007710</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA7_TI">Register:TI</h2><br/>
address: 0x7e007708</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="DMA7_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00771c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA7_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007714</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA8">DMA8</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA8_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00780c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA8_TI">TI</a></td>
    <td>0x7e007808</td>
    <td>RO</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#DMA8_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007814</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#DMA8_CS">CS</a></td>
    <td>0x7e007800</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA8_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007804</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA8_DEST_AD">DEST_AD</a></td>
    <td>0x7e007810</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA8_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00781c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA8_DEBUG">DEBUG</a></td>
    <td>0x7e007820</td>
    <td>RW</td>
    <td>29</td>
  </tr>
</table>

<h2><a name="DMA8_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00780c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA8_TI">Register:TI</h2><br/>
address: 0x7e007808</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="DMA8_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007814</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="DMA8_CS">Register:CS</h2><br/>
address: 0x7e007800</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA8_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007804</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA8_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007810</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA8_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00781c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA8_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007820</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA9">DMA9</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#DMA9_DEBUG">DEBUG</a></td>
    <td>0x7e007920</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#DMA9_TI">TI</a></td>
    <td>0x7e007908</td>
    <td>RO</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#DMA9_CONBLK_AD">CONBLK_AD</a></td>
    <td>0x7e007904</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA9_DEST_AD">DEST_AD</a></td>
    <td>0x7e007910</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA9_NEXTCONBK">NEXTCONBK</a></td>
    <td>0x7e00791c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA9_SOURCE_AD">SOURCE_AD</a></td>
    <td>0x7e00790c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DMA9_TXFR_LEN">TXFR_LEN</a></td>
    <td>0x7e007914</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#DMA9_CS">CS</a></td>
    <td>0x7e007900</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DMA9_DEBUG">Register:DEBUG</h2><br/>
address: 0x7e007920</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>READ_ERROR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMA_ID</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DMA_STATE</td>
    <td>16</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>25</td>
    <td>27</td>
  </tr>
  <tr>
    <td>LITE</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="DMA9_TI">Register:TI</h2><br/>
address: 0x7e007908</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEST_INC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRC_INC</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PERMAP</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>WAITS</td>
    <td>21</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="DMA9_CONBLK_AD">Register:CONBLK_AD</h2><br/>
address: 0x7e007904</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA9_DEST_AD">Register:DEST_AD</h2><br/>
address: 0x7e007910</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>D_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA9_NEXTCONBK">Register:NEXTCONBK</h2><br/>
address: 0x7e00791c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>5</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA9_SOURCE_AD">Register:SOURCE_AD</h2><br/>
address: 0x7e00790c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>S_ADDR</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="DMA9_TXFR_LEN">Register:TXFR_LEN</h2><br/>
address: 0x7e007914</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XLENGTH</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="DMA9_CS">Register:CS</h2><br/>
address: 0x7e007900</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>END</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PAUSED</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISDEBUG</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RESET</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="DPHY_CSR">DPHY_CSR</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DQ_SPR_RO</td>
    <td>0x7ee07074</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>BYTE1_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07030</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_DQ_DLL_PHASE_LD_VL</td>
    <td>0x7ee07010</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PAD_MISC_CTRL</td>
    <td>0x7ee07050</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>BYTE3_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07038</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_DQ_MSTR_DLL_BYP_EN</td>
    <td>0x7ee07014</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>BYTE2_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07034</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_DQ_DLL_RESET</td>
    <td>0x7ee07004</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_MSTR_DLL_LOCK_STAT</td>
    <td>0x7ee07018</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PVT_COMP_OVERRD_CTRL</td>
    <td>0x7ee07058</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_DQ_DLL_RECALIBRATE</td>
    <td>0x7ee07008</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PVT_COMP_DEBUG</td>
    <td>0x7ee07060</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_REV_ID</td>
    <td>0x7ee07000</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>CRC_CTRL</td>
    <td>0x7ee07800</td>
    <td>RW</td>
    <td>9</td>
  </tr>
  <tr>
    <td>BYTE1_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07020</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>PHY_FIFO_PNTRS</td>
    <td>0x7ee07044</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PVT_COMP_STATUS</td>
    <td>0x7ee0705c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_SPR1_RO</td>
    <td>0x7ee07070</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>GLBL_DQ_DLL_CNTRL</td>
    <td>0x7ee0700c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PAD_DRV_SLEW_CTRL</td>
    <td>0x7ee0704c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>BYTE0_SLAVE_DLL_OFFSET</td>
    <td>0x7ee0701c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_SPR_RW</td>
    <td>0x7ee0706c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PHY_MISC_CTRL</td>
    <td>0x7ee07048</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>BYTE0_MASTER_DLL_OUTPUT</td>
    <td>0x7ee0702c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>BYTE3_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07028</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PVT_COMP_CTRL</td>
    <td>0x7ee07054</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>BYTE2_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07024</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PHY_READ_STATUS</td>
    <td>0x7ee07068</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>BOOT_READ_DQS_GATE_CTRL</td>
    <td>0x7ee07040</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DQ_PHY_READ_CTRL</td>
    <td>0x7ee07064</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>NORM_READ_DQS_GATE_CTRL</td>
    <td>0x7ee0703c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>CRC_DATA</td>
    <td>0x7ee07804</td>
    <td>RW</td>
    <td>28</td>
  </tr>
</table>

<hr/>
<h1><a name="DPI">DPI</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e208000</td>
    <td>RW</td>
    <td>16</td>
  </tr>
</table>

<hr/>
<h1><a name="DSI0">DSI0</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DISP0_CTR</td>
    <td>0x7e209018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PIX_FIFO</td>
    <td>0x7e209020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HS_DLT3</td>
    <td>0x7e209050</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>HS_CLT0</td>
    <td>0x7e209044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CMD_PKTH</td>
    <td>0x7e209008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INT_EN</td>
    <td>0x7e209028</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISP1_CTR</td>
    <td>0x7e20901c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HSTX_TO_C</td>
    <td>0x7e209030</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PR_TO_CNT</td>
    <td>0x7e20903c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PHY_AFEC1</td>
    <td>0x7e209068</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CMD_DATAF</td>
    <td>0x7e209014</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>STAT</td>
    <td>0x7e20902c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#DSI0_PHYC">PHYC</a></td>
    <td>0x7e209040</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td>HS_CLT1</td>
    <td>0x7e209048</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>TA_TO_CNT</td>
    <td>0x7e209038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RX1_PKTH</td>
    <td>0x7e20900c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CMD_PKTC</td>
    <td>0x7e209004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PHY_AFEC0</td>
    <td>0x7e209064</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#DSI0_CTRL">CTRL</a></td>
    <td>0x7e209000</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TST_MON</td>
    <td>0x7e209070</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>LP_DLT7</td>
    <td>0x7e209060</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>HS_DLT5</td>
    <td>0x7e209058</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>LPRX_TO_C</td>
    <td>0x7e209034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>LP_DLT6</td>
    <td>0x7e20905c</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>HS_DLT4</td>
    <td>0x7e209054</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>HS_CLT2</td>
    <td>0x7e20904c</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>RX2_PKTH</td>
    <td>0x7e209010</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TST_SEL</td>
    <td>0x7e20906c</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>INT_STAT</td>
    <td>0x7e209024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="DSI0_PHYC">Register:PHYC</h2><br/>
address: 0x7e209040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>dlane_hsen_0_sync</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>txulpshs_0_sync</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>forcehsstop_sync</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>unused</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>dlane_hsen_1_sync</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>txulpshs_1_sync</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>clane_hsen_sync</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>txulps_clk_sync</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>txhsclk_cont_sync</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>dsi_esc_lpdt</td>
    <td>12</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="DSI0_CTRL">Register:CTRL</h2><br/>
address: 0x7e209000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL0</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CTRL1</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CTRL2</td>
    <td>2</td>
    <td>2</td>
  </tr>
</table>
<hr/>
<h1><a name="DSI1">DSI1</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>PHY_AFEC1</td>
    <td>0x7e700074</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISP0_CTRL</td>
    <td>0x7e700028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TXPKT_CMD_FIFO</td>
    <td>0x7e70001c</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>HS_CLT0</td>
    <td>0x7e700050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>LP_DLT6</td>
    <td>0x7e700068</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HS_DLT3</td>
    <td>0x7e70005c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HS_DLT5</td>
    <td>0x7e700064</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PR_TO_CNT</td>
    <td>0x7e700048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HS_CLT1</td>
    <td>0x7e700054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RXPKT1_H</td>
    <td>0x7e700014</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TXPKT1_H</td>
    <td>0x7e700008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISP1_CTRL</td>
    <td>0x7e70002c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TST_SEL</td>
    <td>0x7e700078</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HS_DLT4</td>
    <td>0x7e700060</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>LP_DLT7</td>
    <td>0x7e70006c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RXPKT2_H</td>
    <td>0x7e700018</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INT_EN</td>
    <td>0x7e700034</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>TXPKT2_C</td>
    <td>0x7e70000c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TST_MON</td>
    <td>0x7e70007c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TXPKT_PIXD_FIFO</td>
    <td>0x7e700020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HSTX_TO_CNT</td>
    <td>0x7e70003c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>TA_TO_CNT</td>
    <td>0x7e700044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TXPKT1_C</td>
    <td>0x7e700004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HS_CLT2</td>
    <td>0x7e700058</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>STAT</td>
    <td>0x7e700038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>LPRX_TO_CNT</td>
    <td>0x7e700040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TXPKT2_H</td>
    <td>0x7e700010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RXPKT_FIFO</td>
    <td>0x7e700024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INT_STAT</td>
    <td>0x7e700030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0x7e700000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PHYC</td>
    <td>0x7e70004c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PHY_AFEC0</td>
    <td>0x7e700070</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="EMMC">EMMC</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#EMMC_TUNE_STEPS_STD">TUNE_STEPS_STD</a></td>
    <td>0x7e30008c</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#EMMC_TUNE_STEP">TUNE_STEP</a></td>
    <td>0x7e300088</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td><a href="#EMMC_EXRDFIFO_EN">EXRDFIFO_EN</a></td>
    <td>0x7e300084</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#EMMC_FORCE_IRPT">FORCE_IRPT</a></td>
    <td>0x7e300050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RESP3</td>
    <td>0x7e30001c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RESP1</td>
    <td>0x7e300014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RESP0</td>
    <td>0x7e300010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_HWCAP1">HWCAP1</a></td>
    <td>0x7e300044</td>
    <td>RW</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#EMMC_IRPT_EN">IRPT_EN</a></td>
    <td>0x7e300038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>ARG1</td>
    <td>0x7e300008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_CONTROL1">CONTROL1</a></td>
    <td>0x7e30002c</td>
    <td>RW</td>
    <td>27</td>
  </tr>
  <tr>
    <td><a href="#EMMC_BLKSIZECNT">BLKSIZECNT</a></td>
    <td>0x7e300004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_SPI_INT_SPT">SPI_INT_SPT</a></td>
    <td>0x7e3000f0</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#EMMC_CONTROL0">CONTROL0</a></td>
    <td>0x7e300028</td>
    <td>RW</td>
    <td>27</td>
  </tr>
  <tr>
    <td>RESP2</td>
    <td>0x7e300018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_HWCAP0">HWCAP0</a></td>
    <td>0x7e300040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_CONTROL2">CONTROL2</a></td>
    <td>0x7e30003c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_INTERRUPT">INTERRUPT</a></td>
    <td>0x7e300030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_IRPT_MASK">IRPT_MASK</a></td>
    <td>0x7e300034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_SLOTISR_VER">SLOTISR_VER</a></td>
    <td>0x7e3000fc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>ARG2</td>
    <td>0x7e300000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_EXRDFIFO_CFG">EXRDFIFO_CFG</a></td>
    <td>0x7e300080</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td><a href="#EMMC_TUNE_STEPS_DDR">TUNE_STEPS_DDR</a></td>
    <td>0x7e300090</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#EMMC_HWMAXAMP0">HWMAXAMP0</a></td>
    <td>0x7e300048</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#EMMC_CMDTM">CMDTM</a></td>
    <td>0x7e30000c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#EMMC_STATUS">STATUS</a></td>
    <td>0x7e300024</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#EMMC_DBG_SEL">DBG_SEL</a></td>
    <td>0x7e300074</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#EMMC_BOOT_TIMEOUT">BOOT_TIMEOUT</a></td>
    <td>0x7e300070</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_DMA_STATUS">DMA_STATUS</a></td>
    <td>0x7e300054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#EMMC_BUS_CTRL">BUS_CTRL</a></td>
    <td>0x7e3000e0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0x7e300020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="EMMC_TUNE_STEPS_STD">Register:TUNE_STEPS_STD</h2><br/>
address: 0x7e30008c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STEPS</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="EMMC_TUNE_STEP">Register:TUNE_STEP</h2><br/>
address: 0x7e300088</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>0</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="EMMC_EXRDFIFO_EN">Register:EXRDFIFO_EN</h2><br/>
address: 0x7e300084</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="EMMC_FORCE_IRPT">Register:FORCE_IRPT</h2><br/>
address: 0x7e300050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CMD_DONE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DATA_DONE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>READ_RDY</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CARD_IN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>CARD_OUT</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CTO_ERR</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>CEND_ERR</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DTO_ERR</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>DEND_ERR</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>DMA_ERR</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ATA_ERR</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>OEM_ERR</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_HWCAP1">Register:HWCAP1</h2><br/>
address: 0x7e300044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SDR50</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SDR104</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DDR50</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DRV18_TYPEA</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DRV18_TYPEC</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DRV18_TYPED</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>RETUNE_TMR</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>SDR50_TUNE</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>DATA_RETUNE</td>
    <td>14</td>
    <td>15</td>
  </tr>
  <tr>
    <td>MULTIPLIER</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>SPI_MODE</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SPI_BLOCKMODE</td>
    <td>25</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="EMMC_IRPT_EN">Register:IRPT_EN</h2><br/>
address: 0x7e300038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CMD_DONE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DATA_DONE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>READ_RDY</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CARD_IN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>CARD_OUT</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CARD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>INT_A</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>INT_B</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>INT_C</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>RETUNE</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>BOOTACK</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>ENDBOOT</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>CTO_ERR</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>CEND_ERR</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DTO_ERR</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>DEND_ERR</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>DMA_ERR</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ATA_ERR</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>OEM_ERR</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_CONTROL1">Register:CONTROL1</h2><br/>
address: 0x7e30002c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLK_INTLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLK_STABLE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CLK_EN</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>CLK_GENSEL</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CLK_FREQ_MS2</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CLK_FREQ8</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DATA_TOUNIT</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>SRST_HC</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SRST_CMD</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>SRST_DATA</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="EMMC_BLKSIZECNT">Register:BLKSIZECNT</h2><br/>
address: 0x7e300004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BLKSIZE</td>
    <td>0</td>
    <td>11</td>
  </tr>
  <tr>
    <td>SDMA_BLKSIZE</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>BLKSIZE_MS1</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>BLKCNT</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_SPI_INT_SPT">Register:SPI_INT_SPT</h2><br/>
address: 0x7e3000f0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SELECT</td>
    <td>0</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="EMMC_CONTROL0">Register:CONTROL0</h2><br/>
address: 0x7e300028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HCTL_LED</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HCTL_DWIDTH</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>HCTL_HS_EN</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HCTL_DMA</td>
    <td>3</td>
    <td>4</td>
  </tr>
  <tr>
    <td>HCTL_8BIT</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>HCTL_CRDDET</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>HCTL_CRDDET_S</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PWCTL_ON</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PWCTL_SDVOLTS</td>
    <td>9</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PWCTL_HWRST</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>GAP_STOP</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>GAP_RESTART</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>READWAIT_EN</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>GAP_IEN</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>SPI_MODE</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>BOOT_EN</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>ALT_BOOT_EN</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>WAKE_ONINT_EN</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>WAKE_ONINS_EN</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>WAKE_ONREM_EN</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<h2><a name="EMMC_HWCAP0">Register:HWCAP0</h2><br/>
address: 0x7e300040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TCLKFREQ</td>
    <td>0</td>
    <td>5</td>
  </tr>
  <tr>
    <td>TCLKUNIT</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BASEMHZ</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>MAXLEN</td>
    <td>16</td>
    <td>17</td>
  </tr>
  <tr>
    <td>XMEDBUS</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>ADMA2</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HS</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>SDMA</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>RESUME</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>V3_3</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>V3_0</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>V1_8</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>BUS64</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>AINT</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>SLOT_TYPE</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_CONTROL2">Register:CONTROL2</h2><br/>
address: 0x7e30003c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ACNOX_ERR</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ACTO_ERR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ACCRC_ERR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ACEND_ERR</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ACBAD_ERR</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>NOTC12_ERR</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>UHSMODE</td>
    <td>16</td>
    <td>18</td>
  </tr>
  <tr>
    <td>SIGTYPE</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DRVTYPE</td>
    <td>20</td>
    <td>21</td>
  </tr>
  <tr>
    <td>TUNEON</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>TUNED</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>EN_AINT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>EN_PSV</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_INTERRUPT">Register:INTERRUPT</h2><br/>
address: 0x7e300030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CMD_DONE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DATA_DONE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>READ_RDY</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CARD_IN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>CARD_OUT</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CARD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>INT_A</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>INT_B</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>INT_C</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>RETUNE</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>BOOTACK</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>ENDBOOT</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>ERR</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>CTO_ERR</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>CEND_ERR</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DTO_ERR</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>DEND_ERR</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>DMA_ERR</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ATA_ERR</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>OEM_ERR</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_IRPT_MASK">Register:IRPT_MASK</h2><br/>
address: 0x7e300034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CMD_DONE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DATA_DONE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>READ_RDY</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CARD_IN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>CARD_OUT</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CARD</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>INT_A</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>INT_B</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>INT_C</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>RETUNE</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>BOOTACK</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>ENDBOOT</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>CTO_ERR</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>CEND_ERR</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DTO_ERR</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>DEND_ERR</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>DMA_ERR</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ATA_ERR</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>OEM_ERR</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_SLOTISR_VER">Register:SLOTISR_VER</h2><br/>
address: 0x7e3000fc</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SLOT_STATUS</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SDVERSION</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>VENDOR</td>
    <td>24</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_EXRDFIFO_CFG">Register:EXRDFIFO_CFG</h2><br/>
address: 0x7e300080</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RD_THRSH</td>
    <td>0</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="EMMC_TUNE_STEPS_DDR">Register:TUNE_STEPS_DDR</h2><br/>
address: 0x7e300090</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STEPS</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="EMMC_HWMAXAMP0">Register:HWMAXAMP0</h2><br/>
address: 0x7e300048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>AMP_33V</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>AMP_30V</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>AMP_18V</td>
    <td>16</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="EMMC_CMDTM">Register:CMDTM</h2><br/>
address: 0x7e30000c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TM_DMA_EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TM_BLKCNT_EN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TM_AUTO_CMD_EN</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TM_DAT_DIR</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>TM_MULTI_BLOCK</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CMD_RSPNS_TYPE</td>
    <td>16</td>
    <td>17</td>
  </tr>
  <tr>
    <td>CMD_CRCCHK_EN</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>CMD_IXCHK_EN</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>CMD_ISDATA</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>CMD_TYPE</td>
    <td>22</td>
    <td>23</td>
  </tr>
  <tr>
    <td>CMD_INDEX</td>
    <td>24</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="EMMC_STATUS">Register:STATUS</h2><br/>
address: 0x7e300024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CMD_INHIBIT</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DAT_INHIBIT</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DAT_ACTIVE</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RETUNING_REQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>WRITE_TRANSFER</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>READ_TRANSFER</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>NEW_WRITE_DATA</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>NEW_READ_DATA</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>CARD_INSERT</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CARD_STABLE</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>CARD_DETECT</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>WRT_PROTECT</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DAT_LEVEL0</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>CMD_LEVEL</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DAT_LEVEL1</td>
    <td>25</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="EMMC_DBG_SEL">Register:DBG_SEL</h2><br/>
address: 0x7e300074</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SELECT</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="EMMC_BOOT_TIMEOUT">Register:BOOT_TIMEOUT</h2><br/>
address: 0x7e300070</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TIMEOUT</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="EMMC_DMA_STATUS">Register:DMA_STATUS</h2><br/>
address: 0x7e300054</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ERR_AT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LEN_NOMATCH</td>
    <td>2</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="EMMC_BUS_CTRL">Register:BUS_CTRL</h2><br/>
address: 0x7e3000e0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLK_PINS</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>IRQ_PINS</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BUS_WIDTH</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>IRQSEL</td>
    <td>20</td>
    <td>22</td>
  </tr>
  <tr>
    <td>BE_PWR</td>
    <td>24</td>
    <td>30</td>
  </tr>
</table>
<hr/>
<h1><a name="FPGA">FPGA</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>MB_SDC_ISP_FREQ</td>
    <td>0x7e20b734</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SCRATCH</td>
    <td>0x7e20b604</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_XC1_BUILD_NUM</td>
    <td>0x7e20b708</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_XC0_BUILD_NUM</td>
    <td>0x7e20b704</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_CORE_CLK_FREQ</td>
    <td>0x7e20b724</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_XSLC3_BUILD_NUM</td>
    <td>0x7e20b720</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_SDC_V3D_FREQ</td>
    <td>0x7e20b730</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#FPGA_DCM_WR_DATA">DCM_WR_DATA</a></td>
    <td>0x7e20b610</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#FPGA_CTRL0">CTRL0</a></td>
    <td>0x7e20b608</td>
    <td>RW</td>
    <td>36</td>
  </tr>
  <tr>
    <td>MB_XSYS_BUILD_NUM</td>
    <td>0x7e20b700</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_XSLC2_BUILD_NUM</td>
    <td>0x7e20b71c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#FPGA_STATUS0">STATUS0</a></td>
    <td>0x7e20b60c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_XH264_BUILD_NUM</td>
    <td>0x7e20b710</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#FPGA_DCM_CTRL">DCM_CTRL</a></td>
    <td>0x7e20b614</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#FPGA_DCM_RD_DATA">DCM_RD_DATA</a></td>
    <td>0x7e20b618</td>
    <td>RO</td>
    <td>16</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>0x7e20b600</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_SDC_H264_FREQ</td>
    <td>0x7e20b72c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_SDC_CLK_FREQ</td>
    <td>0x7e20b728</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_XSLC1_BUILD_NUM</td>
    <td>0x7e20b718</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_XV3D_BUILD_NUM</td>
    <td>0x7e20b714</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MB_XPERI_BUILD_NUM</td>
    <td>0x7e20b70c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="FPGA_DCM_WR_DATA">Register:DCM_WR_DATA</h2><br/>
address: 0x7e20b610</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>ADDRESS</td>
    <td>16</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="FPGA_CTRL0">Register:CTRL0</h2><br/>
address: 0x7e20b608</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DIS_CTL0</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CAM_CTL0</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DIS_BL</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CAM_CTL1</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CAM_CTL2</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DIS_CTL2</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DIS_RST</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SD_PSU_EN</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DIS_SW_SPI</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>SW_SPI_SCL</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>SW_SPI_SDA_O</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SW_SPI_CS</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SPI0_SEL_A</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SPI1_SEL</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>DISP_BUFFER</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>SPI0_SEL_B</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>TV_ACTIVITY</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>TERMEN_DO</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>TERMEN_CLK</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>LV_SPARE_OUT</td>
    <td>18</td>
    <td>19</td>
  </tr>
  <tr>
    <td>SPARE_OUT</td>
    <td>20</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="FPGA_STATUS0">Register:STATUS0</h2><br/>
address: 0x7e20b60c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HW_ID</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SD_WP</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>SD_CD</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>NAND_RNB</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>SW_SPI_SPI_IN</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SPARE_IN</td>
    <td>19</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="FPGA_DCM_CTRL">Register:DCM_CTRL</h2><br/>
address: 0x7e20b614</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>REMOTE_RST</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>REMOTE_EN</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PERI_RST</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PERI_EN</td>
    <td>24</td>
    <td>27</td>
  </tr>
  <tr>
    <td>PERI_WR_EN</td>
    <td>28</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="FPGA_DCM_RD_DATA">Register:DCM_RD_DATA</h2><br/>
address: 0x7e20b618</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<hr/>
<h1><a name="FPGA_MB">FPGA_MB</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>SDC_ISP_FREQ</td>
    <td>0x7e20b734</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XC1_BUILD_NUM</td>
    <td>0x7e20b708</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XSYS_BUILD_NUM</td>
    <td>0x7e20b700</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XSLC2_BUILD_NUM</td>
    <td>0x7e20b71c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XH264_BUILD_NUM</td>
    <td>0x7e20b710</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XC0_BUILD_NUM</td>
    <td>0x7e20b704</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SDC_H264_FREQ</td>
    <td>0x7e20b72c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SDC_CLK_FREQ</td>
    <td>0x7e20b728</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CORE_CLK_FREQ</td>
    <td>0x7e20b724</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XSLC3_BUILD_NUM</td>
    <td>0x7e20b720</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XSLC1_BUILD_NUM</td>
    <td>0x7e20b718</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XV3D_BUILD_NUM</td>
    <td>0x7e20b714</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SDC_V3D_FREQ</td>
    <td>0x7e20b730</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>XPERI_BUILD_NUM</td>
    <td>0x7e20b70c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="GP">GP</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#GP_FSEL1">FSEL1</a></td>
    <td>0x7e200004</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#GP_FEN2">FEN2</a></td>
    <td>0x7e200060</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_CLR0">CLR0</a></td>
    <td>0x7e200028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL2">FSEL2</a></td>
    <td>0x7e200008</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#GP_REN2">REN2</a></td>
    <td>0x7e200054</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_SET2">SET2</a></td>
    <td>0x7e200024</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_AFEN2">AFEN2</a></td>
    <td>0x7e200090</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_PUDCLK0">PUDCLK0</a></td>
    <td>0x7e200098</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_PUDCLK1">PUDCLK1</a></td>
    <td>0x7e20009c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_AREN0">AREN0</a></td>
    <td>0x7e20007c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_LEN0">LEN0</a></td>
    <td>0x7e200070</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_SET1">SET1</a></td>
    <td>0x7e200020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>AJBTDO</td>
    <td>0x7e2000cc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_PUDCLK2">PUDCLK2</a></td>
    <td>0x7e2000a0</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL6">FSEL6</a></td>
    <td>0x7e200018</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>AJBTMS</td>
    <td>0x7e2000c4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL5">FSEL5</a></td>
    <td>0x7e200014</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#GP_HEN1">HEN1</a></td>
    <td>0x7e200068</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_CLR1">CLR1</a></td>
    <td>0x7e20002c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_HEN2">HEN2</a></td>
    <td>0x7e20006c</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL3">FSEL3</a></td>
    <td>0x7e20000c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#GP_PUD">PUD</a></td>
    <td>0x7e200094</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td><a href="#GP_GPTEST">GPTEST</a></td>
    <td>0x7e2000b0</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#GP_SEN0">SEN0</a></td>
    <td>0x7e2000a4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_AFEN0">AFEN0</a></td>
    <td>0x7e200088</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_EDS1">EDS1</a></td>
    <td>0x7e200044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_FEN1">FEN1</a></td>
    <td>0x7e20005c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_SEN1">SEN1</a></td>
    <td>0x7e2000a8</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL4">FSEL4</a></td>
    <td>0x7e200010</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#GP_LEN1">LEN1</a></td>
    <td>0x7e200074</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_CLR2">CLR2</a></td>
    <td>0x7e200030</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_REN0">REN0</a></td>
    <td>0x7e20004c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_AREN2">AREN2</a></td>
    <td>0x7e200084</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_LEV1">LEV1</a></td>
    <td>0x7e200038</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>AJBTDI</td>
    <td>0x7e2000c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_AFEN1">AFEN1</a></td>
    <td>0x7e20008c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_AREN1">AREN1</a></td>
    <td>0x7e200080</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_REN1">REN1</a></td>
    <td>0x7e200050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>AJBCONF</td>
    <td>0x7e2000c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_LEV2">LEV2</a></td>
    <td>0x7e20003c</td>
    <td>RO</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_EDS2">EDS2</a></td>
    <td>0x7e200048</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_FEN0">FEN0</a></td>
    <td>0x7e200058</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_HEN0">HEN0</a></td>
    <td>0x7e200064</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_LEV0">LEV0</a></td>
    <td>0x7e200034</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_SET0">SET0</a></td>
    <td>0x7e20001c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_LEN2">LEN2</a></td>
    <td>0x7e200078</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#GP_EDS0">EDS0</a></td>
    <td>0x7e200040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL0">FSEL0</a></td>
    <td>0x7e200000</td>
    <td>RW</td>
    <td>30</td>
  </tr>
</table>

<h2><a name="GP_FSEL1">Register:FSEL1</h2><br/>
address: 0x7e200004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FSEL10</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FSEL11</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FSEL12</td>
    <td>6</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FSEL13</td>
    <td>9</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FSEL14</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FSEL15</td>
    <td>15</td>
    <td>17</td>
  </tr>
  <tr>
    <td>FSEL16</td>
    <td>18</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FSEL17</td>
    <td>21</td>
    <td>23</td>
  </tr>
  <tr>
    <td>FSEL18</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>FSEL19</td>
    <td>27</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="GP_FEN2">Register:FEN2</h2><br/>
address: 0x7e200060</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FENn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_CLR0">Register:CLR0</h2><br/>
address: 0x7e200028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLRn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_FSEL2">Register:FSEL2</h2><br/>
address: 0x7e200008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FSEL20</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FSEL21</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FSEL22</td>
    <td>6</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FSEL23</td>
    <td>9</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FSEL24</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FSEL25</td>
    <td>15</td>
    <td>17</td>
  </tr>
  <tr>
    <td>FSEL26</td>
    <td>18</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FSEL27</td>
    <td>21</td>
    <td>23</td>
  </tr>
  <tr>
    <td>FSEL28</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>FSEL29</td>
    <td>27</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="GP_REN2">Register:REN2</h2><br/>
address: 0x7e200054</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RENn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_SET2">Register:SET2</h2><br/>
address: 0x7e200024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SETn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_AFEN2">Register:AFEN2</h2><br/>
address: 0x7e200090</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>AFENn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_PUDCLK0">Register:PUDCLK0</h2><br/>
address: 0x7e200098</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PUDCLKn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_PUDCLK1">Register:PUDCLK1</h2><br/>
address: 0x7e20009c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PUDCLKn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_AREN0">Register:AREN0</h2><br/>
address: 0x7e20007c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ARENn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_LEN0">Register:LEN0</h2><br/>
address: 0x7e200070</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_SET1">Register:SET1</h2><br/>
address: 0x7e200020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SETn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_PUDCLK2">Register:PUDCLK2</h2><br/>
address: 0x7e2000a0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PUDCLKn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_FSEL6">Register:FSEL6</h2><br/>
address: 0x7e200018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FSEL60</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FSEL61</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FSEL62</td>
    <td>6</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FSEL63</td>
    <td>9</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FSEL64</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FSEL65</td>
    <td>15</td>
    <td>17</td>
  </tr>
  <tr>
    <td>FSEL66</td>
    <td>18</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FSEL67</td>
    <td>21</td>
    <td>23</td>
  </tr>
  <tr>
    <td>FSEL68</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>FSEL69</td>
    <td>27</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="GP_FSEL5">Register:FSEL5</h2><br/>
address: 0x7e200014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FSEL50</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FSEL51</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FSEL52</td>
    <td>6</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FSEL53</td>
    <td>9</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FSEL54</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FSEL55</td>
    <td>15</td>
    <td>17</td>
  </tr>
  <tr>
    <td>FSEL56</td>
    <td>18</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FSEL57</td>
    <td>21</td>
    <td>23</td>
  </tr>
  <tr>
    <td>FSEL58</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>FSEL59</td>
    <td>27</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="GP_HEN1">Register:HEN1</h2><br/>
address: 0x7e200068</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HENn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_CLR1">Register:CLR1</h2><br/>
address: 0x7e20002c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLRn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_HEN2">Register:HEN2</h2><br/>
address: 0x7e20006c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HENn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_FSEL3">Register:FSEL3</h2><br/>
address: 0x7e20000c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FSEL30</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FSEL31</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FSEL32</td>
    <td>6</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FSEL33</td>
    <td>9</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FSEL34</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FSEL35</td>
    <td>15</td>
    <td>17</td>
  </tr>
  <tr>
    <td>FSEL36</td>
    <td>18</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FSEL37</td>
    <td>21</td>
    <td>23</td>
  </tr>
  <tr>
    <td>FSEL38</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>FSEL39</td>
    <td>27</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="GP_PUD">Register:PUD</h2><br/>
address: 0x7e200094</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PUD</td>
    <td>0</td>
    <td>1</td>
  </tr>
</table>
<h2><a name="GP_GPTEST">Register:GPTEST</h2><br/>
address: 0x7e2000b0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SMPS</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SPARE</td>
    <td>1</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="GP_SEN0">Register:SEN0</h2><br/>
address: 0x7e2000a4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SEN</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_AFEN0">Register:AFEN0</h2><br/>
address: 0x7e200088</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>AFENn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_EDS1">Register:EDS1</h2><br/>
address: 0x7e200044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EDSn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_FEN1">Register:FEN1</h2><br/>
address: 0x7e20005c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FENn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_SEN1">Register:SEN1</h2><br/>
address: 0x7e2000a8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SEN</td>
    <td>0</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="GP_FSEL4">Register:FSEL4</h2><br/>
address: 0x7e200010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FSEL40</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FSEL41</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FSEL42</td>
    <td>6</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FSEL43</td>
    <td>9</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FSEL44</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FSEL45</td>
    <td>15</td>
    <td>17</td>
  </tr>
  <tr>
    <td>FSEL46</td>
    <td>18</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FSEL47</td>
    <td>21</td>
    <td>23</td>
  </tr>
  <tr>
    <td>FSEL48</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>FSEL49</td>
    <td>27</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="GP_LEN1">Register:LEN1</h2><br/>
address: 0x7e200074</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_CLR2">Register:CLR2</h2><br/>
address: 0x7e200030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLRn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_REN0">Register:REN0</h2><br/>
address: 0x7e20004c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RENn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_AREN2">Register:AREN2</h2><br/>
address: 0x7e200084</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ARENn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_LEV1">Register:LEV1</h2><br/>
address: 0x7e200038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LEVn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_AFEN1">Register:AFEN1</h2><br/>
address: 0x7e20008c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>AFENn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_AREN1">Register:AREN1</h2><br/>
address: 0x7e200080</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ARENn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_REN1">Register:REN1</h2><br/>
address: 0x7e200050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RENn32</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_LEV2">Register:LEV2</h2><br/>
address: 0x7e20003c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LEVn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_EDS2">Register:EDS2</h2><br/>
address: 0x7e200048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EDSn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_FEN0">Register:FEN0</h2><br/>
address: 0x7e200058</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FENn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_HEN0">Register:HEN0</h2><br/>
address: 0x7e200064</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HENn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_LEV0">Register:LEV0</h2><br/>
address: 0x7e200034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LEVn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_SET0">Register:SET0</h2><br/>
address: 0x7e20001c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SETn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_LEN2">Register:LEN2</h2><br/>
address: 0x7e200078</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENn64</td>
    <td>0</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="GP_EDS0">Register:EDS0</h2><br/>
address: 0x7e200040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EDSn0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="GP_FSEL0">Register:FSEL0</h2><br/>
address: 0x7e200000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FSEL00</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FSEL01</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FSEL02</td>
    <td>6</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FSEL03</td>
    <td>9</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FSEL04</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>FSEL05</td>
    <td>15</td>
    <td>17</td>
  </tr>
  <tr>
    <td>FSEL06</td>
    <td>18</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FSEL07</td>
    <td>21</td>
    <td>23</td>
  </tr>
  <tr>
    <td>FSEL08</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>FSEL09</td>
    <td>27</td>
    <td>29</td>
  </tr>
</table>
<hr/>
<h1><a name="H264">H264</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>RC</td>
    <td>0x7f000000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="HD">HD</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#HD_HDM_CTL">HDM_CTL</a></td>
    <td>0x7e80800c</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>FRAME_CNT</td>
    <td>0x7e808068</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HD_CSC_CTL">CSC_CTL</a></td>
    <td>0x7e808040</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SPARE</td>
    <td>0x7e808024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CSC_12_11</td>
    <td>0x7e808044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HD_VID_CTL">VID_CTL</a></td>
    <td>0x7e808038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CSC_22_21</td>
    <td>0x7e80804c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HD_MAI_CTL">MAI_CTL</a></td>
    <td>0x7e808014</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CSC_34_33</td>
    <td>0x7e808058</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MAI_SMP</td>
    <td>0x7e80802c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CSC_14_13</td>
    <td>0x7e808048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HD_MAI_THR">MAI_THR</a></td>
    <td>0x7e808018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CSC_32_31</td>
    <td>0x7e808054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MAI_DAT</td>
    <td>0x7e808020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MAI_FMT</td>
    <td>0x7e80801c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CSC_24_23</td>
    <td>0x7e808050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="HD_HDM_CTL">Register:HDM_CTL</h2><br/>
address: 0x7e80800c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ENDIAN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>SW_RST</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>PDSTBY</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>RFSTBY</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CECOVR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>CECRXD</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="HD_CSC_CTL">Register:CSC_CTL</h2><br/>
address: 0x7e808040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>USERGB2YCC</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>MODE</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PADMSB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>COLORD</td>
    <td>5</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="HD_VID_CTL">Register:VID_CTL</h2><br/>
address: 0x7e808038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BLANKPIX</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>EMPRGB</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>EMPSYNC</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FULRGB</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>FULSYNC</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>CLRRGB</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>CLRSYNC</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>ERROR</td>
    <td>25</td>
    <td>26</td>
  </tr>
  <tr>
    <td>HPOL</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>VPOL</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>RST_FRAMEC</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>UFEN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="HD_MAI_CTL">Register:MAI_CTL</h2><br/>
address: 0x7e808014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RST_MAI</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ERRORF</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ERRORE</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>CHNUM</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PAREN</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FLUSH</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>FULL</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>WHOLSMP</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>CHALIGN</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>DLATE</td>
    <td>15</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="HD_MAI_THR">Register:MAI_THR</h2><br/>
address: 0x7e808018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DREQLOW</td>
    <td>0</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DREQHIGH</td>
    <td>8</td>
    <td>13</td>
  </tr>
  <tr>
    <td>PANICLOW</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>PANICHIGH</td>
    <td>24</td>
    <td>29</td>
  </tr>
</table>
<hr/>
<h1><a name="HDCP">HDCP</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#HDCP_KEY_CTL">KEY_CTL</a></td>
    <td>0x7e809000</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td>KEY_KY0</td>
    <td>0x7e809008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>KEY_KY1</td>
    <td>0x7e80900c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>KEY_ADR</td>
    <td>0x7e809004</td>
    <td>RW</td>
    <td>8</td>
  </tr>
</table>

<h2><a name="HDCP_KEY_CTL">Register:KEY_CTL</h2><br/>
address: 0x7e809000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>START</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DONE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DISHDCP</td>
    <td>2</td>
    <td>2</td>
  </tr>
</table>
<hr/>
<h1><a name="HDMI">HDMI</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>CPU_STATUS</td>
    <td>0x7e902340</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>AN0</td>
    <td>0x7e902018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_8</td>
    <td>0x7e902468</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_8</td>
    <td>0x7e902444</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CEC_CNTRL_3</td>
    <td>0x7e9020f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_8</td>
    <td>0x7e902564</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_SCHEDULER_CONTROL">SCHEDULER_CONTROL</a></td>
    <td>0x7e9020c0</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_4</td>
    <td>0x7e90250c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_8</td>
    <td>0x7e90248c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PACKET_FIFO_CTL</td>
    <td>0x7e90211c</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_1</td>
    <td>0x7e902548</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_2</td>
    <td>0x7e9024e0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_2</td>
    <td>0x7e902498</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TX_PHY_SPREAD_SPECTRUM</td>
    <td>0x7e9022dc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TX_PHY_TX_PHY_STATUS</td>
    <td>0x7e9022d8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CORE_REV</td>
    <td>0x7e902000</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_8</td>
    <td>0x7e9024f8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_6</td>
    <td>0x7e902484</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_5</td>
    <td>0x7e9025a0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_7</td>
    <td>0x7e9024d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MAI_CONFIG</td>
    <td>0x7e902094</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_5</td>
    <td>0x7e9024c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_2</td>
    <td>0x7e90254c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_2</td>
    <td>0x7e902504</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CEC_RX_DATA_1</td>
    <td>0x7e90210c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_4</td>
    <td>0x7e902554</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_VERTB1">DETECTED_VERTB1</a></td>
    <td>0x7e90214c</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_6</td>
    <td>0x7e902538</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_3</td>
    <td>0x7e9024e4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_GCP_5</td>
    <td>0x7e902414</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_0</td>
    <td>0x7e9025d4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_2</td>
    <td>0x7e90242c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TX_PHY_TX_PHY_TMDS_CFG</td>
    <td>0x7e9022d4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_0</td>
    <td>0x7e90246c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPU_MASK_SET</td>
    <td>0x7e902350</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_HORZB">HORZB</a></td>
    <td>0x7e9020c8</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_6</td>
    <td>0x7e9024a8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_5</td>
    <td>0x7e9024ec</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_GCP_1</td>
    <td>0x7e902404</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TX_PHY_TX_PHY_SPARE</td>
    <td>0x7e9022e0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_6</td>
    <td>0x7e9025a4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_READ_POINTERS">READ_POINTERS</a></td>
    <td>0x7e902060</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_0</td>
    <td>0x7e902568</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_3</td>
    <td>0x7e902478</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_0</td>
    <td>0x7e902424</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_VERTA0">DETECTED_VERTA0</a></td>
    <td>0x7e902140</td>
    <td>RW</td>
    <td>25</td>
  </tr>
  <tr>
    <td>CEC_CNTRL_5</td>
    <td>0x7e9020f8</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>HDCP_KEY_2</td>
    <td>0x7e902040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>AUDIO_PACKET_CONFIG</td>
    <td>0x7e90209c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>BCH_CONFIGURATION</td>
    <td>0x7e9020bc</td>
    <td>RW</td>
    <td>9</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_0</td>
    <td>0x7e902520</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_3</td>
    <td>0x7e902430</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_5</td>
    <td>0x7e9025e8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_0</td>
    <td>0x7e9025b0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DVO_TIMING_ADJUST_B</td>
    <td>0x7e90212c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PACKET_FIFO_STATUS</td>
    <td>0x7e902124</td>
    <td>RW</td>
    <td>26</td>
  </tr>
  <tr>
    <td>PERT_INSERT_ERR</td>
    <td>0x7e902080</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>TX_PHY_TX_PHY_RESET_CTL</td>
    <td>0x7e9022c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CP_STATUS</td>
    <td>0x7e902048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>POSTING_MASTER</td>
    <td>0x7e90215c</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_5</td>
    <td>0x7e902534</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_1</td>
    <td>0x7e9025b4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PERT_CONFIG</td>
    <td>0x7e902074</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_3</td>
    <td>0x7e9025e0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_GCP_3</td>
    <td>0x7e90240c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_CONFIG</td>
    <td>0x7e9020a0</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>CRP_CFG</td>
    <td>0x7e9020a8</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_7</td>
    <td>0x7e902584</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>KSV_FIFO_1</td>
    <td>0x7e902034</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>CEC_CNTRL_4</td>
    <td>0x7e9020f4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_8</td>
    <td>0x7e9025d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_1</td>
    <td>0x7e902524</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TX_PHY_TX_PHY_CTL_0</td>
    <td>0x7e9022c4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_GCP_7</td>
    <td>0x7e90241c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPU_MASK_STATUS</td>
    <td>0x7e90234c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SW_RESET_CNTRL</td>
    <td>0x7e902004</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_4</td>
    <td>0x7e902458</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CP_CONFIG</td>
    <td>0x7e902054</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>MAI_FORMAT</td>
    <td>0x7e902098</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_VERTA1">VERTA1</a></td>
    <td>0x7e9020d4</td>
    <td>RW</td>
    <td>25</td>
  </tr>
  <tr>
    <td>CEC_TX_DATA_2</td>
    <td>0x7e902100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_3</td>
    <td>0x7e9025bc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MAI_CHANNEL_MAP</td>
    <td>0x7e902090</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_6</td>
    <td>0x7e9025ec</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_0</td>
    <td>0x7e9024fc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CEC_TX_DATA_3</td>
    <td>0x7e902104</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_8</td>
    <td>0x7e9024b0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CTS_1</td>
    <td>0x7e9020b0</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_8</td>
    <td>0x7e9025f4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_5</td>
    <td>0x7e902438</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_2</td>
    <td>0x7e902450</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_1</td>
    <td>0x7e9024b8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CTS_PERIOD_0</td>
    <td>0x7e9020b4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_7</td>
    <td>0x7e902440</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PERT_LFSR_PRELOAD</td>
    <td>0x7e902078</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>ENCODER_CTL</td>
    <td>0x7e902070</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_1</td>
    <td>0x7e902590</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DVO_TIMING_ADJUST_D</td>
    <td>0x7e902134</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_6</td>
    <td>0x7e9024cc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_3</td>
    <td>0x7e902598</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_3</td>
    <td>0x7e9024c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_6</td>
    <td>0x7e902460</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_2</td>
    <td>0x7e902474</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPU_SET</td>
    <td>0x7e902344</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_6</td>
    <td>0x7e9025c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_3</td>
    <td>0x7e90249c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_4</td>
    <td>0x7e902578</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_5</td>
    <td>0x7e902510</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TX_PHY_TX_PHY_PLL_CFG</td>
    <td>0x7e9022d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_4</td>
    <td>0x7e90247c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TX_PHY_TX_PHY_CTL_2</td>
    <td>0x7e9022cc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_7</td>
    <td>0x7e902560</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CP_TST</td>
    <td>0x7e902058</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_1</td>
    <td>0x7e90244c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CEC_RX_DATA_3</td>
    <td>0x7e902114</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_3</td>
    <td>0x7e902508</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HOTPLUG_INT</td>
    <td>0x7e902008</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_7</td>
    <td>0x7e902518</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_HORZA">DETECTED_HORZA</a></td>
    <td>0x7e902138</td>
    <td>RW</td>
    <td>15</td>
  </tr>
  <tr>
    <td>AN1</td>
    <td>0x7e90201c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_1</td>
    <td>0x7e902494</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_4</td>
    <td>0x7e90259c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>13_AUDIO_STATUS_1</td>
    <td>0x7e902154</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>13_AUDIO_CFG_1</td>
    <td>0x7e902150</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_1</td>
    <td>0x7e902500</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_1</td>
    <td>0x7e902428</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>AN_INFLUENCE_2</td>
    <td>0x7e902024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_4</td>
    <td>0x7e9024c4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_GCP_4</td>
    <td>0x7e902410</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_5</td>
    <td>0x7e90245c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_7</td>
    <td>0x7e9024ac</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BKSV1</td>
    <td>0x7e902014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_GCP_8</td>
    <td>0x7e902420</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_FIFO_CTL">FIFO_CTL</a></td>
    <td>0x7e90205c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CEC_CNTRL_2</td>
    <td>0x7e9020ec</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_8</td>
    <td>0x7e902540</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_1</td>
    <td>0x7e9024dc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_5</td>
    <td>0x7e9024a4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MBIST_TM</td>
    <td>0x7e9020e0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#HDMI_VERTB0">VERTB0</a></td>
    <td>0x7e9020d0</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_7</td>
    <td>0x7e902488</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_6</td>
    <td>0x7e902514</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_7</td>
    <td>0x7e9024f4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CTS_0</td>
    <td>0x7e9020ac</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_6</td>
    <td>0x7e90255c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PERT_DATA</td>
    <td>0x7e90208c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_8</td>
    <td>0x7e9024d4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_0</td>
    <td>0x7e902544</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CP_INTEGRITY_CFG</td>
    <td>0x7e902050</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>RAM_GCP_0</td>
    <td>0x7e902400</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BKSV0</td>
    <td>0x7e902010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MISC_CONTROL</td>
    <td>0x7e9020e4</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>HOTPLUG</td>
    <td>0x7e90200c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DVO_TIMING_ADJUST_A</td>
    <td>0x7e902128</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_1</td>
    <td>0x7e9025d8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_VERTA0">VERTA0</a></td>
    <td>0x7e9020cc</td>
    <td>RW</td>
    <td>25</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_7</td>
    <td>0x7e90253c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_4</td>
    <td>0x7e9024a0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_6</td>
    <td>0x7e902580</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_6</td>
    <td>0x7e9024f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HDCP_CTL</td>
    <td>0x7e902044</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_1</td>
    <td>0x7e90256c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_4</td>
    <td>0x7e902434</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HDCP_KEY_1</td>
    <td>0x7e90203c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_VERTA1">DETECTED_VERTA1</a></td>
    <td>0x7e902148</td>
    <td>RW</td>
    <td>25</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_1</td>
    <td>0x7e902470</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_4</td>
    <td>0x7e9025e4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_7</td>
    <td>0x7e9025a8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_8</td>
    <td>0x7e902588</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PACKET_FIFO_CFG</td>
    <td>0x7e902120</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CEC_RX_DATA_2</td>
    <td>0x7e902110</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PERT_TEST_LENGTH</td>
    <td>0x7e902088</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CTS_PERIOD_1</td>
    <td>0x7e9020b8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TST_AN1</td>
    <td>0x7e90202c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DVO_TIMING_ADJUST_C</td>
    <td>0x7e902130</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>KSV_FIFO_0</td>
    <td>0x7e902030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_0</td>
    <td>0x7e902448</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_8</td>
    <td>0x7e9025ac</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HBR_AUDIO_PACKET_HEADER</td>
    <td>0x7e902158</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_7</td>
    <td>0x7e9025cc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_3</td>
    <td>0x7e902454</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_4</td>
    <td>0x7e902530</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_4_0</td>
    <td>0x7e902490</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_2</td>
    <td>0x7e9025dc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PERT_INSERT_ERR_SEP</td>
    <td>0x7e902084</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_GCP_2</td>
    <td>0x7e902408</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_1_6</td>
    <td>0x7e90243c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CP_INTEGRITY</td>
    <td>0x7e90204c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PERT_LFSR_FEEDBACK_MASK</td>
    <td>0x7e90207c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_2</td>
    <td>0x7e902594</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_2</td>
    <td>0x7e9025b8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_0</td>
    <td>0x7e9024d8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_3</td>
    <td>0x7e902574</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_11_0</td>
    <td>0x7e90258c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CEC_RX_DATA_4</td>
    <td>0x7e902118</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_4</td>
    <td>0x7e9025c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_2</td>
    <td>0x7e9024bc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_13_7</td>
    <td>0x7e9025f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_STATUS</td>
    <td>0x7e9020a4</td>
    <td>RW</td>
    <td>14</td>
  </tr>
  <tr>
    <td>RAM_GCP_6</td>
    <td>0x7e902418</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_7_8</td>
    <td>0x7e90251c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_6_4</td>
    <td>0x7e9024e8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TX_PHY_TX_PHY_CTL_1</td>
    <td>0x7e9022c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_5_0</td>
    <td>0x7e9024b4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_12_5</td>
    <td>0x7e9025c4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TEST</td>
    <td>0x7e9020dc</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#HDMI_VERTB1">VERTB1</a></td>
    <td>0x7e9020d8</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_3</td>
    <td>0x7e902550</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CEC_CNTRL_1</td>
    <td>0x7e9020e8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPU_CLEAR</td>
    <td>0x7e902348</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_HORZB">DETECTED_HORZB</a></td>
    <td>0x7e90213c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>AN_INFLUENCE_1</td>
    <td>0x7e902020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPU_MASK_CLEAR</td>
    <td>0x7e902354</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TST_AN0</td>
    <td>0x7e902028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_HORZA">HORZA</a></td>
    <td>0x7e9020c4</td>
    <td>RW</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_3</td>
    <td>0x7e90252c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CEC_TX_DATA_1</td>
    <td>0x7e9020fc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>V</td>
    <td>0x7e902038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_2_7</td>
    <td>0x7e902464</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CEC_TX_DATA_4</td>
    <td>0x7e902108</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_VERTB0">DETECTED_VERTB0</a></td>
    <td>0x7e902144</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>RAM_PACKET_3_5</td>
    <td>0x7e902480</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_2</td>
    <td>0x7e902570</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_10_5</td>
    <td>0x7e90257c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_9_5</td>
    <td>0x7e902558</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RAM_PACKET_8_2</td>
    <td>0x7e902528</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="HDMI_SCHEDULER_CONTROL">Register:SCHEDULER_CONTROL</h2><br/>
address: 0x7e9020c0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MODE_REQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>MODE_ACTIVE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>USE_PREDICTS</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ALWS_VERT_KEEPOUT</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ALWS_REKEY_KEEPOUT</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>IGN_VSYNC_PREDS</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ENC_ONLY_WHEN_AUTH</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>POSTLN_AVOID</td>
    <td>8</td>
    <td>13</td>
  </tr>
  <tr>
    <td>USE_POSTLN_AVOID</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>MANUAL_FORMAT</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>HSYNC_PHYST_EN</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>VSYNC_PHYST_EN</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>VSYNC_RESET_VAL</td>
    <td>18</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_VERTB1">Register:DETECTED_VERTB1</h2><br/>
address: 0x7e90214c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_VBP1</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MANUAL_VSPO1</td>
    <td>9</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="HDMI_HORZB">Register:HORZB</h2><br/>
address: 0x7e9020c8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_HFP</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>MANUAL_HSP</td>
    <td>10</td>
    <td>19</td>
  </tr>
  <tr>
    <td>MANUAL_HBP</td>
    <td>20</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="HDMI_READ_POINTERS">Register:READ_POINTERS</h2><br/>
address: 0x7e902060</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DRFT_RD_ADDR</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DRFT_WR_ADDR</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DRFT_UNDERFLOW</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DRFT_EMPTY_MINUS</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>DRFT_ALMOST_MT</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>DRFT_OVERFLOW</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DRFT_FULL_MINUS</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DRFT_ALMOST_FULL</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>DRFT_HOLD_RD</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>DRFT_HOLD_WR</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>DOMAIN_RESYNC_RD</td>
    <td>24</td>
    <td>26</td>
  </tr>
  <tr>
    <td>DOMAIN_WR_ADDR</td>
    <td>27</td>
    <td>29</td>
  </tr>
  <tr>
    <td>DOMAIN_HALF_FULL</td>
    <td>30</td>
    <td>30</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_VERTA0">Register:DETECTED_VERTA0</h2><br/>
address: 0x7e902140</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_VAL0</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>MANUAL_VFP0</td>
    <td>13</td>
    <td>19</td>
  </tr>
  <tr>
    <td>MANUAL_VSP0</td>
    <td>20</td>
    <td>24</td>
  </tr>
</table>
<h2><a name="HDMI_VERTA1">Register:VERTA1</h2><br/>
address: 0x7e9020d4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_VAL1</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>MANUAL_VFP1</td>
    <td>13</td>
    <td>19</td>
  </tr>
  <tr>
    <td>MANUAL_VSP1</td>
    <td>20</td>
    <td>24</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_HORZA">Register:DETECTED_HORZA</h2><br/>
address: 0x7e902138</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_HAP</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>MANUAL_HPOL</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>MANUAL_VPOL</td>
    <td>14</td>
    <td>14</td>
  </tr>
</table>
<h2><a name="HDMI_FIFO_CTL">Register:FIFO_CTL</h2><br/>
address: 0x7e90205c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASTER_SLAVE_N</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>USE_FULL</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CAPTURE_POINTER</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>INV_CLK_XFR</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>USE_PLL_LOCK</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>FIFO_RESET</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>RECENTER</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ON_VB</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>VB_CNT</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>USE_EMPTY</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>RECENTER_DONE</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>ON_VB_DONE</td>
    <td>15</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="HDMI_VERTB0">Register:VERTB0</h2><br/>
address: 0x7e9020d0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_VBP0</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MANUAL_VSPO0</td>
    <td>9</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="HDMI_VERTA0">Register:VERTA0</h2><br/>
address: 0x7e9020cc</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_VAL0</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>MANUAL_VFP0</td>
    <td>13</td>
    <td>19</td>
  </tr>
  <tr>
    <td>MANUAL_VSP0</td>
    <td>20</td>
    <td>24</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_VERTA1">Register:DETECTED_VERTA1</h2><br/>
address: 0x7e902148</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_VAL1</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>MANUAL_VFP1</td>
    <td>13</td>
    <td>19</td>
  </tr>
  <tr>
    <td>MANUAL_VSP1</td>
    <td>20</td>
    <td>24</td>
  </tr>
</table>
<h2><a name="HDMI_VERTB1">Register:VERTB1</h2><br/>
address: 0x7e9020d8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_VBP1</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MANUAL_VSPO1</td>
    <td>9</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_HORZB">Register:DETECTED_HORZB</h2><br/>
address: 0x7e90213c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_HFP</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>MANUAL_HSP</td>
    <td>10</td>
    <td>19</td>
  </tr>
  <tr>
    <td>MANUAL_HBP</td>
    <td>20</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="HDMI_HORZA">Register:HORZA</h2><br/>
address: 0x7e9020c4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_HAP</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>MANUAL_HPOL</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>MANUAL_VPOL</td>
    <td>14</td>
    <td>14</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_VERTB0">Register:DETECTED_VERTB0</h2><br/>
address: 0x7e902144</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MANUAL_VBP0</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MANUAL_VSPO0</td>
    <td>9</td>
    <td>21</td>
  </tr>
</table>
<hr/>
<h1><a name="I2C0">I2C0</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0x7e205014</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>A</td>
    <td>0x7e20500c</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td>FIFO</td>
    <td>0x7e205010</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e205000</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>S</td>
    <td>0x7e205004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DEL</td>
    <td>0x7e205018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DLEN</td>
    <td>0x7e205008</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CLKT</td>
    <td>0x7e20501c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
</table>

<hr/>
<h1><a name="I2C1">I2C1</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DEL</td>
    <td>0x7e804018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0x7e804014</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CLKT</td>
    <td>0x7e80401c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>A</td>
    <td>0x7e80400c</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DLEN</td>
    <td>0x7e804008</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e804000</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>FIFO</td>
    <td>0x7e804010</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>S</td>
    <td>0x7e804004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="I2C2">I2C2</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>CLKT</td>
    <td>0x7e80501c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>FIFO</td>
    <td>0x7e805010</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e805000</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>S</td>
    <td>0x7e805004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DEL</td>
    <td>0x7e805018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIV</td>
    <td>0x7e805014</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DLEN</td>
    <td>0x7e805008</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>A</td>
    <td>0x7e80500c</td>
    <td>RW</td>
    <td>7</td>
  </tr>
</table>

<hr/>
<h1><a name="I2C_SPI_SLV">I2C_SPI_SLV</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_MIS">MIS</a></td>
    <td>0x7e214020</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_IMSC">IMSC</a></td>
    <td>0x7e214018</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_SLV">SLV</a></td>
    <td>0x7e214008</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_ICR">ICR</a></td>
    <td>0x7e214024</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_DR">DR</a></td>
    <td>0x7e214000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_DEBUG2">DEBUG2</a></td>
    <td>0x7e21403c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_DMACR">DMACR</a></td>
    <td>0x7e214028</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_VCSTAT">VCSTAT</a></td>
    <td>0x7e214030</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_TDR">TDR</a></td>
    <td>0x7e21402c</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_IFLS">IFLS</a></td>
    <td>0x7e214014</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_CR">CR</a></td>
    <td>0x7e21400c</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_HCTRL">HCTRL</a></td>
    <td>0x7e214034</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_RIS">RIS</a></td>
    <td>0x7e21401c</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_FR">FR</a></td>
    <td>0x7e214010</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_DEBUG1">DEBUG1</a></td>
    <td>0x7e214038</td>
    <td>RW</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_RSR">RSR</a></td>
    <td>0x7e214004</td>
    <td>RW</td>
    <td>6</td>
  </tr>
</table>

<h2><a name="I2C_SPI_SLV_MIS">Register:MIS</h2><br/>
address: 0x7e214020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RXMIS</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TXMIS</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BEMIS</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OEMIS</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_IMSC">Register:IMSC</h2><br/>
address: 0x7e214018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RXIM</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TXIM</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BEIM</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OEIM</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_SLV">Register:SLV</h2><br/>
address: 0x7e214008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>0</td>
    <td>6</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_ICR">Register:ICR</h2><br/>
address: 0x7e214024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RXIC</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TXIC</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BEIC</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OEIC</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_DR">Register:DR</h2><br/>
address: 0x7e214000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>OE</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>UE</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>TXDMAPREQ</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>TXDMABREQ</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>RXDMAPREQ</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>RXDMABREQ</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>TXBUSY</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>RXFE</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>TXFF</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>RXFF</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>TXFE</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>RXBUSY</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>TXFLEVEL</td>
    <td>22</td>
    <td>26</td>
  </tr>
  <tr>
    <td>RXFLEVEL</td>
    <td>27</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_DEBUG2">Register:DEBUG2</h2><br/>
address: 0x7e21403c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_DMACR">Register:DMACR</h2><br/>
address: 0x7e214028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RXDMAE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TXDMAE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DMAONERR</td>
    <td>2</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_VCSTAT">Register:VCSTAT</h2><br/>
address: 0x7e214030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_TDR">Register:TDR</h2><br/>
address: 0x7e21402c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_IFLS">Register:IFLS</h2><br/>
address: 0x7e214014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TXIFLSEL</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RXIFLSEL</td>
    <td>3</td>
    <td>5</td>
  </tr>
  <tr>
    <td>TXIFPSEL</td>
    <td>6</td>
    <td>8</td>
  </tr>
  <tr>
    <td>RXIFPSEL</td>
    <td>9</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_CR">Register:CR</h2><br/>
address: 0x7e21400c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SPI</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>I2C</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>CPHA</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>CPOL</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ENSTAT</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ENCTRL</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BRK</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>TXE</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>RXE</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>INV_RXF</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>TESTFIFO</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>HOSTCTRLEN</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>INV_TXF</td>
    <td>13</td>
    <td>13</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_HCTRL">Register:HCTRL</h2><br/>
address: 0x7e214034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_RIS">Register:RIS</h2><br/>
address: 0x7e21401c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RXRIS</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TXRIS</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>BERIS</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OERIS</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_FR">Register:FR</h2><br/>
address: 0x7e214010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TXBUSY</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RXFE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TXFF</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RXFF</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TXFE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>RXBUSY</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>TXFLEVEL</td>
    <td>10</td>
    <td>6</td>
  </tr>
  <tr>
    <td>RXFLEVEL</td>
    <td>11</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_DEBUG1">Register:DEBUG1</h2><br/>
address: 0x7e214038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_RSR">Register:RSR</h2><br/>
address: 0x7e214004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>OE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>UE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TXDMAPREQ</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TXDMABREQ</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RXDMAPREQ</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>RXDMABREQ</td>
    <td>5</td>
    <td>5</td>
  </tr>
</table>
<hr/>
<h1><a name="IC0">IC0</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>S</td>
    <td>0x7e002004</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td>FORCE1_SET</td>
    <td>0x7e00204c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FORCE0_SET</td>
    <td>0x7e002048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MASK5</td>
    <td>0x7e002024</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>PROFILE</td>
    <td>0x7e002038</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>SRC0</td>
    <td>0x7e002008</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MASK4</td>
    <td>0x7e002020</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>MASK6</td>
    <td>0x7e002028</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>WAKEUP</td>
    <td>0x7e002034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FORCE1</td>
    <td>0x7e002044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e002000</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>MASK7</td>
    <td>0x7e00202c</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>FORCE0_CLR</td>
    <td>0x7e002050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MASK0</td>
    <td>0x7e002010</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>MASK2</td>
    <td>0x7e002018</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>FORCE1_CLR</td>
    <td>0x7e002054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SRC1</td>
    <td>0x7e00200c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VADDR</td>
    <td>0x7e002030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MASK1</td>
    <td>0x7e002014</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>FORCE0</td>
    <td>0x7e002040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MASK3</td>
    <td>0x7e00201c</td>
    <td>RW</td>
    <td>31</td>
  </tr>
</table>

<hr/>
<h1><a name="IC1">IC1</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>PROFILE</td>
    <td>0x7e002838</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>VADDR</td>
    <td>0x7e002830</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FORCE1</td>
    <td>0x7e002844</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FORCE0</td>
    <td>0x7e002840</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MASK3</td>
    <td>0x7e00281c</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>MASK0</td>
    <td>0x7e002810</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>MASK1</td>
    <td>0x7e002814</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>MASK5</td>
    <td>0x7e002824</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>WAKEUP</td>
    <td>0x7e002834</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e002800</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>MASK2</td>
    <td>0x7e002818</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>FORCE1_SET</td>
    <td>0x7e00284c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SRC0</td>
    <td>0x7e002808</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FORCE0_CLR</td>
    <td>0x7e002850</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>S</td>
    <td>0x7e002804</td>
    <td>RO</td>
    <td>27</td>
  </tr>
  <tr>
    <td>MASK7</td>
    <td>0x7e00282c</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>FORCE0_SET</td>
    <td>0x7e002848</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SRC1</td>
    <td>0x7e00280c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MASK4</td>
    <td>0x7e002820</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>MASK6</td>
    <td>0x7e002828</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>FORCE1_CLR</td>
    <td>0x7e002854</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="ISP">ISP</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>RC</td>
    <td>0x7ea00000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="JP">JP</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0x7e005000</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C0S</td>
    <td>0x7e005058</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C0BA</td>
    <td>0x7e00504c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>NCB</td>
    <td>0x7e005014</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>QCTRL</td>
    <td>0x7e005048</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>NSB</td>
    <td>0x7e00501c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>DCCTRL</td>
    <td>0x7e00500c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C1S</td>
    <td>0x7e00505c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>QWDATA</td>
    <td>0x7e005044</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>HWDATA</td>
    <td>0x7e00502c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C2BA</td>
    <td>0x7e005054</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>MOP</td>
    <td>0x7e005024</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C0W</td>
    <td>0x7e005064</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>MADDR</td>
    <td>0x7e005030</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>SBO</td>
    <td>0x7e005020</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C1BA</td>
    <td>0x7e005050</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>HADDR</td>
    <td>0x7e005028</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>QADDR</td>
    <td>0x7e005040</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C1W</td>
    <td>0x7e005068</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C2S</td>
    <td>0x7e005060</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>MWDATA</td>
    <td>0x7e005034</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>SDA</td>
    <td>0x7e005018</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>C2W</td>
    <td>0x7e00506c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>OADDR</td>
    <td>0x7e005038</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>MCTRL</td>
    <td>0x7e005008</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>CBA</td>
    <td>0x7e005010</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>OWDATA</td>
    <td>0x7e00503c</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>ICST</td>
    <td>0x7e005004</td>
    <td>RW</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="L1">L1</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>D1_WBACKS</td>
    <td>0x7ee021a0</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START1">L1_SANDBOX_START1</a></td>
    <td>0x7ee02808</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>IC1_RAS_PUSHES</td>
    <td>0x7ee020d0</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>D0_WR_THRUS</td>
    <td>0x7ee0215c</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC0_FLUSH_S</td>
    <td>0x7ee02008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>D1_WR_THRUS</td>
    <td>0x7ee0219c</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC0_RAS_POPS</td>
    <td>0x7ee02054</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>D_FLUSH_E</td>
    <td>0x7ee02108</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>L1_SANDBOX_END2</td>
    <td>0x7ee02814</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>D0_RD_MISSES</td>
    <td>0x7ee02148</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>L1_SANDBOX_END1</td>
    <td>0x7ee0280c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#L1_IC0_PRIORITY">IC0_PRIORITY</a></td>
    <td>0x7ee02004</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>L1_SANDBOX_END6</td>
    <td>0x7ee02834</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>IC1_FLUSH_E</td>
    <td>0x7ee0208c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>D0_WR_HITS</td>
    <td>0x7ee02150</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>D0_RD_SNOOPS</td>
    <td>0x7ee02144</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>L1_SANDBOX_END3</td>
    <td>0x7ee0281c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>D0_WR_MISSES</td>
    <td>0x7ee02158</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>D1_WR_HITS</td>
    <td>0x7ee02190</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC1_BP_MISSES</td>
    <td>0x7ee020cc</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#L1_IC0_CONTROL">IC0_CONTROL</a></td>
    <td>0x7ee02000</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td>L1_SANDBOX_END4</td>
    <td>0x7ee02824</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>IC0_RD_MISSES</td>
    <td>0x7ee02044</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START3">L1_SANDBOX_START3</a></td>
    <td>0x7ee02818</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>D1_RD_SNOOPS</td>
    <td>0x7ee02184</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC1_BP_HITS</td>
    <td>0x7ee020c8</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>L1_SANDBOX_END5</td>
    <td>0x7ee0282c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START5">L1_SANDBOX_START5</a></td>
    <td>0x7ee02828</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START0">L1_SANDBOX_START0</a></td>
    <td>0x7ee02800</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>D1_RD_HITS</td>
    <td>0x7ee02180</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC0_FLUSH_E</td>
    <td>0x7ee0200c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>D1_WR_SNOOPS</td>
    <td>0x7ee02194</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>D1_RD_MISSES</td>
    <td>0x7ee02188</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC0_RAS_PUSHES</td>
    <td>0x7ee02050</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>D0_WR_SNOOPS</td>
    <td>0x7ee02154</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START4">L1_SANDBOX_START4</a></td>
    <td>0x7ee02820</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>D0_WBACKS</td>
    <td>0x7ee02160</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#L1_D_PRIORITY">D_PRIORITY</a></td>
    <td>0x7ee0210c</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#L1_D_CONTROL">D_CONTROL</a></td>
    <td>0x7ee02100</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>D0_RD_THRUS</td>
    <td>0x7ee0214c</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START6">L1_SANDBOX_START6</a></td>
    <td>0x7ee02830</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>D1_RD_THRUS</td>
    <td>0x7ee0218c</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC0_BP_MISSES</td>
    <td>0x7ee0204c</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>L1_SANDBOX_END0</td>
    <td>0x7ee02804</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#L1_IC1_PRIORITY">IC1_PRIORITY</a></td>
    <td>0x7ee02084</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#L1_IC1_CONTROL">IC1_CONTROL</a></td>
    <td>0x7ee02080</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td>IC0_BP_HITS</td>
    <td>0x7ee02048</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC1_FLUSH_S</td>
    <td>0x7ee02088</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>IC1_RAS_UNDERFLOW</td>
    <td>0x7ee020d8</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC1_RD_MISSES</td>
    <td>0x7ee020c4</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>D0_RD_HITS</td>
    <td>0x7ee02140</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC1_RD_HITS</td>
    <td>0x7ee020c0</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START7">L1_SANDBOX_START7</a></td>
    <td>0x7ee02838</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>IC0_RD_HITS</td>
    <td>0x7ee02040</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>L1_SANDBOX_END7</td>
    <td>0x7ee0283c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START2">L1_SANDBOX_START2</a></td>
    <td>0x7ee02810</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td>D1_WR_MISSES</td>
    <td>0x7ee02198</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_PERI_BR">L1_SANDBOX_PERI_BR</a></td>
    <td>0x7ee02840</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td>IC0_RAS_UNDERFLOW</td>
    <td>0x7ee02058</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>IC1_RAS_POPS</td>
    <td>0x7ee020d4</td>
    <td>RO</td>
    <td>0</td>
  </tr>
  <tr>
    <td>D_FLUSH_S</td>
    <td>0x7ee02104</td>
    <td>RW</td>
    <td>30</td>
  </tr>
</table>

<h2><a name="L1_L1_SANDBOX_START1">Register:L1_SANDBOX_START1</h2><br/>
address: 0x7ee02808</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_ADDR</td>
    <td>5</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="L1_IC0_PRIORITY">Register:IC0_PRIORITY</h2><br/>
address: 0x7ee02004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IC0_APRIORITY0</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>IC0_APRIORITY1</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>IC0_APRIORITY2</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>IC0_APRIORITY3</td>
    <td>12</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="L1_IC0_CONTROL">Register:IC0_CONTROL</h2><br/>
address: 0x7ee02000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DISABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_FLUSH</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ENABLE_STATS</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>BP_DISABLE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RAS_DISABLE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DISABLE_VLINE</td>
    <td>5</td>
    <td>6</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START3">Register:L1_SANDBOX_START3</h2><br/>
address: 0x7ee02818</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_ADDR</td>
    <td>5</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START5">Register:L1_SANDBOX_START5</h2><br/>
address: 0x7ee02828</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_ADDR</td>
    <td>5</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START0">Register:L1_SANDBOX_START0</h2><br/>
address: 0x7ee02800</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_ADDR</td>
    <td>5</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START4">Register:L1_SANDBOX_START4</h2><br/>
address: 0x7ee02820</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_ADDR</td>
    <td>5</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="L1_D_PRIORITY">Register:D_PRIORITY</h2><br/>
address: 0x7ee0210c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>c0_l2_priority</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>c0_uc_priority</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>c0_per_priority</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>c1_l2_priority</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>c1_uc_priority</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>c1_per_priority</td>
    <td>24</td>
    <td>27</td>
  </tr>
</table>
<h2><a name="L1_D_CONTROL">Register:D_CONTROL</h2><br/>
address: 0x7ee02100</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DC_DISABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DC0_FLUSH</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DC1_FLUSH</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DC_EN_STATS</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START6">Register:L1_SANDBOX_START6</h2><br/>
address: 0x7ee02830</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_ADDR</td>
    <td>5</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="L1_IC1_PRIORITY">Register:IC1_PRIORITY</h2><br/>
address: 0x7ee02084</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IC1_APRIORITY0</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>IC1_APRIORITY1</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>IC1_APRIORITY2</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>IC1_APRIORITY3</td>
    <td>12</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="L1_IC1_CONTROL">Register:IC1_CONTROL</h2><br/>
address: 0x7ee02080</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DISABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_FLUSH</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ENABLE_STATS</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>BP_DISABLE</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RAS_DISABLE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DISABLE_VLINE</td>
    <td>5</td>
    <td>6</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START7">Register:L1_SANDBOX_START7</h2><br/>
address: 0x7ee02838</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_ADDR</td>
    <td>5</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START2">Register:L1_SANDBOX_START2</h2><br/>
address: 0x7ee02810</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START_ADDR</td>
    <td>5</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_PERI_BR">Register:L1_SANDBOX_PERI_BR</h2><br/>
address: 0x7ee02840</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>sandbox_bootrom</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>sandbox_peri</td>
    <td>8</td>
    <td>12</td>
  </tr>
</table>
<hr/>
<h1><a name="L2">L2</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#L2_CONT_OFF">CONT_OFF</a></td>
    <td>0x7ee01000</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SD_STALLS</td>
    <td>0x7ee01124</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RD_HITS</td>
    <td>0x7ee01100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>STALLS</td>
    <td>0x7ee0111c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WR_BACKS</td>
    <td>0x7ee01110</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FLUSH_STA</td>
    <td>0x7ee01004</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>TAG_STALLS</td>
    <td>0x7ee01120</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>L2_ALIAS_EXCEPTION_ID</td>
    <td>0x7ee01084</td>
    <td>RO</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_ALIAS_EXCEPTION</td>
    <td>0x7ee01080</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td>WR_MISSES</td>
    <td>0x7ee0110c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WR_HITS</td>
    <td>0x7ee01108</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>L2_ALIAS_EXCEPTION_ADDR</td>
    <td>0x7ee01088</td>
    <td>RO</td>
    <td></td>
  </tr>
  <tr>
    <td>FLUSH_END</td>
    <td>0x7ee01008</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>RD_MISSES</td>
    <td>0x7ee01104</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>IN_FLIGHT</td>
    <td>0x7ee01114</td>
    <td>RO</td>
    <td>4</td>
  </tr>
</table>

<h2><a name="L2_CONT_OFF">Register:CONT_OFF</h2><br/>
address: 0x7ee01000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>l2_disable</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>l2_no_wr_allocate</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>l2_flush</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>l2_flush_mode</td>
    <td>3</td>
    <td>4</td>
  </tr>
  <tr>
    <td>l2_enable_stats</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>l2_standby</td>
    <td>10</td>
    <td>11</td>
  </tr>
  <tr>
    <td>l2_flush_flush_limit</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>l2_flush_core_limit</td>
    <td>20</td>
    <td>23</td>
  </tr>
</table>
<hr/>
<h1><a name="MPHI">MPHI</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDDA">C1INDDA</a></td>
    <td>0x7e006008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_AXIPRIV">AXIPRIV</a></td>
    <td>0x7e006040</td>
    <td>RW</td>
    <td>9</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDDA">C0INDDA</a></td>
    <td>0x7e006000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_MINFS">MINFS</a></td>
    <td>0x7e006038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_OUTDFS">OUTDFS</a></td>
    <td>0x7e006034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDDB">C0INDDB</a></td>
    <td>0x7e006004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDDB">HSINDDB</a></td>
    <td>0x7e006068</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDCF">C0INDCF</a></td>
    <td>0x7e006018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDCF">C1INDCF</a></td>
    <td>0x7e00601c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDDA">HSINDDA</a></td>
    <td>0x7e006064</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_TXAXICFG">TXAXICFG</a></td>
    <td>0x7e006048</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td><a href="#MPHI_OUTDDB">OUTDDB</a></td>
    <td>0x7e00602c</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDCF">HSINDCF</a></td>
    <td>0x7e00605c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_INTCTRL">INTCTRL</a></td>
    <td>0x7e006058</td>
    <td>RW</td>
    <td>21</td>
  </tr>
  <tr>
    <td><a href="#MPHI_INTSTAT">INTSTAT</a></td>
    <td>0x7e006050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_MOUTFS">MOUTFS</a></td>
    <td>0x7e00603c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_CTRL">CTRL</a></td>
    <td>0x7e00604c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_OUTDDA">OUTDDA</a></td>
    <td>0x7e006028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDS">C1INDS</a></td>
    <td>0x7e006014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_OUTDS">OUTDS</a></td>
    <td>0x7e006030</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDFS">C1INDFS</a></td>
    <td>0x7e006024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDFS">HSINDFS</a></td>
    <td>0x7e00606c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDS">C0INDS</a></td>
    <td>0x7e006010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDFS">C0INDFS</a></td>
    <td>0x7e006020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>0x7e006054</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDS">HSINDS</a></td>
    <td>0x7e006060</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDDB">C1INDDB</a></td>
    <td>0x7e00600c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MPHI_RXAXICFG">RXAXICFG</a></td>
    <td>0x7e006044</td>
    <td>RW</td>
    <td>17</td>
  </tr>
</table>

<h2><a name="MPHI_C1INDDA">Register:C1INDDA</h2><br/>
address: 0x7e006008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>START</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_AXIPRIV">Register:AXIPRIV</h2><br/>
address: 0x7e006040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TXPROT</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RXPROT</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>HSPECEN</td>
    <td>8</td>
    <td>8</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDDA">Register:C0INDDA</h2><br/>
address: 0x7e006000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>START</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_MINFS">Register:MINFS</h2><br/>
address: 0x7e006038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LEVEL</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>WPTR</td>
    <td>10</td>
    <td>19</td>
  </tr>
  <tr>
    <td>RPTR</td>
    <td>20</td>
    <td>29</td>
  </tr>
  <tr>
    <td>OFLOW</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_OUTDFS">Register:OUTDFS</h2><br/>
address: 0x7e006034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDDB">Register:C0INDDB</h2><br/>
address: 0x7e006004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENGTH</td>
    <td>0</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>20</td>
    <td>27</td>
  </tr>
  <tr>
    <td>MTERM</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>TENDINT</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>MENDINT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>MORUN</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDDB">Register:HSINDDB</h2><br/>
address: 0x7e006068</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENGTH</td>
    <td>0</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>20</td>
    <td>27</td>
  </tr>
  <tr>
    <td>TENDINT</td>
    <td>29</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDCF">Register:C0INDCF</h2><br/>
address: 0x7e006018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENGTH</td>
    <td>0</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>20</td>
    <td>27</td>
  </tr>
  <tr>
    <td>MTERM</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ORUN</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>LENERR</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDCF">Register:C1INDCF</h2><br/>
address: 0x7e00601c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENGTH</td>
    <td>0</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>20</td>
    <td>27</td>
  </tr>
  <tr>
    <td>MTERM</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ORUN</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>LENERR</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDDA">Register:HSINDDA</h2><br/>
address: 0x7e006064</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>START</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_TXAXICFG">Register:TXAXICFG</h2><br/>
address: 0x7e006048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TXNPRIO</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TXPPRIO</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>INTHRESH</td>
    <td>8</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="MPHI_OUTDDB">Register:OUTDDB</h2><br/>
address: 0x7e00602c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENGTH</td>
    <td>0</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>20</td>
    <td>27</td>
  </tr>
  <tr>
    <td>CHANNEL</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>TENDINT</td>
    <td>29</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDCF">Register:HSINDCF</h2><br/>
address: 0x7e00605c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENGTH</td>
    <td>0</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>20</td>
    <td>27</td>
  </tr>
  <tr>
    <td>MTERM</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>LENERR</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>EMPTY</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_INTCTRL">Register:INTCTRL</h2><br/>
address: 0x7e006058</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RX0DISC</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RX1DISC</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>IMFOFLW</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>OMFUFLW</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>HSDISC</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>HSDCOFLW</td>
    <td>20</td>
    <td>20</td>
  </tr>
</table>
<h2><a name="MPHI_INTSTAT">Register:INTSTAT</h2><br/>
address: 0x7e006050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RX0MEND</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RX0TEND</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>RX1MEND</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>RX1TEND</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>TXEND</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>RX0DISC</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>RX1DISC</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>HSDCFOFLW</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>OMFUFLW</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>IMFOFLW</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>HSDISC</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>HSTEND</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_MOUTFS">Register:MOUTFS</h2><br/>
address: 0x7e00603c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LEVEL</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>WPTR</td>
    <td>10</td>
    <td>19</td>
  </tr>
  <tr>
    <td>RPTR</td>
    <td>20</td>
    <td>29</td>
  </tr>
  <tr>
    <td>UFLOW</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_CTRL">Register:CTRL</h2><br/>
address: 0x7e00604c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HATVAL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DIRECT</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>INVERT</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>EIGHTBIT</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>REQ_SOFT_RST</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>SOFT_RST_DNE</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>STBY</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_OUTDDA">Register:OUTDDA</h2><br/>
address: 0x7e006028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>START</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDS">Register:C1INDS</h2><br/>
address: 0x7e006014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WORDS</td>
    <td>0</td>
    <td>20</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>21</td>
    <td>28</td>
  </tr>
  <tr>
    <td>VALID</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>DISCARD</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_OUTDS">Register:OUTDS</h2><br/>
address: 0x7e006030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WORDS</td>
    <td>0</td>
    <td>20</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>21</td>
    <td>28</td>
  </tr>
  <tr>
    <td>VALID</td>
    <td>30</td>
    <td>30</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDFS">Register:C1INDFS</h2><br/>
address: 0x7e006024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDFS">Register:HSINDFS</h2><br/>
address: 0x7e00606c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DFIFOLVL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDS">Register:C0INDS</h2><br/>
address: 0x7e006010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WORDS</td>
    <td>0</td>
    <td>20</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>21</td>
    <td>28</td>
  </tr>
  <tr>
    <td>VALID</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>DISCARD</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDFS">Register:C0INDFS</h2><br/>
address: 0x7e006020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDS">Register:HSINDS</h2><br/>
address: 0x7e006060</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WORDS</td>
    <td>0</td>
    <td>20</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>21</td>
    <td>28</td>
  </tr>
  <tr>
    <td>VALID</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>DISCARD</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDDB">Register:C1INDDB</h2><br/>
address: 0x7e00600c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LENGTH</td>
    <td>0</td>
    <td>19</td>
  </tr>
  <tr>
    <td>HANDLE</td>
    <td>20</td>
    <td>27</td>
  </tr>
  <tr>
    <td>MTERM</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>TENDINT</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>MENDINT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>MORUN</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MPHI_RXAXICFG">Register:RXAXICFG</h2><br/>
address: 0x7e006044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RXNPRIO</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RXPPRIO</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>INTHRESH</td>
    <td>8</td>
    <td>16</td>
  </tr>
</table>
<hr/>
<h1><a name="MS">MS</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_2">MBOX_2</a></td>
    <td>0x7e0000a8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_3">SEMA_3</a></td>
    <td>0x7e00000c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_IREQ_1">IREQ_1</a></td>
    <td>0x7e000088</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_31">SEMA_31</a></td>
    <td>0x7e00007c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_23">SEMA_23</a></td>
    <td>0x7e00005c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_20">SEMA_20</a></td>
    <td>0x7e000050</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_5">SEMA_5</a></td>
    <td>0x7e000014</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_26">SEMA_26</a></td>
    <td>0x7e000068</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_1">MBOX_1</a></td>
    <td>0x7e0000a4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_10">SEMA_10</a></td>
    <td>0x7e000028</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_29">SEMA_29</a></td>
    <td>0x7e000074</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_ICSET_0">ICSET_0</a></td>
    <td>0x7e000090</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_1">SEMA_1</a></td>
    <td>0x7e000004</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_28">SEMA_28</a></td>
    <td>0x7e000070</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_18">SEMA_18</a></td>
    <td>0x7e000048</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_6">SEMA_6</a></td>
    <td>0x7e000018</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_7">SEMA_7</a></td>
    <td>0x7e00001c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_11">SEMA_11</a></td>
    <td>0x7e00002c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_14">SEMA_14</a></td>
    <td>0x7e000038</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_5">MBOX_5</a></td>
    <td>0x7e0000b4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_ICSET_1">ICSET_1</a></td>
    <td>0x7e000094</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_STATUS">STATUS</a></td>
    <td>0x7e000080</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_22">SEMA_22</a></td>
    <td>0x7e000058</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_ICCLR_1">ICCLR_1</a></td>
    <td>0x7e00009c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_3">MBOX_3</a></td>
    <td>0x7e0000ac</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_4">SEMA_4</a></td>
    <td>0x7e000010</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_27">SEMA_27</a></td>
    <td>0x7e00006c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_13">SEMA_13</a></td>
    <td>0x7e000034</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_VPUSEMA_0">VPUSEMA_0</a></td>
    <td>0x7e0000c0</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_16">SEMA_16</a></td>
    <td>0x7e000040</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_VPUSEMA_1">VPUSEMA_1</a></td>
    <td>0x7e0000c4</td>
    <td>RW</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_0">SEMA_0</a></td>
    <td>0x7e000000</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_19">SEMA_19</a></td>
    <td>0x7e00004c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_24">SEMA_24</a></td>
    <td>0x7e000060</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_12">SEMA_12</a></td>
    <td>0x7e000030</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_6">MBOX_6</a></td>
    <td>0x7e0000b8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_25">SEMA_25</a></td>
    <td>0x7e000064</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_IREQ_0">IREQ_0</a></td>
    <td>0x7e000084</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_21">SEMA_21</a></td>
    <td>0x7e000054</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_17">SEMA_17</a></td>
    <td>0x7e000044</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_4">MBOX_4</a></td>
    <td>0x7e0000b0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_2">SEMA_2</a></td>
    <td>0x7e000008</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_9">SEMA_9</a></td>
    <td>0x7e000024</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_VPU_STAT">VPU_STAT</a></td>
    <td>0x7e0000c8</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_0">MBOX_0</a></td>
    <td>0x7e0000a0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_15">SEMA_15</a></td>
    <td>0x7e00003c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_ICCLR_0">ICCLR_0</a></td>
    <td>0x7e000098</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_7">MBOX_7</a></td>
    <td>0x7e0000bc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_8">SEMA_8</a></td>
    <td>0x7e000020</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_30">SEMA_30</a></td>
    <td>0x7e000078</td>
    <td>RW</td>
    <td>1</td>
  </tr>
</table>

<h2><a name="MS_MBOX_2">Register:MBOX_2</h2><br/>
address: 0x7e0000a8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MBOX</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_3">Register:SEMA_3</h2><br/>
address: 0x7e00000c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_IREQ_1">Register:IREQ_1</h2><br/>
address: 0x7e000088</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IREQ_1</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_31">Register:SEMA_31</h2><br/>
address: 0x7e00007c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_23">Register:SEMA_23</h2><br/>
address: 0x7e00005c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_20">Register:SEMA_20</h2><br/>
address: 0x7e000050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_5">Register:SEMA_5</h2><br/>
address: 0x7e000014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_26">Register:SEMA_26</h2><br/>
address: 0x7e000068</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_1">Register:MBOX_1</h2><br/>
address: 0x7e0000a4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MBOX</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_10">Register:SEMA_10</h2><br/>
address: 0x7e000028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_29">Register:SEMA_29</h2><br/>
address: 0x7e000074</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_ICSET_0">Register:ICSET_0</h2><br/>
address: 0x7e000090</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ICSET_0</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_1">Register:SEMA_1</h2><br/>
address: 0x7e000004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_28">Register:SEMA_28</h2><br/>
address: 0x7e000070</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_18">Register:SEMA_18</h2><br/>
address: 0x7e000048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_6">Register:SEMA_6</h2><br/>
address: 0x7e000018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_7">Register:SEMA_7</h2><br/>
address: 0x7e00001c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_11">Register:SEMA_11</h2><br/>
address: 0x7e00002c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_14">Register:SEMA_14</h2><br/>
address: 0x7e000038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_5">Register:MBOX_5</h2><br/>
address: 0x7e0000b4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MBOX</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_ICSET_1">Register:ICSET_1</h2><br/>
address: 0x7e000094</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ICSET_1</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_STATUS">Register:STATUS</h2><br/>
address: 0x7e000080</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STATUS</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_22">Register:SEMA_22</h2><br/>
address: 0x7e000058</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_ICCLR_1">Register:ICCLR_1</h2><br/>
address: 0x7e00009c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ICCLR_1</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_3">Register:MBOX_3</h2><br/>
address: 0x7e0000ac</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MBOX</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_4">Register:SEMA_4</h2><br/>
address: 0x7e000010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_27">Register:SEMA_27</h2><br/>
address: 0x7e00006c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_13">Register:SEMA_13</h2><br/>
address: 0x7e000034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_VPUSEMA_0">Register:VPUSEMA_0</h2><br/>
address: 0x7e0000c0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>VPUSEMA_0</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_16">Register:SEMA_16</h2><br/>
address: 0x7e000040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_VPUSEMA_1">Register:VPUSEMA_1</h2><br/>
address: 0x7e0000c4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>VPUSEMA_1</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_0">Register:SEMA_0</h2><br/>
address: 0x7e000000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_19">Register:SEMA_19</h2><br/>
address: 0x7e00004c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_24">Register:SEMA_24</h2><br/>
address: 0x7e000060</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_12">Register:SEMA_12</h2><br/>
address: 0x7e000030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_6">Register:MBOX_6</h2><br/>
address: 0x7e0000b8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MBOX</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_25">Register:SEMA_25</h2><br/>
address: 0x7e000064</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_IREQ_0">Register:IREQ_0</h2><br/>
address: 0x7e000084</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IREQ_0</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_21">Register:SEMA_21</h2><br/>
address: 0x7e000054</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_17">Register:SEMA_17</h2><br/>
address: 0x7e000044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_4">Register:MBOX_4</h2><br/>
address: 0x7e0000b0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MBOX</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_2">Register:SEMA_2</h2><br/>
address: 0x7e000008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_9">Register:SEMA_9</h2><br/>
address: 0x7e000024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_VPU_STAT">Register:VPU_STAT</h2><br/>
address: 0x7e0000c8</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>VPU_STAT</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_0">Register:MBOX_0</h2><br/>
address: 0x7e0000a0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MBOX</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_15">Register:SEMA_15</h2><br/>
address: 0x7e00003c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_ICCLR_0">Register:ICCLR_0</h2><br/>
address: 0x7e000098</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ICCLR_0</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_7">Register:MBOX_7</h2><br/>
address: 0x7e0000bc</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MBOX</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="MS_SEMA_8">Register:SEMA_8</h2><br/>
address: 0x7e000020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_30">Register:SEMA_30</h2><br/>
address: 0x7e000078</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MASK</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<hr/>
<h1><a name="NU">NU</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>HOSTIO_OF</td>
    <td>0x7e008000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="OTP">OTP</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DATA_REG</td>
    <td>0x7e20f018</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>STATUS_REG</td>
    <td>0x7e20f010</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WRITE_DATA_READ_REG</td>
    <td>0x7e20f020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>ADDR_REG</td>
    <td>0x7e20f01c</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CTRL_HI_REG</td>
    <td>0x7e20f00c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CONFIG_REG</td>
    <td>0x7e20f004</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td>INIT_STATUS_REG</td>
    <td>0x7e20f024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BOOTMODE_REG</td>
    <td>0x7e20f000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CTRL_LO_REG</td>
    <td>0x7e20f008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BITSEL_REG</td>
    <td>0x7e20f014</td>
    <td>RW</td>
    <td>5</td>
  </tr>
</table>

<hr/>
<h1><a name="PCM">PCM</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#PCM_MODE_A">MODE_A</a></td>
    <td>0x7e203008</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#PCM_CS_A">CS_A</a></td>
    <td>0x7e203000</td>
    <td>RW</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#PCM_DREQ_A">DREQ_A</a></td>
    <td>0x7e203014</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>FIFO_A</td>
    <td>0x7e203004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#PCM_INTSTC_A">INTSTC_A</a></td>
    <td>0x7e20301c</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#PCM_GRAY">GRAY</a></td>
    <td>0x7e203020</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td><a href="#PCM_RXC_A">RXC_A</a></td>
    <td>0x7e20300c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#PCM_INTEN_A">INTEN_A</a></td>
    <td>0x7e203018</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#PCM_TXC_A">TXC_A</a></td>
    <td>0x7e203010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="PCM_MODE_A">Register:MODE_A</h2><br/>
address: 0x7e203008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FSLEN</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>FLEN</td>
    <td>10</td>
    <td>19</td>
  </tr>
  <tr>
    <td>FSI</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>FSM</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>CLKI</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>CLKM</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>FTXP</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>FRXP</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>PDME</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>PDMN</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>CLK_DIS</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="PCM_CS_A">Register:CS_A</h2><br/>
address: 0x7e203000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RXON</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TXON</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TXCLR</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RXCLR</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>TXTHR</td>
    <td>5</td>
    <td>6</td>
  </tr>
  <tr>
    <td>RXTHR</td>
    <td>7</td>
    <td>8</td>
  </tr>
  <tr>
    <td>DMAEN</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>TXSYNC</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>RXSYNC</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>TXERR</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RXERR</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>TXW</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>RXR</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>TXD</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>RXD</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>TXE</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>RXF</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>RXSEX</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>SYNC</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>STBY</td>
    <td>25</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="PCM_DREQ_A">Register:DREQ_A</h2><br/>
address: 0x7e203014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RX</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>TX</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>RX_PANIC</td>
    <td>16</td>
    <td>22</td>
  </tr>
  <tr>
    <td>TX_PANIC</td>
    <td>24</td>
    <td>30</td>
  </tr>
</table>
<h2><a name="PCM_INTSTC_A">Register:INTSTC_A</h2><br/>
address: 0x7e20301c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TXW</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RXR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TXERR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RXERR</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="PCM_GRAY">Register:GRAY</h2><br/>
address: 0x7e203020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>FLUSH</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RXLEVEL</td>
    <td>4</td>
    <td>9</td>
  </tr>
  <tr>
    <td>FLUSHED</td>
    <td>10</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RXFIFOLEVEL</td>
    <td>16</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="PCM_RXC_A">Register:RXC_A</h2><br/>
address: 0x7e20300c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CH2WID</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>CH2POS</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>CH2EN</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>CH2WEX</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>CH1WID</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>CH1POS</td>
    <td>20</td>
    <td>29</td>
  </tr>
  <tr>
    <td>CH1EN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>CH1WEX</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="PCM_INTEN_A">Register:INTEN_A</h2><br/>
address: 0x7e203018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TXW</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RXR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TXERR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RXERR</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="PCM_TXC_A">Register:TXC_A</h2><br/>
address: 0x7e203010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CH2WID</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>CH2POS</td>
    <td>4</td>
    <td>13</td>
  </tr>
  <tr>
    <td>CH2EN</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>CH2WEX</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>CH1WID</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>CH1POS</td>
    <td>20</td>
    <td>29</td>
  </tr>
  <tr>
    <td>CH1EN</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>CH1WEX</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="PIARBCTL">PIARBCTL</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#PIARBCTL_CAM">CAM</a></td>
    <td>0x7e80a000</td>
    <td>RW</td>
    <td>16</td>
  </tr>
</table>

<h2><a name="PIARBCTL_CAM">Register:CAM</h2><br/>
address: 0x7e80a000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<hr/>
<h1><a name="PIXELVALVE0">PIXELVALVE0</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>STAT</td>
    <td>0x7e20602c</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>VERTB</td>
    <td>0x7e206018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VSYNCD_EVEN</td>
    <td>0x7e206008</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>DSI_HACT_ACT</td>
    <td>0x7e206030</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e206000</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERTA</td>
    <td>0x7e206014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HORZA</td>
    <td>0x7e20600c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VC</td>
    <td>0x7e206004</td>
    <td>RW</td>
    <td>23</td>
  </tr>
  <tr>
    <td>VERTA_EVEN</td>
    <td>0x7e20601c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTSTAT</td>
    <td>0x7e206028</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>HORZB</td>
    <td>0x7e206010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VERTB_EVEN</td>
    <td>0x7e206020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0x7e206024</td>
    <td>RW</td>
    <td>10</td>
  </tr>
</table>

<hr/>
<h1><a name="PIXELVALVE1">PIXELVALVE1</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0x7e207024</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>VSYNCD_EVEN</td>
    <td>0x7e207008</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e207000</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VERTB</td>
    <td>0x7e207018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VC</td>
    <td>0x7e207004</td>
    <td>RW</td>
    <td>23</td>
  </tr>
  <tr>
    <td>HORZB</td>
    <td>0x7e207010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>STAT</td>
    <td>0x7e20702c</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>INTSTAT</td>
    <td>0x7e207028</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>HORZA</td>
    <td>0x7e20700c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VERTB_EVEN</td>
    <td>0x7e207020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VERTA_EVEN</td>
    <td>0x7e20701c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DSI_HACT_ACT</td>
    <td>0x7e207030</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>VERTA</td>
    <td>0x7e207014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="PIXELVALVE2">PIXELVALVE2</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>C</td>
    <td>0x7e807000</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>HORZB</td>
    <td>0x7e807010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VERTA</td>
    <td>0x7e807014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VERTA_EVEN</td>
    <td>0x7e80701c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VERTB_EVEN</td>
    <td>0x7e807020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HORZA</td>
    <td>0x7e80700c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTSTAT</td>
    <td>0x7e807028</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>VERTB</td>
    <td>0x7e807018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DSI_HACT_ACT</td>
    <td>0x7e807030</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>STAT</td>
    <td>0x7e80702c</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>INTEN</td>
    <td>0x7e807024</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>VSYNCD_EVEN</td>
    <td>0x7e807008</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>VC</td>
    <td>0x7e807004</td>
    <td>RW</td>
    <td>23</td>
  </tr>
</table>

<hr/>
<h1><a name="PM">PM</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#PM_PADS4">PADS4</a></td>
    <td>0x7e100034</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#PM_RSTC">RSTC</a></td>
    <td>0x7e10001c</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td><a href="#PM_PROC">PROC</a></td>
    <td>0x7e100110</td>
    <td>RW</td>
    <td>23</td>
  </tr>
  <tr>
    <td><a href="#PM_PXBG">PXBG</a></td>
    <td>0x7e100064</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS2">PADS2</a></td>
    <td>0x7e10002c</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS3">PADS3</a></td>
    <td>0x7e100030</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#PM_GNRIC">GNRIC</a></td>
    <td>0x7e100000</td>
    <td>RW</td>
    <td>23</td>
  </tr>
  <tr>
    <td><a href="#PM_GRAFX">GRAFX</a></td>
    <td>0x7e10010c</td>
    <td>RW</td>
    <td>23</td>
  </tr>
  <tr>
    <td><a href="#PM_CAM1">CAM1</a></td>
    <td>0x7e100048</td>
    <td>RW</td>
    <td>21</td>
  </tr>
  <tr>
    <td><a href="#PM_AVS_RSTDR">AVS_RSTDR</a></td>
    <td>0x7e10007c</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#PM_USB">USB</a></td>
    <td>0x7e10005c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS5">PADS5</a></td>
    <td>0x7e100038</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td><a href="#PM_SPAREW">SPAREW</a></td>
    <td>0x7e100074</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#PM_CCP2TX">CCP2TX</a></td>
    <td>0x7e10004c</td>
    <td>RW</td>
    <td>19</td>
  </tr>
  <tr>
    <td><a href="#PM_XOSC">XOSC</a></td>
    <td>0x7e100070</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#PM_DSI1">DSI1</a></td>
    <td>0x7e100054</td>
    <td>RW</td>
    <td>21</td>
  </tr>
  <tr>
    <td><a href="#PM_AUDIO">AUDIO</a></td>
    <td>0x7e100004</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td><a href="#PM_SMPS">SMPS</a></td>
    <td>0x7e10006c</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td><a href="#PM_HDMI">HDMI</a></td>
    <td>0x7e100058</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td><a href="#PM_PXLDO">PXLDO</a></td>
    <td>0x7e100060</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td><a href="#PM_DSI0">DSI0</a></td>
    <td>0x7e100050</td>
    <td>RW</td>
    <td>21</td>
  </tr>
  <tr>
    <td><a href="#PM_CAM0">CAM0</a></td>
    <td>0x7e100044</td>
    <td>RW</td>
    <td>21</td>
  </tr>
  <tr>
    <td><a href="#PM_IMAGE">IMAGE</a></td>
    <td>0x7e100108</td>
    <td>RW</td>
    <td>23</td>
  </tr>
  <tr>
    <td><a href="#PM_AVS_EVENT">AVS_EVENT</a></td>
    <td>0x7e100084</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#PM_RSTS">RSTS</a></td>
    <td>0x7e100020</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td><a href="#PM_SPARER">SPARER</a></td>
    <td>0x7e100078</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#PM_AVS_STAT">AVS_STAT</a></td>
    <td>0x7e100080</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS0">PADS0</a></td>
    <td>0x7e100028</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td><a href="#PM_WDOG">WDOG</a></td>
    <td>0x7e100024</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td><a href="#PM_DUMMY">DUMMY</a></td>
    <td>0x7e1000fc</td>
    <td>RO</td>
    <td>1</td>
  </tr>
  <tr>
    <td>STATUS</td>
    <td>0x7e100018</td>
    <td>RO</td>
    <td>24</td>
  </tr>
  <tr>
    <td><a href="#PM_DFT">DFT</a></td>
    <td>0x7e100068</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td><a href="#PM_AVS_INTEN">AVS_INTEN</a></td>
    <td>0x7e100088</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS6">PADS6</a></td>
    <td>0x7e10003c</td>
    <td>RW</td>
    <td>9</td>
  </tr>
</table>

<h2><a name="PM_PADS4">Register:PADS4</h2><br/>
address: 0x7e100034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DRIVE</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HYST</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SPARE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>5</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="PM_RSTC">Register:RSTC</h2><br/>
address: 0x7e10001c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DRCFG</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WRCFG</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>SRCFG</td>
    <td>8</td>
    <td>9</td>
  </tr>
  <tr>
    <td>QRCFG</td>
    <td>12</td>
    <td>13</td>
  </tr>
  <tr>
    <td>FRCFG</td>
    <td>16</td>
    <td>17</td>
  </tr>
  <tr>
    <td>HRCFG</td>
    <td>20</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="PM_PROC">Register:PROC</h2><br/>
address: 0x7e100110</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>POWUP</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ISPOW</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>MEMREP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>MRDONE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ISFUNC</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ARMRSTN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>CFG</td>
    <td>16</td>
    <td>22</td>
  </tr>
</table>
<h2><a name="PM_PXBG">Register:PXBG</h2><br/>
address: 0x7e100064</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="PM_PADS2">Register:PADS2</h2><br/>
address: 0x7e10002c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DRIVE</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HYST</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SLEW</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>5</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="PM_PADS3">Register:PADS3</h2><br/>
address: 0x7e100030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DRIVE</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HYST</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SLEW</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>5</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="PM_GNRIC">Register:GNRIC</h2><br/>
address: 0x7e100000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>POWUP</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ISPOW</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>MEMREP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>MRDONE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ISFUNC</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>RSTN</td>
    <td>6</td>
    <td>11</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>CFG</td>
    <td>16</td>
    <td>22</td>
  </tr>
</table>
<h2><a name="PM_GRAFX">Register:GRAFX</h2><br/>
address: 0x7e10010c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>POWUP</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ISPOW</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>MEMREP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>MRDONE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ISFUNC</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>V3DRSTN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>CFG</td>
    <td>16</td>
    <td>22</td>
  </tr>
</table>
<h2><a name="PM_CAM1">Register:CAM1</h2><br/>
address: 0x7e100048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>LDOLPEN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LDOHPEN</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>LDOCTRL</td>
    <td>3</td>
    <td>20</td>
  </tr>
</table>
<h2><a name="PM_AVS_RSTDR">Register:AVS_RSTDR</h2><br/>
address: 0x7e10007c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PERI_A</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>H264_I</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>V3D_G</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ARM_P</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ROSC</td>
    <td>5</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="PM_USB">Register:USB</h2><br/>
address: 0x7e10005c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="PM_PADS5">Register:PADS5</h2><br/>
address: 0x7e100038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DRIVE</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HYST</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SLEW</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>I2CMODE</td>
    <td>6</td>
    <td>6</td>
  </tr>
</table>
<h2><a name="PM_SPAREW">Register:SPAREW</h2><br/>
address: 0x7e100074</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SPARE</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="PM_CCP2TX">Register:CCP2TX</h2><br/>
address: 0x7e10004c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>LDOEN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LDOCTRL</td>
    <td>2</td>
    <td>18</td>
  </tr>
</table>
<h2><a name="PM_XOSC">Register:XOSC</h2><br/>
address: 0x7e100070</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>USESEC</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="PM_DSI1">Register:DSI1</h2><br/>
address: 0x7e100054</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>LDOLPEN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LDOHPEN</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>LDOCTRL</td>
    <td>3</td>
    <td>20</td>
  </tr>
</table>
<h2><a name="PM_AUDIO">Register:AUDIO</h2><br/>
address: 0x7e100004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>APSM</td>
    <td>0</td>
    <td>19</td>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>RSTN</td>
    <td>21</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="PM_SMPS">Register:SMPS</h2><br/>
address: 0x7e10006c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RSTDR</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>UPEN</td>
    <td>2</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="PM_HDMI">Register:HDMI</h2><br/>
address: 0x7e100058</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>LDOPD</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LDOCTRL</td>
    <td>2</td>
    <td>18</td>
  </tr>
  <tr>
    <td>RSTDR</td>
    <td>19</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="PM_PXLDO">Register:PXLDO</h2><br/>
address: 0x7e100060</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RSTOSCDR</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>RSTPLLDR</td>
    <td>17</td>
    <td>17</td>
  </tr>
</table>
<h2><a name="PM_DSI0">Register:DSI0</h2><br/>
address: 0x7e100050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>LDOLPEN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LDOHPEN</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>LDOCTRL</td>
    <td>3</td>
    <td>20</td>
  </tr>
</table>
<h2><a name="PM_CAM0">Register:CAM0</h2><br/>
address: 0x7e100044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CTRLEN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>LDOLPEN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LDOHPEN</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>LDOCTRL</td>
    <td>3</td>
    <td>20</td>
  </tr>
</table>
<h2><a name="PM_IMAGE">Register:IMAGE</h2><br/>
address: 0x7e100108</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>POWUP</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ISPOW</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>MEMREP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>MRDONE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ISFUNC</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PERIRSTN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>H264RSTN</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>ISPRSTN</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>CFG</td>
    <td>16</td>
    <td>22</td>
  </tr>
</table>
<h2><a name="PM_AVS_EVENT">Register:AVS_EVENT</h2><br/>
address: 0x7e100084</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="PM_RSTS">Register:RSTS</h2><br/>
address: 0x7e100020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HADDRQ</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HADDRF</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>HADDRH</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HADWRQ</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>HADWRF</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>HADWRH</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>HADSRQ</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>HADSRF</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>HADSRH</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>HADPOR</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="PM_SPARER">Register:SPARER</h2><br/>
address: 0x7e100078</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SPARE</td>
    <td>0</td>
    <td>23</td>
  </tr>
</table>
<h2><a name="PM_AVS_STAT">Register:AVS_STAT</h2><br/>
address: 0x7e100080</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="PM_PADS0">Register:PADS0</h2><br/>
address: 0x7e100028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DRIVE</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>HYST</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SLEW</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>5</td>
    <td>5</td>
  </tr>
</table>
<h2><a name="PM_WDOG">Register:WDOG</h2><br/>
address: 0x7e100024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TIME</td>
    <td>0</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="PM_DUMMY">Register:DUMMY</h2><br/>
address: 0x7e1000fc</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ONE</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="PM_DFT">Register:DFT</h2><br/>
address: 0x7e100068</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ALLOWAUDIOCKSTOP</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>STOPALLCLOCKS</td>
    <td>1</td>
    <td>1</td>
  </tr>
</table>
<h2><a name="PM_AVS_INTEN">Register:AVS_INTEN</h2><br/>
address: 0x7e100088</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
  </tr>
</table>
<h2><a name="PM_PADS6">Register:PADS6</h2><br/>
address: 0x7e10003c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DRIVE</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>POWOK</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PD</td>
    <td>8</td>
    <td>8</td>
  </tr>
</table>
<hr/>
<h1><a name="PRM">PRM</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>CV</td>
    <td>0x7e20d004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SCC</td>
    <td>0x7e20d008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CS</td>
    <td>0x7e20d000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="PWM">PWM</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>RNG4</td>
    <td>0x7e20c040</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#PWM_DMAC">DMAC</a></td>
    <td>0x7e20c008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DAT1</td>
    <td>0x7e20c014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RNG3</td>
    <td>0x7e20c030</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIF1</td>
    <td>0x7e20c018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DAT2</td>
    <td>0x7e20c024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DAT3</td>
    <td>0x7e20c034</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RNG2</td>
    <td>0x7e20c020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#PWM_STA">STA</a></td>
    <td>0x7e20c004</td>
    <td>RW</td>
    <td>13</td>
  </tr>
  <tr>
    <td>DAT4</td>
    <td>0x7e20c044</td>
    <td>RW</td>
    <td>0</td>
  </tr>
  <tr>
    <td><a href="#PWM_CTL">CTL</a></td>
    <td>0x7e20c000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RNG1</td>
    <td>0x7e20c010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="PWM_DMAC">Register:DMAC</h2><br/>
address: 0x7e20c008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DREQ</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PANIC</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>ENAB</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="PWM_STA">Register:STA</h2><br/>
address: 0x7e20c004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FULL1</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>EMPT1</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WERR1</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RERR1</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>GAPO1</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>GAPO2</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GAPO3</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>GAPO4</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BERR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>STA1</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>STA2</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>STA3</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>STA4</td>
    <td>12</td>
    <td>12</td>
  </tr>
</table>
<h2><a name="PWM_CTL">Register:CTL</h2><br/>
address: 0x7e20c000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PWEN1</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>MODE1</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>RPTL1</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>SBIT1</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>POLA1</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>USEF1</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CLRF1</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>MSEN1</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PWEN2</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MODE2</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>RPTL2</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SBIT2</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>POLA2</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>USEF2</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>MSEN2</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PWEN3</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>MODE3</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>RPTL3</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>SBIT3</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>POLA3</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>USEF3</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>MSEN3</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>PWEN4</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>MODE4</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>RPTL4</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>SBIT4</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>POLA4</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>USEF4</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>MSEN4</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="RNG">RNG</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0x7e104008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FF_THRESHOLD</td>
    <td>0x7e10400c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>STATUS</td>
    <td>0x7e104004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INT_MASK</td>
    <td>0x7e104010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>0x7e104000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="SCALER">SCALER</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>OLEDCOEF1</td>
    <td>0x7e400088</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>OLEDCOEF0</td>
    <td>0x7e400084</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPBKGND0</td>
    <td>0x7e400044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPLACT2</td>
    <td>0x7e400038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPCTRL2</td>
    <td>0x7e400060</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPSTAT1</td>
    <td>0x7e400058</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPDITHER</td>
    <td>0x7e400014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPBASE2</td>
    <td>0x7e40006c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SCALER_DISPECTRL">DISPECTRL</a></td>
    <td>0x7e40000c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPEOLN</td>
    <td>0x7e400018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>OLEDCOEF2</td>
    <td>0x7e40008c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPBKGND1</td>
    <td>0x7e400054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPBASE0</td>
    <td>0x7e40004c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPGAMDAT</td>
    <td>0x7e4000e0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>OLEDOFFS</td>
    <td>0x7e400080</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPBKGND2</td>
    <td>0x7e400064</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPSTAT0</td>
    <td>0x7e400048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SCALER_DISPCTRL">DISPCTRL</a></td>
    <td>0x7e400000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPLIST2</td>
    <td>0x7e400028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPLACT0</td>
    <td>0x7e400030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPSLAVE0</td>
    <td>0x7e4000c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPLIST1</td>
    <td>0x7e400024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPID</td>
    <td>0x7e400008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPLACT1</td>
    <td>0x7e400034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPGAMADR</td>
    <td>0x7e400078</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPLIST0</td>
    <td>0x7e400020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPLSTAT</td>
    <td>0x7e40002c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPCTRL0</td>
    <td>0x7e400040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPSTAT2</td>
    <td>0x7e400068</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPALPHA2</td>
    <td>0x7e400070</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SCALER_DISPSTAT">DISPSTAT</a></td>
    <td>0x7e400004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPCTRL1</td>
    <td>0x7e400050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPBASE1</td>
    <td>0x7e40005c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPSLAVE1</td>
    <td>0x7e4000c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPSLAVE2</td>
    <td>0x7e4000d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DISPPROF</td>
    <td>0x7e400010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="SCALER_DISPECTRL">Register:DISPECTRL</h2><br/>
address: 0x7e40000c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PANIC_CTRL</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BUSY_STATUS</td>
    <td>8</td>
    <td>31</td>
  </tr>
  <tr>
    <td>Y_BUSY</td>
    <td>9</td>
    <td>31</td>
  </tr>
  <tr>
    <td>CB_BUSY</td>
    <td>10</td>
    <td>31</td>
  </tr>
  <tr>
    <td>CR_BUSY</td>
    <td>11</td>
    <td>31</td>
  </tr>
  <tr>
    <td>POSTED_STATUS</td>
    <td>12</td>
    <td>14</td>
  </tr>
  <tr>
    <td>POSTED_CTRL</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>GT8_BURST</td>
    <td>24</td>
    <td>31</td>
  </tr>
  <tr>
    <td>TWOD_SINGLE</td>
    <td>25</td>
    <td>31</td>
  </tr>
  <tr>
    <td>PROF_TYPE</td>
    <td>26</td>
    <td>27</td>
  </tr>
  <tr>
    <td>Y_NE_CTRL</td>
    <td>28</td>
    <td>31</td>
  </tr>
  <tr>
    <td>CB_NE_CTRL</td>
    <td>29</td>
    <td>31</td>
  </tr>
  <tr>
    <td>CR_NE_CTRL</td>
    <td>30</td>
    <td>31</td>
  </tr>
  <tr>
    <td>SECURE_MODE</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SCALER_DISPCTRL">Register:DISPCTRL</h2><br/>
address: 0x7e400000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IRQ_EN</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DSP1_IRQ_CTRL</td>
    <td>9</td>
    <td>10</td>
  </tr>
  <tr>
    <td>DSP2_IRQ_CTRL</td>
    <td>11</td>
    <td>12</td>
  </tr>
  <tr>
    <td>TILE_WID</td>
    <td>16</td>
    <td>17</td>
  </tr>
  <tr>
    <td>DSP3_MUX</td>
    <td>18</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DSP0_PANIC</td>
    <td>24</td>
    <td>25</td>
  </tr>
  <tr>
    <td>DSP1_PANIC</td>
    <td>26</td>
    <td>27</td>
  </tr>
  <tr>
    <td>DSP2_PANIC</td>
    <td>28</td>
    <td>29</td>
  </tr>
  <tr>
    <td>VSCL_DIS</td>
    <td>30</td>
    <td>31</td>
  </tr>
  <tr>
    <td>HVS_EN</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SCALER_DISPSTAT">Register:DISPSTAT</h2><br/>
address: 0x7e400004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PROF_IRQ</td>
    <td>0</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DSP0_IRQ</td>
    <td>1</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DSP1_IRQ</td>
    <td>2</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DSP2_IRQ</td>
    <td>3</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DMA_IRQ</td>
    <td>4</td>
    <td>31</td>
  </tr>
  <tr>
    <td>WR_IRQ</td>
    <td>5</td>
    <td>31</td>
  </tr>
  <tr>
    <td>RD_IRQ</td>
    <td>6</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DMA_ERR_BIT2</td>
    <td>7</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DSP0_STATUS</td>
    <td>8</td>
    <td>13</td>
  </tr>
  <tr>
    <td>DMA_ERR_BIT0</td>
    <td>14</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DMA_ERR_BIT1</td>
    <td>15</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DSP1_STATUS</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>DSP2_STATUS</td>
    <td>24</td>
    <td>29</td>
  </tr>
</table>
<hr/>
<h1><a name="SD">SD</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#SD_PT1">PT1</a></td>
    <td>0x7ee00014</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC10">DQLCRC10</a></td>
    <td>0x7ee00174</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DMRCRC1">DMRCRC1</a></td>
    <td>0x7ee00108</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SF">SF</a></td>
    <td>0x7ee000b4</td>
    <td>RW</td>
    <td>30</td>
  </tr>
  <tr>
    <td><a href="#SD_SECSRT0">SECSRT0</a></td>
    <td>0x7ee0003c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC14">DQRCRC14</a></td>
    <td>0x7ee00144</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC12">DQLCRC12</a></td>
    <td>0x7ee0017c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC15">DQRCRC15</a></td>
    <td>0x7ee00148</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC13">DQRCRC13</a></td>
    <td>0x7ee00140</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_TMC">TMC</a></td>
    <td>0x7ee0007c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CYC</td>
    <td>0x7ee00030</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC1">DQRCRC1</a></td>
    <td>0x7ee00110</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CMD</td>
    <td>0x7ee00034</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC11">DQRCRC11</a></td>
    <td>0x7ee00138</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC6">DQRCRC6</a></td>
    <td>0x7ee00124</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_CARCRC">CARCRC</a></td>
    <td>0x7ee00100</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC4">DQLCRC4</a></td>
    <td>0x7ee0015c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC3">DQLCRC3</a></td>
    <td>0x7ee00158</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SECEND0">SECEND0</a></td>
    <td>0x7ee00040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SECSRT1">SECSRT1</a></td>
    <td>0x7ee00044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC11">DQLCRC11</a></td>
    <td>0x7ee00178</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PRE</td>
    <td>0x7ee000b0</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_SECSRT3">SECSRT3</a></td>
    <td>0x7ee00054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DAT</td>
    <td>0x7ee00038</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td>LAC</td>
    <td>0x7ee000ac</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC2">DQRCRC2</a></td>
    <td>0x7ee00114</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC13">DQLCRC13</a></td>
    <td>0x7ee00180</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_RWC">RWC</a></td>
    <td>0x7ee00080</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_PT2">PT2</a></td>
    <td>0x7ee00010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC9">DQRCRC9</a></td>
    <td>0x7ee00130</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_MR">MR</a></td>
    <td>0x7ee00090</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC15">DQLCRC15</a></td>
    <td>0x7ee00188</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>IDL</td>
    <td>0x7ee00018</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>VAD</td>
    <td>0x7ee00084</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_STALL">STALL</a></td>
    <td>0x7ee000a0</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC9">DQLCRC9</a></td>
    <td>0x7ee00170</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>REORD</td>
    <td>0x7ee000a8</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC0">DQLCRC0</a></td>
    <td>0x7ee0014c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RDC</td>
    <td>0x7ee00024</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_SA">SA</a></td>
    <td>0x7ee00004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC7">DQLCRC7</a></td>
    <td>0x7ee00168</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC14">DQLCRC14</a></td>
    <td>0x7ee00184</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SECSRT2">SECSRT2</a></td>
    <td>0x7ee0004c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC0">DQRCRC0</a></td>
    <td>0x7ee0010c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_CS">CS</a></td>
    <td>0x7ee00000</td>
    <td>RW</td>
    <td>25</td>
  </tr>
  <tr>
    <td><a href="#SD_VIN">VIN</a></td>
    <td>0x7ee00088</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SECEND3">SECEND3</a></td>
    <td>0x7ee00058</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SC">SC</a></td>
    <td>0x7ee0000c</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>VER</td>
    <td>0x7ee0009c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC10">DQRCRC10</a></td>
    <td>0x7ee00134</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC5">DQRCRC5</a></td>
    <td>0x7ee00120</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC6">DQLCRC6</a></td>
    <td>0x7ee00164</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC4">DQRCRC4</a></td>
    <td>0x7ee0011c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DMRCRC0">DMRCRC0</a></td>
    <td>0x7ee00104</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC12">DQRCRC12</a></td>
    <td>0x7ee0013c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC7">DQRCRC7</a></td>
    <td>0x7ee00128</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>RTC</td>
    <td>0x7ee0001c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WDC</td>
    <td>0x7ee00028</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_SE">SE</a></td>
    <td>0x7ee00098</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td>RAC</td>
    <td>0x7ee0002c</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC8">DQRCRC8</a></td>
    <td>0x7ee0012c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SECEND1">SECEND1</a></td>
    <td>0x7ee00048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_MRT">MRT</a></td>
    <td>0x7ee00064</td>
    <td>RW</td>
    <td>9</td>
  </tr>
  <tr>
    <td><a href="#SD_SECEND2">SECEND2</a></td>
    <td>0x7ee00050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC3">DQRCRC3</a></td>
    <td>0x7ee00118</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WTC</td>
    <td>0x7ee00020</td>
    <td>RO</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC2">DQLCRC2</a></td>
    <td>0x7ee00154</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC5">DQLCRC5</a></td>
    <td>0x7ee00160</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SB">SB</a></td>
    <td>0x7ee00008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_PHYC">PHYC</a></td>
    <td>0x7ee00060</td>
    <td>RW</td>
    <td>25</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC8">DQLCRC8</a></td>
    <td>0x7ee0016c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_SD">SD</a></td>
    <td>0x7ee00094</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC1">DQLCRC1</a></td>
    <td>0x7ee00150</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="SD_PT1">Register:PT1</h2><br/>
address: 0x7ee00014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>T_INIT1</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>T_INIT3</td>
    <td>8</td>
    <td>27</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC10">Register:DQLCRC10</h2><br/>
address: 0x7ee00174</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DMRCRC1">Register:DMRCRC1</h2><br/>
address: 0x7ee00108</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LOW</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>HIGH</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SF">Register:SF</h2><br/>
address: 0x7ee000b4</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MDLL_CAL</td>
    <td>0</td>
    <td>8</td>
  </tr>
  <tr>
    <td>POWSAV_T</td>
    <td>9</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PGEHLD_T</td>
    <td>19</td>
    <td>28</td>
  </tr>
  <tr>
    <td>PHYHOLD</td>
    <td>29</td>
    <td>29</td>
  </tr>
</table>
<h2><a name="SD_SECSRT0">Register:SECSRT0</h2><br/>
address: 0x7ee0003c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ADDR_LS</td>
    <td>1</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ADDR_MS</td>
    <td>13</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC14">Register:DQRCRC14</h2><br/>
address: 0x7ee00144</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC12">Register:DQLCRC12</h2><br/>
address: 0x7ee0017c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC15">Register:DQRCRC15</h2><br/>
address: 0x7ee00148</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC13">Register:DQRCRC13</h2><br/>
address: 0x7ee00140</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_TMC">Register:TMC</h2><br/>
address: 0x7ee0007c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TSTCLK</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TS</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>IPSEL</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>IPRD</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>TSTPAT</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC1">Register:DQRCRC1</h2><br/>
address: 0x7ee00110</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC11">Register:DQRCRC11</h2><br/>
address: 0x7ee00138</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC6">Register:DQRCRC6</h2><br/>
address: 0x7ee00124</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_CARCRC">Register:CARCRC</h2><br/>
address: 0x7ee00100</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC4">Register:DQLCRC4</h2><br/>
address: 0x7ee0015c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC3">Register:DQLCRC3</h2><br/>
address: 0x7ee00158</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SECEND0">Register:SECEND0</h2><br/>
address: 0x7ee00040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR_LS</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ADDR_MS</td>
    <td>13</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SECSRT1">Register:SECSRT1</h2><br/>
address: 0x7ee00044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ADDR_LS</td>
    <td>1</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ADDR_MS</td>
    <td>13</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC11">Register:DQLCRC11</h2><br/>
address: 0x7ee00178</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SECSRT3">Register:SECSRT3</h2><br/>
address: 0x7ee00054</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ADDR_LS</td>
    <td>1</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ADDR_MS</td>
    <td>13</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC2">Register:DQRCRC2</h2><br/>
address: 0x7ee00114</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC13">Register:DQLCRC13</h2><br/>
address: 0x7ee00180</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_RWC">Register:RWC</h2><br/>
address: 0x7ee00080</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RXVAL</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>RXOVR</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>WRTVAL</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>WRTOVR</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>LASTCNT</td>
    <td>16</td>
    <td>20</td>
  </tr>
  <tr>
    <td>MARGIN</td>
    <td>22</td>
    <td>23</td>
  </tr>
  <tr>
    <td>MAXCNT</td>
    <td>24</td>
    <td>28</td>
  </tr>
  <tr>
    <td>RSTMAX</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_PT2">Register:PT2</h2><br/>
address: 0x7ee00010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>T_INIT5</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC9">Register:DQRCRC9</h2><br/>
address: 0x7ee00130</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_MR">Register:MR</h2><br/>
address: 0x7ee00090</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>WDATA</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RDATA</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>RW</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>HI_Z</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>TIMEOUT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>DONE</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC15">Register:DQLCRC15</h2><br/>
address: 0x7ee00188</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_STALL">Register:STALL</h2><br/>
address: 0x7ee000a0</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CYCLES</td>
    <td>0</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC9">Register:DQLCRC9</h2><br/>
address: 0x7ee00170</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC0">Register:DQLCRC0</h2><br/>
address: 0x7ee0014c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SA">Register:SA</h2><br/>
address: 0x7ee00004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>POWSAVE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CLKSTOP</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PGEHLDE</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PGEHLD_IDL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RFSH_T</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC7">Register:DQLCRC7</h2><br/>
address: 0x7ee00168</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC14">Register:DQLCRC14</h2><br/>
address: 0x7ee00184</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SECSRT2">Register:SECSRT2</h2><br/>
address: 0x7ee0004c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ADDR_LS</td>
    <td>1</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ADDR_MS</td>
    <td>13</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC0">Register:DQRCRC0</h2><br/>
address: 0x7ee0010c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_CS">Register:CS</h2><br/>
address: 0x7ee00000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RESTRT</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>EN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DPD</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>STBY</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PUSKIP</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>SDTST</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>STATEN</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>STOP</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SREF2RUN</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>IDLE</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>DLLCAL</td>
    <td>10</td>
    <td>11</td>
  </tr>
  <tr>
    <td>CLKOFF</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>SDUP</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RDH_IDLE</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>ASHDNE</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>DEL_KEEP</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>ASHDN_T</td>
    <td>19</td>
    <td>22</td>
  </tr>
  <tr>
    <td>EXCEPTION</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>STALLING</td>
    <td>24</td>
    <td>24</td>
  </tr>
</table>
<h2><a name="SD_VIN">Register:VIN</h2><br/>
address: 0x7ee00088</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ID</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>WRITE</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>SPLIT</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>VIO</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>MULT</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>INT_EN</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>CLEAR</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SECEND3">Register:SECEND3</h2><br/>
address: 0x7ee00058</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR_LS</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ADDR_MS</td>
    <td>13</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SC">Register:SC</h2><br/>
address: 0x7ee0000c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WL</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>T_WTR</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>T_WR</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>T_RRD</td>
    <td>20</td>
    <td>23</td>
  </tr>
  <tr>
    <td>T_RFC</td>
    <td>24</td>
    <td>30</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC10">Register:DQRCRC10</h2><br/>
address: 0x7ee00134</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC5">Register:DQRCRC5</h2><br/>
address: 0x7ee00120</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC6">Register:DQLCRC6</h2><br/>
address: 0x7ee00164</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC4">Register:DQRCRC4</h2><br/>
address: 0x7ee0011c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DMRCRC0">Register:DMRCRC0</h2><br/>
address: 0x7ee00104</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LOW</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>HIGH</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC12">Register:DQRCRC12</h2><br/>
address: 0x7ee0013c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC7">Register:DQRCRC7</h2><br/>
address: 0x7ee00128</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SE">Register:SE</h2><br/>
address: 0x7ee00098</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>T_XSR</td>
    <td>0</td>
    <td>5</td>
  </tr>
  <tr>
    <td>T_RTP</td>
    <td>8</td>
    <td>10</td>
  </tr>
  <tr>
    <td>T_FAW</td>
    <td>12</td>
    <td>17</td>
  </tr>
  <tr>
    <td>RL</td>
    <td>20</td>
    <td>25</td>
  </tr>
  <tr>
    <td>RL_EN</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC8">Register:DQRCRC8</h2><br/>
address: 0x7ee0012c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SECEND1">Register:SECEND1</h2><br/>
address: 0x7ee00048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR_LS</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ADDR_MS</td>
    <td>13</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_MRT">Register:MRT</h2><br/>
address: 0x7ee00064</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>T_MRW</td>
    <td>0</td>
    <td>8</td>
  </tr>
</table>
<h2><a name="SD_SECEND2">Register:SECEND2</h2><br/>
address: 0x7ee00050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR_LS</td>
    <td>0</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ADDR_MS</td>
    <td>13</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC3">Register:DQRCRC3</h2><br/>
address: 0x7ee00118</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC2">Register:DQLCRC2</h2><br/>
address: 0x7ee00154</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC5">Register:DQLCRC5</h2><br/>
address: 0x7ee00160</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SB">Register:SB</h2><br/>
address: 0x7ee00008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>COLBITS</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ROWBITS</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>EIGHTBANK</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>BANKLOW</td>
    <td>5</td>
    <td>6</td>
  </tr>
  <tr>
    <td>REORDER</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>INHIBIT_LA</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>STBY_T</td>
    <td>20</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_PHYC">Register:PHYC</h2><br/>
address: 0x7ee00060</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PHYRST</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>VREF_ENB</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>BIST_MODE</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>IOB_TMODE</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>MDLL_TMODE</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>CRC_EN</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>CRC_CLR</td>
    <td>24</td>
    <td>24</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC8">Register:DQLCRC8</h2><br/>
address: 0x7ee0016c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_SD">Register:SD</h2><br/>
address: 0x7ee00094</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>T_RCD</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>T_RPpb</td>
    <td>4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>T_RAS</td>
    <td>8</td>
    <td>12</td>
  </tr>
  <tr>
    <td>T_XP</td>
    <td>16</td>
    <td>18</td>
  </tr>
  <tr>
    <td>T_RC</td>
    <td>20</td>
    <td>24</td>
  </tr>
  <tr>
    <td>T_RPab</td>
    <td>28</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC1">Register:DQLCRC1</h2><br/>
address: 0x7ee00150</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FALL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RISE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="SH">SH</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#SH_RSP1">RSP1</a></td>
    <td>0x7e202014</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SH_HBLC">HBLC</a></td>
    <td>0x7e202050</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SH_DATA">DATA</a></td>
    <td>0x7e202040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SH_HCFG">HCFG</a></td>
    <td>0x7e202038</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#SH_TOUT">TOUT</a></td>
    <td>0x7e202008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SH_HSTS">HSTS</a></td>
    <td>0x7e202020</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#SH_RSP2">RSP2</a></td>
    <td>0x7e202018</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SH_CDIV">CDIV</a></td>
    <td>0x7e20200c</td>
    <td>RW</td>
    <td>11</td>
  </tr>
  <tr>
    <td><a href="#SH_EDM">EDM</a></td>
    <td>0x7e202034</td>
    <td>RW</td>
    <td>19</td>
  </tr>
  <tr>
    <td><a href="#SH_ARG">ARG</a></td>
    <td>0x7e202004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SH_RSP3">RSP3</a></td>
    <td>0x7e20201c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SH_CMD">CMD</a></td>
    <td>0x7e202000</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SH_RSP0">RSP0</a></td>
    <td>0x7e202010</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SH_VDD">VDD</a></td>
    <td>0x7e202030</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#SH_HBCT">HBCT</a></td>
    <td>0x7e20203c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="SH_RSP1">Register:RSP1</h2><br/>
address: 0x7e202014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CID_CSD</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SH_HBLC">Register:HBLC</h2><br/>
address: 0x7e202050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BLOCKCOUNT</td>
    <td>0</td>
    <td>8</td>
  </tr>
</table>
<h2><a name="SH_DATA">Register:DATA</h2><br/>
address: 0x7e202040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SH_HCFG">Register:HCFG</h2><br/>
address: 0x7e202038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>REL_CMD_LINE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>WIDE_INT_BUS</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>WIDE_EXT_BUS</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>SLOW_CARD</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DATA_IRPT_EN</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>SDIO_IRPT_EN</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BLOCK_IRPT_EN</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BUSY_IRPT_EN</td>
    <td>10</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="SH_TOUT">Register:TOUT</h2><br/>
address: 0x7e202008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TIME_OUT</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SH_HSTS">Register:HSTS</h2><br/>
address: 0x7e202020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA_FLAG</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>FIFO_ERROR</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>CRC7_ERROR</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>CRC16_ERROR</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CMD_TIME_OUT</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>REW_TIME_OUT</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SDIO_IRPT</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BLOCK_IRPT</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>BUSY_IRPT</td>
    <td>10</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="SH_RSP2">Register:RSP2</h2><br/>
address: 0x7e202018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CID_CSD</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SH_CDIV">Register:CDIV</h2><br/>
address: 0x7e20200c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CLOCKDIV</td>
    <td>0</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="SH_EDM">Register:EDM</h2><br/>
address: 0x7e202034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STATE_MACHINE</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>FIFO_COUNT</td>
    <td>4</td>
    <td>8</td>
  </tr>
  <tr>
    <td>WRITE_THRESHOLD</td>
    <td>9</td>
    <td>13</td>
  </tr>
  <tr>
    <td>READ_THRESHOLD</td>
    <td>14</td>
    <td>18</td>
  </tr>
</table>
<h2><a name="SH_ARG">Register:ARG</h2><br/>
address: 0x7e202004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ARGUMENT</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SH_RSP3">Register:RSP3</h2><br/>
address: 0x7e20201c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CID_CSD</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SH_CMD">Register:CMD</h2><br/>
address: 0x7e202000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>COMMAND</td>
    <td>0</td>
    <td>5</td>
  </tr>
  <tr>
    <td>READ_CMD</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>WRITE_CMD</td>
    <td>7</td>
    <td>8</td>
  </tr>
  <tr>
    <td>LONG_RESPONSE</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>NO_RESPONSE</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>BUSY_CMD</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>FAIL_FLAG</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>NEW_FLAG</td>
    <td>15</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SH_RSP0">Register:RSP0</h2><br/>
address: 0x7e202010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CARD_STATUS</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SH_VDD">Register:VDD</h2><br/>
address: 0x7e202030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>POWER_ON</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="SH_HBCT">Register:HBCT</h2><br/>
address: 0x7e20203c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>BYTECOUNT</td>
    <td>0</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="SLIM">SLIM</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DCC2_PA1</td>
    <td>0x7e210244</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>MC_IN_CON</td>
    <td>0x7e210100</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>DCC4_PA0</td>
    <td>0x7e210280</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DMA_DC_CON</td>
    <td>0x7e210084</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DCC8_STAT</td>
    <td>0x7e21030c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC0_STAT</td>
    <td>0x7e21020c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC0_CON</td>
    <td>0x7e210208</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC0_PA0</td>
    <td>0x7e210200</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DMA_DC8</td>
    <td>0x7e210050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_DC4</td>
    <td>0x7e210040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC3_PA1</td>
    <td>0x7e210264</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC3_CON</td>
    <td>0x7e210268</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MC_IN_STAT</td>
    <td>0x7e210104</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DMA_MC_TX</td>
    <td>0x7e210024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC1_STAT</td>
    <td>0x7e21022c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC7_CON</td>
    <td>0x7e2102e8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_DC6</td>
    <td>0x7e210048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC4_STAT</td>
    <td>0x7e21028c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_DC1</td>
    <td>0x7e210034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC8_PROT</td>
    <td>0x7e210310</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_DC5</td>
    <td>0x7e210044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>EA1</td>
    <td>0x7e210014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_MC_RX</td>
    <td>0x7e210020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC5_CON</td>
    <td>0x7e2102a8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MC_OUT_CON</td>
    <td>0x7e210120</td>
    <td>RW</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DCC3_STAT</td>
    <td>0x7e21026c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC7_PROT</td>
    <td>0x7e2102f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC6_CON</td>
    <td>0x7e2102c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC2_PA0</td>
    <td>0x7e210240</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC7_STAT</td>
    <td>0x7e2102ec</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC8_PA1</td>
    <td>0x7e210304</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC2_PROT</td>
    <td>0x7e210250</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC0_PA1</td>
    <td>0x7e210204</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC9_PROT</td>
    <td>0x7e210330</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CON2</td>
    <td>0x7e210004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC9_PA1</td>
    <td>0x7e210324</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC5_PROT</td>
    <td>0x7e2102b0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC1_PA1</td>
    <td>0x7e210224</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC1_PROT</td>
    <td>0x7e210230</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC7_PA1</td>
    <td>0x7e2102e4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC4_CON</td>
    <td>0x7e210288</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_DC2</td>
    <td>0x7e210038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC9_PA0</td>
    <td>0x7e210320</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DMA_MC_STAT</td>
    <td>0x7e210088</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DCC4_PROT</td>
    <td>0x7e210290</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>EA0</td>
    <td>0x7e210010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC6_PROT</td>
    <td>0x7e2102d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_DC3</td>
    <td>0x7e21003c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC7_PA0</td>
    <td>0x7e2102e0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC9_CON</td>
    <td>0x7e210328</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC8_PA0</td>
    <td>0x7e210300</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC1_PA0</td>
    <td>0x7e210220</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DMA_DC_STAT_0</td>
    <td>0x7e21008c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC9_STAT</td>
    <td>0x7e21032c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC2_STAT</td>
    <td>0x7e21024c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_DC0</td>
    <td>0x7e210030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FS</td>
    <td>0x7e21000c</td>
    <td>RW</td>
    <td>14</td>
  </tr>
  <tr>
    <td>DCC0_PROT</td>
    <td>0x7e210210</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC6_PA0</td>
    <td>0x7e2102c0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DMA_MC_CON</td>
    <td>0x7e210080</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA_DC9</td>
    <td>0x7e210054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC1_CON</td>
    <td>0x7e210228</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>STAT</td>
    <td>0x7e210008</td>
    <td>RW</td>
    <td>26</td>
  </tr>
  <tr>
    <td>DCC4_PA1</td>
    <td>0x7e210284</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC6_STAT</td>
    <td>0x7e2102cc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_DC_STAT_1</td>
    <td>0x7e210090</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>CON</td>
    <td>0x7e210000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MC_OUT_STAT</td>
    <td>0x7e210124</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DCC2_CON</td>
    <td>0x7e210248</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC5_PA1</td>
    <td>0x7e2102a4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC5_STAT</td>
    <td>0x7e2102ac</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC3_PROT</td>
    <td>0x7e210270</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC5_PA0</td>
    <td>0x7e2102a0</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DCC8_CON</td>
    <td>0x7e210308</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC6_PA1</td>
    <td>0x7e2102c4</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DMA_DC7</td>
    <td>0x7e21004c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DCC3_PA0</td>
    <td>0x7e210260</td>
    <td>RW</td>
    <td>24</td>
  </tr>
</table>

<hr/>
<h1><a name="SMI">SMI</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#SMI_DSR3">DSR3</a></td>
    <td>0x7e600028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>D</td>
    <td>0x7e60000c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSW1">DSW1</a></td>
    <td>0x7e60001c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_DA">DA</a></td>
    <td>0x7e600038</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSW2">DSW2</a></td>
    <td>0x7e600024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_DC">DC</a></td>
    <td>0x7e600030</td>
    <td>RW</td>
    <td>29</td>
  </tr>
  <tr>
    <td><a href="#SMI_CS">CS</a></td>
    <td>0x7e600000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_FD">FD</a></td>
    <td>0x7e600040</td>
    <td>RW</td>
    <td>14</td>
  </tr>
  <tr>
    <td>DD</td>
    <td>0x7e60003c</td>
    <td>RW</td>
    <td>18</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSR2">DSR2</a></td>
    <td>0x7e600020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSR1">DSR1</a></td>
    <td>0x7e600018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_A">A</a></td>
    <td>0x7e600008</td>
    <td>RW</td>
    <td>10</td>
  </tr>
  <tr>
    <td>L</td>
    <td>0x7e600004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSW3">DSW3</a></td>
    <td>0x7e60002c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSR0">DSR0</a></td>
    <td>0x7e600010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#SMI_DCS">DCS</a></td>
    <td>0x7e600034</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSW0">DSW0</a></td>
    <td>0x7e600014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="SMI_DSR3">Register:DSR3</h2><br/>
address: 0x7e600028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RSTROBE</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>RDREQ</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>RPACE</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>RPACEALL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RHOLD</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>FSETUP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>MODE68</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>RSETUP</td>
    <td>24</td>
    <td>29</td>
  </tr>
  <tr>
    <td>RWIDTH</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SMI_DSW1">Register:DSW1</h2><br/>
address: 0x7e60001c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WSTROBE</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>WDREQ</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>WPACE</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>WPACEALL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>WHOLD</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>WSWAP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>WFORMAT</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WSETUP</td>
    <td>24</td>
    <td>29</td>
  </tr>
  <tr>
    <td>WWIDTH</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SMI_DA">Register:DA</h2><br/>
address: 0x7e600038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>0</td>
    <td>5</td>
  </tr>
  <tr>
    <td>WRITE</td>
    <td>8</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="SMI_DSW2">Register:DSW2</h2><br/>
address: 0x7e600024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WSTROBE</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>WDREQ</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>WPACE</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>WPACEALL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>WHOLD</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>WSWAP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>WFORMAT</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WSETUP</td>
    <td>24</td>
    <td>29</td>
  </tr>
  <tr>
    <td>WWIDTH</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SMI_DC">Register:DC</h2><br/>
address: 0x7e600030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>REQW</td>
    <td>0</td>
    <td>5</td>
  </tr>
  <tr>
    <td>REQR</td>
    <td>6</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PANICW</td>
    <td>12</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PANICR</td>
    <td>18</td>
    <td>23</td>
  </tr>
  <tr>
    <td>DMAP</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DMAEN</td>
    <td>28</td>
    <td>28</td>
  </tr>
</table>
<h2><a name="SMI_CS">Register:CS</h2><br/>
address: 0x7e600000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DONE</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ACTIVE</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>START</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>CLEAR</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>WRITE</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PAD</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>TEEN</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>INTD</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>INTT</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>INTR</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PVMODE</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>SETERR</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>PXLDAT</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>EDREQ</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PRDY</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>AFERR</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>TXW</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>RXR</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>TXD</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>RXD</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>TXE</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RXF</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SMI_FD">Register:FD</h2><br/>
address: 0x7e600040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FCNT</td>
    <td>0</td>
    <td>5</td>
  </tr>
  <tr>
    <td>FLVL</td>
    <td>8</td>
    <td>13</td>
  </tr>
</table>
<h2><a name="SMI_DSR2">Register:DSR2</h2><br/>
address: 0x7e600020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RSTROBE</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>RDREQ</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>RPACE</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>RPACEALL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RHOLD</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>FSETUP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>MODE68</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>RSETUP</td>
    <td>24</td>
    <td>29</td>
  </tr>
  <tr>
    <td>RWIDTH</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SMI_DSR1">Register:DSR1</h2><br/>
address: 0x7e600018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RSTROBE</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>RDREQ</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>RPACE</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>RPACEALL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RHOLD</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>FSETUP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>MODE68</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>RSETUP</td>
    <td>24</td>
    <td>29</td>
  </tr>
  <tr>
    <td>RWIDTH</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SMI_A">Register:A</h2><br/>
address: 0x7e600008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>0</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DEVICE</td>
    <td>8</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="SMI_DSW3">Register:DSW3</h2><br/>
address: 0x7e60002c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WSTROBE</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>WDREQ</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>WPACE</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>WPACEALL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>WHOLD</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>WSWAP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>WFORMAT</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WSETUP</td>
    <td>24</td>
    <td>29</td>
  </tr>
  <tr>
    <td>WWIDTH</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SMI_DSR0">Register:DSR0</h2><br/>
address: 0x7e600010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RSTROBE</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>RDREQ</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>RPACE</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>RPACEALL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>RHOLD</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>FSETUP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>MODE68</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>RSETUP</td>
    <td>24</td>
    <td>29</td>
  </tr>
  <tr>
    <td>RWIDTH</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="SMI_DCS">Register:DCS</h2><br/>
address: 0x7e600034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EANBLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>START</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DONE</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>WRITE</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="SMI_DSW0">Register:DSW0</h2><br/>
address: 0x7e600014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WSTROBE</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>WDREQ</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>WPACE</td>
    <td>8</td>
    <td>14</td>
  </tr>
  <tr>
    <td>WPACEALL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>WHOLD</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>WSWAP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>WFORMAT</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>WSETUP</td>
    <td>24</td>
    <td>29</td>
  </tr>
  <tr>
    <td>WWIDTH</td>
    <td>30</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="SPI">SPI</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#SPI_DLEN">DLEN</a></td>
    <td>0x7e20400c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SPI_CLK">CLK</a></td>
    <td>0x7e204008</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SPI_CS">CS</a></td>
    <td>0x7e204000</td>
    <td>RW</td>
    <td>21</td>
  </tr>
  <tr>
    <td><a href="#SPI_FIFO">FIFO</a></td>
    <td>0x7e204004</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#SPI_LTOH">LTOH</a></td>
    <td>0x7e204010</td>
    <td>RW</td>
    <td>4</td>
  </tr>
</table>

<h2><a name="SPI_DLEN">Register:DLEN</h2><br/>
address: 0x7e20400c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LEN</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SPI_CLK">Register:CLK</h2><br/>
address: 0x7e204008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CDIV</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SPI_CS">Register:CS</h2><br/>
address: 0x7e204000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CPHA</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>CPOL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>CLEAR</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CSPOL</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>TA</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>DMAEN</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>INTD</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>INTR</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>DONE</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>RXD</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>TXD</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>RXR</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>RXF</td>
    <td>20</td>
    <td>20</td>
  </tr>
</table>
<h2><a name="SPI_FIFO">Register:FIFO</h2><br/>
address: 0x7e204004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="SPI_LTOH">Register:LTOH</h2><br/>
address: 0x7e204010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TOH</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<hr/>
<h1><a name="ST">ST</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>C2</td>
    <td>0x7e003014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CS</td>
    <td>0x7e003000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>C1</td>
    <td>0x7e003010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CHI</td>
    <td>0x7e003008</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td>C3</td>
    <td>0x7e003018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>C0</td>
    <td>0x7e00300c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CLO</td>
    <td>0x7e003004</td>
    <td>RO</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="SYSAC">SYSAC</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_ARBITER_CONTROL_UC">DMA_ARBITER_CONTROL_UC</a></td>
    <td>0x7e009050</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_PERI_ARBITER_CONTROL">PERI_ARBITER_CONTROL</a></td>
    <td>0x7e00904c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_TRANS_PRIORITY">TRANS_PRIORITY</a></td>
    <td>0x7e009018</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_L2_ARBITER_CONTROL">L2_ARBITER_CONTROL</a></td>
    <td>0x7e009040</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_ARBITER_CONTROL_L2">DMA_ARBITER_CONTROL_L2</a></td>
    <td>0x7e009054</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_V3D_PRIORITY">V3D_PRIORITY</a></td>
    <td>0x7e00900c</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_SRC_ARBITER_CONTROL">SRC_ARBITER_CONTROL</a></td>
    <td>0x7e009048</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_HOST_PRIORITY">HOST_PRIORITY</a></td>
    <td>0x7e009000</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_DREQ_CONTROL">DMA_DREQ_CONTROL</a></td>
    <td>0x7e009064</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_ARBITER_CONTROL_PER">DMA_ARBITER_CONTROL_PER</a></td>
    <td>0x7e009058</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_UC_ARBITER_CONTROL">UC_ARBITER_CONTROL</a></td>
    <td>0x7e009044</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_V3D_LIMITER">V3D_LIMITER</a></td>
    <td>0x7e009068</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_ARBITER_CONTROL_LITE">DMA_ARBITER_CONTROL_LITE</a></td>
    <td>0x7e00905c</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_HVSM_PRIORITY">HVSM_PRIORITY</a></td>
    <td>0x7e009008</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DBG_PRIORITY">DBG_PRIORITY</a></td>
    <td>0x7e009004</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DUMMY_STATUS">DUMMY_STATUS</a></td>
    <td>0x7e009060</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_JPEG_PRIORITY">JPEG_PRIORITY</a></td>
    <td>0x7e009014</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_USB_PRIORITY">USB_PRIORITY</a></td>
    <td>0x7e009020</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_ISP_PRIORITY">ISP_PRIORITY</a></td>
    <td>0x7e00901c</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_H264_PRIORITY">H264_PRIORITY</a></td>
    <td>0x7e009010</td>
    <td>RW</td>
    <td>4</td>
  </tr>
</table>

<h2><a name="SYSAC_DMA_ARBITER_CONTROL_UC">Register:DMA_ARBITER_CONTROL_UC</h2><br/>
address: 0x7e009050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SYSAC_PERI_ARBITER_CONTROL">Register:PERI_ARBITER_CONTROL</h2><br/>
address: 0x7e00904c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SYSAC_TRANS_PRIORITY">Register:TRANS_PRIORITY</h2><br/>
address: 0x7e009018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="SYSAC_L2_ARBITER_CONTROL">Register:L2_ARBITER_CONTROL</h2><br/>
address: 0x7e009040</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_ARBITER_CONTROL_L2">Register:DMA_ARBITER_CONTROL_L2</h2><br/>
address: 0x7e009054</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="SYSAC_V3D_PRIORITY">Register:V3D_PRIORITY</h2><br/>
address: 0x7e00900c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="SYSAC_SRC_ARBITER_CONTROL">Register:SRC_ARBITER_CONTROL</h2><br/>
address: 0x7e009048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SYSAC_HOST_PRIORITY">Register:HOST_PRIORITY</h2><br/>
address: 0x7e009000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_DREQ_CONTROL">Register:DMA_DREQ_CONTROL</h2><br/>
address: 0x7e009064</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SMI_DISABLE</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA_DBG_PAUSE_OR</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_ARBITER_CONTROL_PER">Register:DMA_ARBITER_CONTROL_PER</h2><br/>
address: 0x7e009058</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SYSAC_UC_ARBITER_CONTROL">Register:UC_ARBITER_CONTROL</h2><br/>
address: 0x7e009044</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SYSAC_V3D_LIMITER">Register:V3D_LIMITER</h2><br/>
address: 0x7e009068</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>INCREMENT</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>HOLDOFF</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SPARE</td>
    <td>1</td>
    <td>3</td>
  </tr>
  <tr>
    <td>MAX_PRIORITY</td>
    <td>3</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_ARBITER_CONTROL_LITE">Register:DMA_ARBITER_CONTROL_LITE</h2><br/>
address: 0x7e00905c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="SYSAC_HVSM_PRIORITY">Register:HVSM_PRIORITY</h2><br/>
address: 0x7e009008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="SYSAC_DBG_PRIORITY">Register:DBG_PRIORITY</h2><br/>
address: 0x7e009004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="SYSAC_DUMMY_STATUS">Register:DUMMY_STATUS</h2><br/>
address: 0x7e009060</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IDLE</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="SYSAC_JPEG_PRIORITY">Register:JPEG_PRIORITY</h2><br/>
address: 0x7e009014</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
  </tr>
</table>
<h2><a name="SYSAC_USB_PRIORITY">Register:USB_PRIORITY</h2><br/>
address: 0x7e009020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="SYSAC_ISP_PRIORITY">Register:ISP_PRIORITY</h2><br/>
address: 0x7e00901c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="SYSAC_H264_PRIORITY">Register:H264_PRIORITY</h2><br/>
address: 0x7e009010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PRIORITY</td>
    <td>0</td>
    <td>3</td>
  </tr>
</table>
<hr/>
<h1><a name="TB">TB</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>HDMI</td>
    <td>0x7e20b100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>JTB_TDO</td>
    <td>0x7e20b80c</td>
    <td>RO</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#TB_JTB_CONFIG">JTB_CONFIG</a></td>
    <td>0x7e20b800</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HOST</td>
    <td>0x7e20b300</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BOOT_ADDR</td>
    <td>0x7e20b500</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#TB_BOOT_SECURE_MODE">BOOT_SECURE_MODE</a></td>
    <td>0x7e20b508</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TASK_RXDATA2</td>
    <td>0x7e20b088</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TASK_PARAM3</td>
    <td>0x7e20b00c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TASK_PARAM2</td>
    <td>0x7e20b008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>JTB_BITCNT</td>
    <td>0x7e20b810</td>
    <td>RW</td>
    <td>6</td>
  </tr>
  <tr>
    <td>TASK_TXTCLR</td>
    <td>0x7e20b0f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>JTB_TMS</td>
    <td>0x7e20b804</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PRINTER_DATA</td>
    <td>0x7e20b404</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#TB_PRINTER_CTRL">PRINTER_CTRL</a></td>
    <td>0x7e20b400</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>TASK_PARAM1</td>
    <td>0x7e20b004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TASK_STATUS</td>
    <td>0x7e20b080</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#TB_BOOT_OPT">BOOT_OPT</a></td>
    <td>0x7e20b504</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#TB_TASK">TASK</a></td>
    <td>0x7e20b000</td>
    <td>RW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>TASK_RXDATA1</td>
    <td>0x7e20b084</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>0x7e20b000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#TB_BOOT_STATUS">BOOT_STATUS</a></td>
    <td>0x7e20b50c</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PCM</td>
    <td>0x7e20b200</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>JTB_PORTEN</td>
    <td>0x7e20b814</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>JTB_TDI</td>
    <td>0x7e20b808</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="TB_JTB_CONFIG">Register:JTB_CONFIG</h2><br/>
address: 0x7e20b800</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SBITS</td>
    <td>0</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OUT_MS</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>INV_CLK</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>TMS_RISE</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>TDI_RISE</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>TDO_RISE</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>ENABLE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>D_HOLD</td>
    <td>12</td>
    <td>13</td>
  </tr>
  <tr>
    <td>TRSTN</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>SPEED</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>BITCNT</td>
    <td>23</td>
    <td>29</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="TB_BOOT_SECURE_MODE">Register:BOOT_SECURE_MODE</h2><br/>
address: 0x7e20b508</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>JTAG_SECURE</td>
    <td>0</td>
    <td>1</td>
  </tr>
</table>
<h2><a name="TB_PRINTER_CTRL">Register:PRINTER_CTRL</h2><br/>
address: 0x7e20b400</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>OFFSET</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TASKNO</td>
    <td>4</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="TB_BOOT_OPT">Register:BOOT_OPT</h2><br/>
address: 0x7e20b504</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FAST_OPT</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>EIGHT_BANK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>FPGA</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TCL_SIM</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ELPIDA</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>SDC_BEHAV_PHY</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>NO_PRINT</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BOOT_HALT</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BANK_MODE</td>
    <td>8</td>
    <td>9</td>
  </tr>
  <tr>
    <td>DONT_SET_VPU_CLK</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>TB_PRESENT</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="TB_TASK">Register:TASK</h2><br/>
address: 0x7e20b000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NUM</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>TEXT_FLAG</td>
    <td>16</td>
    <td>16</td>
  </tr>
</table>
<h2><a name="TB_BOOT_STATUS">Register:BOOT_STATUS</h2><br/>
address: 0x7e20b50c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CPRMAN_PROGRAMMED</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<hr/>
<h1><a name="TE">TE</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>2VSWIDTH</td>
    <td>0x7e20e01c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>0C</td>
    <td>0x7e20e000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>2C</td>
    <td>0x7e20e018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>0TIMER</td>
    <td>0x7e20e008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>1TIMER</td>
    <td>0x7e20e014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>2TIMER</td>
    <td>0x7e20e020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>0VSWIDTH</td>
    <td>0x7e20e004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>1VSWIDTH</td>
    <td>0x7e20e010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>1C</td>
    <td>0x7e20e00c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="TS">TS</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#TS_TSENSSTAT">TSENSSTAT</a></td>
    <td>0x7e212004</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td><a href="#TS_TSENSCTL">TSENSCTL</a></td>
    <td>0x7e212000</td>
    <td>RW</td>
    <td>27</td>
  </tr>
</table>

<h2><a name="TS_TSENSSTAT">Register:TSENSSTAT</h2><br/>
address: 0x7e212004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DATA</td>
    <td>0</td>
    <td>9</td>
  </tr>
  <tr>
    <td>VALID</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>INTERUPT</td>
    <td>11</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="TS_TSENSCTL">Register:TSENSCTL</h2><br/>
address: 0x7e212000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PRWDW</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>RSTB</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>CTRL</td>
    <td>2</td>
    <td>4</td>
  </tr>
  <tr>
    <td>EN_INT</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DIRECT</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>CLR_INT</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>THOLD</td>
    <td>8</td>
    <td>17</td>
  </tr>
  <tr>
    <td>RSTDELAY</td>
    <td>18</td>
    <td>25</td>
  </tr>
  <tr>
    <td>REGULEN</td>
    <td>26</td>
    <td>26</td>
  </tr>
</table>
<hr/>
<h1><a name="TXP">TXP</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#TXP_PROGRESS">PROGRESS</a></td>
    <td>0x7e004010</td>
    <td>RO</td>
    <td>12</td>
  </tr>
  <tr>
    <td>DST_PITCH</td>
    <td>0x7e004004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DST_PTR</td>
    <td>0x7e004000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#TXP_XTRA">XTRA</a></td>
    <td>0x7e004018</td>
    <td>RW</td>
    <td>1</td>
  </tr>
  <tr>
    <td><a href="#TXP_CTRL">CTRL</a></td>
    <td>0x7e00400c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#TXP_DIM">DIM</a></td>
    <td>0x7e004008</td>
    <td>RW</td>
    <td>28</td>
  </tr>
</table>

<h2><a name="TXP_PROGRESS">Register:PROGRESS</h2><br/>
address: 0x7e004010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LINES</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="TXP_XTRA">Register:XTRA</h2><br/>
address: 0x7e004018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NOSTBY</td>
    <td>0</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="TXP_CTRL">Register:CTRL</h2><br/>
address: 0x7e00400c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GO</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>BUSY</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>EI</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>FIELD</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TEST_MODE</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>TFORMAT</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>TRANSPOSE</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>LINEAR_UTILE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>FORMAT</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>ALPHA_INVERT</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>DITHER</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>ABORT</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>VSTART_AT_EOF</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>BWE</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>ALPHA_ENABLE</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>POWERDOWN</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>VERSION</td>
    <td>22</td>
    <td>23</td>
  </tr>
  <tr>
    <td>PILOT</td>
    <td>24</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="TXP_DIM">Register:DIM</h2><br/>
address: 0x7e004008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>WIDTH</td>
    <td>0</td>
    <td>11</td>
  </tr>
  <tr>
    <td>HEIGHT</td>
    <td>16</td>
    <td>27</td>
  </tr>
</table>
<hr/>
<h1><a name="USB">USB</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DIEPTSIZ6</td>
    <td>0x7e9809d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB11</td>
    <td>0x7e980a78</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS8</td>
    <td>0x7e980a18</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT2</td>
    <td>0x7e980948</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTKNQR3</td>
    <td>0x7e980830</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO13</td>
    <td>0x7e98e000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCSPLT2</td>
    <td>0x7e980544</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GNPTXFSIZ">GNPTXFSIZ</a></td>
    <td>0x7e980028</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ14</td>
    <td>0x7e980138</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ12</td>
    <td>0x7e980c90</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DOEPINT0">DOEPINT0</a></td>
    <td>0x7e980b08</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINTMSK2</td>
    <td>0x7e98054c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTKNQR2</td>
    <td>0x7e980824</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB4</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT7</td>
    <td>0x7e9809e8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HFNUM">HFNUM</a></td>
    <td>0x7e980408</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ1</td>
    <td>0x7e980930</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF9</td>
    <td>0x7e980124</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCDMA6</td>
    <td>0x7e9805d4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ10</td>
    <td>0x7e980128</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DCTL">DCTL</a></td>
    <td>0x7e980804</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DIEPINT11</td>
    <td>0x7e980a68</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL1</td>
    <td>0x7e980b20</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCTSIZ1</td>
    <td>0x7e980530</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ3</td>
    <td>0x7e980970</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINTMSK3</td>
    <td>0x7e98056c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL13</td>
    <td>0x7e980aa0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA12</td>
    <td>0x7e980a94</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS4</td>
    <td>0x7e980998</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCTSIZ5</td>
    <td>0x7e9805b0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL5</td>
    <td>0x7e9809a0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA13</td>
    <td>0x7e980cb4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINTMSK7</td>
    <td>0x7e9805ec</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINT6</td>
    <td>0x7e9805c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB2</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA9</td>
    <td>0x7e980a34</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB2</td>
    <td>0x7e980958</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPMSK</td>
    <td>0x7e980810</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT7</td>
    <td>0x7e980be8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB1</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB6</td>
    <td>0x7e9809d8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF6</td>
    <td>0x7e980118</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL10</td>
    <td>0x7e980c40</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB7</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ2</td>
    <td>0x7e980108</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPMSK</td>
    <td>0x7e980814</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT3</td>
    <td>0x7e980b68</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS13</td>
    <td>0x7e980ab8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GUID</td>
    <td>0x7e98003c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB12</td>
    <td>0x7e980a98</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_PCGCR">PCGCR</a></td>
    <td>0x7e980e00</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DIEPCTL8</td>
    <td>0x7e980a00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA14</td>
    <td>0x7e980cd4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF11</td>
    <td>0x7e98012c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ5</td>
    <td>0x7e980bb0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA6</td>
    <td>0x7e980bd4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA3</td>
    <td>0x7e980974</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DTXFSTS0">DTXFSTS0</a></td>
    <td>0x7e980918</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT13</td>
    <td>0x7e980ca8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ13</td>
    <td>0x7e980134</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT4</td>
    <td>0x7e980b88</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT8</td>
    <td>0x7e980a08</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL3</td>
    <td>0x7e980960</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ15</td>
    <td>0x7e980cf0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ14</td>
    <td>0x7e980ad0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GRXSTSR</td>
    <td>0x7e98001c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ7</td>
    <td>0x7e980bf0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL2</td>
    <td>0x7e980940</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO3</td>
    <td>0x7e984000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCDMA3</td>
    <td>0x7e980574</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL10</td>
    <td>0x7e980a40</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA7</td>
    <td>0x7e9809f4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ7</td>
    <td>0x7e9809f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCTSIZ6</td>
    <td>0x7e9805d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HAINTMSK</td>
    <td>0x7e980418</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GINTSTS</td>
    <td>0x7e980014</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GUSBCFG">GUSBCFG</a></td>
    <td>0x7e98000c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ13</td>
    <td>0x7e980ab0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GRSTCTL">GRSTCTL</a></td>
    <td>0x7e980010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINT2</td>
    <td>0x7e980548</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB3</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL14</td>
    <td>0x7e980cc0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCSPLT7</td>
    <td>0x7e9805e4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HPTXSTS">HPTXSTS</a></td>
    <td>0x7e980410</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO2</td>
    <td>0x7e983000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL9</td>
    <td>0x7e980a20</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT8</td>
    <td>0x7e980c08</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO14</td>
    <td>0x7e98f000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINT1</td>
    <td>0x7e980528</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT3</td>
    <td>0x7e980968</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPTXF1">DIEPTXF1</a></td>
    <td>0x7e980104</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT15</td>
    <td>0x7e980ce8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GMDIOGEN</td>
    <td>0x7e980084</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ9</td>
    <td>0x7e980124</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA2</td>
    <td>0x7e980b54</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ11</td>
    <td>0x7e980c70</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF12</td>
    <td>0x7e980130</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO10</td>
    <td>0x7e98b000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ4</td>
    <td>0x7e980b90</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DOEPCTL0">DOEPCTL0</a></td>
    <td>0x7e980b00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPTSIZ0">DIEPTSIZ0</a></td>
    <td>0x7e980910</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA4</td>
    <td>0x7e980b94</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB10</td>
    <td>0x7e980a58</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA6</td>
    <td>0x7e9809d4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO12</td>
    <td>0x7e98d000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB15</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DTHRCTL">DTHRCTL</a></td>
    <td>0x7e980830</td>
    <td>RW</td>
    <td>28</td>
  </tr>
  <tr>
    <td><a href="#USB_GGPIO">GGPIO</a></td>
    <td>0x7e980038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HCTSIZ0">HCTSIZ0</a></td>
    <td>0x7e980510</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINT5</td>
    <td>0x7e9805a8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ12</td>
    <td>0x7e980a90</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA2</td>
    <td>0x7e980954</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCCHAR2</td>
    <td>0x7e980540</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA0</td>
    <td>0x7e980b14</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL5</td>
    <td>0x7e980ba0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB11</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GINTMSK">GINTMSK</a></td>
    <td>0x7e980018</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPEMPMSK">DIEPEMPMSK</a></td>
    <td>0x7e980834</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DFIFO9</td>
    <td>0x7e98a000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA14</td>
    <td>0x7e980ad4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF7</td>
    <td>0x7e98011c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCCHAR3</td>
    <td>0x7e980560</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ5</td>
    <td>0x7e980114</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DCFG">DCFG</a></td>
    <td>0x7e980800</td>
    <td>RW</td>
    <td>26</td>
  </tr>
  <tr>
    <td><a href="#USB_GOTGCTL">GOTGCTL</a></td>
    <td>0x7e980000</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DIEPDMAB9</td>
    <td>0x7e980a38</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL2</td>
    <td>0x7e980b40</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GNPTXSTS">GNPTXSTS</a></td>
    <td>0x7e98002c</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>HCTSIZ4</td>
    <td>0x7e980590</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB0</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB15</td>
    <td>0x7e980af8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA10</td>
    <td>0x7e980a54</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS12</td>
    <td>0x7e980a98</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT5</td>
    <td>0x7e980ba8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DVBUSPULSE">DVBUSPULSE</a></td>
    <td>0x7e98082c</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>DOEPDMA7</td>
    <td>0x7e980bf4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO5</td>
    <td>0x7e986000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT15</td>
    <td>0x7e980ae8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL13</td>
    <td>0x7e980ca0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA1</td>
    <td>0x7e980b34</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA15</td>
    <td>0x7e980af4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCCHAR6</td>
    <td>0x7e9805c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS1</td>
    <td>0x7e980938</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF4</td>
    <td>0x7e980110</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT4</td>
    <td>0x7e980988</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HCFG">HCFG</a></td>
    <td>0x7e980400</td>
    <td>RW</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DIEPCTL14</td>
    <td>0x7e980ac0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCCHAR7</td>
    <td>0x7e9805e0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GVBUSDRV</td>
    <td>0x7e980088</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#USB_GHWCFG3">GHWCFG3</a></td>
    <td>0x7e98004c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB14</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL6</td>
    <td>0x7e980bc0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GLPMCFG</td>
    <td>0x7e980054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINTMSK1</td>
    <td>0x7e98052c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL4</td>
    <td>0x7e980980</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT12</td>
    <td>0x7e980a88</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GHWCFG4">GHWCFG4</a></td>
    <td>0x7e980050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB8</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCDMA4</td>
    <td>0x7e980594</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO4</td>
    <td>0x7e985000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB1</td>
    <td>0x7e980938</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA11</td>
    <td>0x7e980c74</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT12</td>
    <td>0x7e980c88</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB5</td>
    <td>0x7e9809b8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT2</td>
    <td>0x7e980b48</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DAINTMSK</td>
    <td>0x7e98081c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCSPLT6</td>
    <td>0x7e9805c4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DVBUSDIS</td>
    <td>0x7e980828</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DIEPINT5</td>
    <td>0x7e9809a8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB4</td>
    <td>0x7e980998</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB14</td>
    <td>0x7e980ad8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINT4</td>
    <td>0x7e980588</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HFIR">HFIR</a></td>
    <td>0x7e980404</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DIEPINT13</td>
    <td>0x7e980aa8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GOTGINT">GOTGINT</a></td>
    <td>0x7e980004</td>
    <td>RW</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DOEPDMAB10</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO15</td>
    <td>0x7e990000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCTSIZ3</td>
    <td>0x7e980570</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCCHAR4</td>
    <td>0x7e980580</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCDMA1</td>
    <td>0x7e980534</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT14</td>
    <td>0x7e980cc8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA3</td>
    <td>0x7e980b74</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB8</td>
    <td>0x7e980a18</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPCTL0">DIEPCTL0</a></td>
    <td>0x7e980900</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ11</td>
    <td>0x7e980a70</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO1</td>
    <td>0x7e982000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL8</td>
    <td>0x7e980c00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL3</td>
    <td>0x7e980b60</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS10</td>
    <td>0x7e980a58</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ1</td>
    <td>0x7e980104</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCSPLT5</td>
    <td>0x7e9805a4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ8</td>
    <td>0x7e980c10</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ14</td>
    <td>0x7e980cd0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ10</td>
    <td>0x7e980c50</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS2</td>
    <td>0x7e980958</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA0</td>
    <td>0x7e980914</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS7</td>
    <td>0x7e9809f8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ6</td>
    <td>0x7e980118</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL7</td>
    <td>0x7e9809e0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ8</td>
    <td>0x7e980a10</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ3</td>
    <td>0x7e980b70</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GRXSTSP">GRXSTSP</a></td>
    <td>0x7e980020</td>
    <td>RW</td>
    <td>25</td>
  </tr>
  <tr>
    <td>DIEPINT9</td>
    <td>0x7e980a28</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ4</td>
    <td>0x7e980110</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HCINT0">HCINT0</a></td>
    <td>0x7e980508</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA5</td>
    <td>0x7e9809b4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCDMA0</td>
    <td>0x7e980514</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO8</td>
    <td>0x7e989000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINTMSK4</td>
    <td>0x7e98058c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF8</td>
    <td>0x7e980120</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF3</td>
    <td>0x7e98010c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCCHAR1</td>
    <td>0x7e980520</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ10</td>
    <td>0x7e980a50</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ9</td>
    <td>0x7e980a30</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA8</td>
    <td>0x7e980c14</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS11</td>
    <td>0x7e980a78</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ9</td>
    <td>0x7e980c30</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPINT0">DIEPINT0</a></td>
    <td>0x7e980908</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GAXIDEV</td>
    <td>0x7e980054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GHWCFG2">GHWCFG2</a></td>
    <td>0x7e980048</td>
    <td>RW</td>
    <td>31</td>
  </tr>
  <tr>
    <td>DTKNQR4</td>
    <td>0x7e980834</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCSPLT1</td>
    <td>0x7e980524</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINTMSK0</td>
    <td>0x7e98050c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO6</td>
    <td>0x7e987000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL15</td>
    <td>0x7e980ae0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HPRT">HPRT</a></td>
    <td>0x7e980440</td>
    <td>RW</td>
    <td>19</td>
  </tr>
  <tr>
    <td>DIEPDMAB0</td>
    <td>0x7e980918</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT6</td>
    <td>0x7e980bc8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO0</td>
    <td>0x7e981000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ2</td>
    <td>0x7e980b50</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS9</td>
    <td>0x7e980a38</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ4</td>
    <td>0x7e980990</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT6</td>
    <td>0x7e9809c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ11</td>
    <td>0x7e98012c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF15</td>
    <td>0x7e98013c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB13</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT11</td>
    <td>0x7e980c68</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF13</td>
    <td>0x7e980134</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT9</td>
    <td>0x7e980c28</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINTMSK6</td>
    <td>0x7e9805cc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL12</td>
    <td>0x7e980a80</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA10</td>
    <td>0x7e980c54</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ8</td>
    <td>0x7e980120</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ15</td>
    <td>0x7e98013c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL12</td>
    <td>0x7e980c80</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB5</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ3</td>
    <td>0x7e98010c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCCHAR5</td>
    <td>0x7e9805a0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCDMA2</td>
    <td>0x7e980554</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL7</td>
    <td>0x7e980be0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ15</td>
    <td>0x7e980af0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT1</td>
    <td>0x7e980b28</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCSPLT3</td>
    <td>0x7e980564</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT10</td>
    <td>0x7e980a48</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF5</td>
    <td>0x7e980114</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB6</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCSPLT4</td>
    <td>0x7e980584</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL15</td>
    <td>0x7e980ce0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPINT1</td>
    <td>0x7e980928</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ13</td>
    <td>0x7e980cb0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS6</td>
    <td>0x7e9809d8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF10</td>
    <td>0x7e980128</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ2</td>
    <td>0x7e980950</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPINT10</td>
    <td>0x7e980c48</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS15</td>
    <td>0x7e980af8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GI2CCTL">GI2CCTL</a></td>
    <td>0x7e980030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GMDIOCSR</td>
    <td>0x7e980080</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DIEPDMA4</td>
    <td>0x7e980994</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTKNQR1</td>
    <td>0x7e980820</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GAHBCFG">GAHBCFG</a></td>
    <td>0x7e980008</td>
    <td>RW</td>
    <td>9</td>
  </tr>
  <tr>
    <td><a href="#USB_DSTS">DSTS</a></td>
    <td>0x7e980808</td>
    <td>RW</td>
    <td>22</td>
  </tr>
  <tr>
    <td>HPTXFSIZ</td>
    <td>0x7e980100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB9</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINT3</td>
    <td>0x7e980568</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO7</td>
    <td>0x7e988000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL6</td>
    <td>0x7e9809c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA1</td>
    <td>0x7e980934</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA8</td>
    <td>0x7e980a14</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ7</td>
    <td>0x7e98011c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINT7</td>
    <td>0x7e9805e8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS5</td>
    <td>0x7e9809b8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCDMA5</td>
    <td>0x7e9805b4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HCCHAR0">HCCHAR0</a></td>
    <td>0x7e980500</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL9</td>
    <td>0x7e980c20</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA11</td>
    <td>0x7e980a74</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTSIZ5</td>
    <td>0x7e9809b0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_HCSPLT0">HCSPLT0</a></td>
    <td>0x7e980504</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCINTMSK5</td>
    <td>0x7e9805ac</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GRXFSIZ">GRXFSIZ</a></td>
    <td>0x7e980024</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DIEPINT14</td>
    <td>0x7e980ac8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS14</td>
    <td>0x7e980ad8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DAINT">DAINT</a></td>
    <td>0x7e980818</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_DOEPTSIZ0">DOEPTSIZ0</a></td>
    <td>0x7e980b10</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL4</td>
    <td>0x7e980b80</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF14</td>
    <td>0x7e980138</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB13</td>
    <td>0x7e980ab8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA12</td>
    <td>0x7e980c94</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HAINT</td>
    <td>0x7e980414</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GSNPSID</td>
    <td>0x7e980040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ6</td>
    <td>0x7e980bd0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL1</td>
    <td>0x7e980920</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCTSIZ7</td>
    <td>0x7e9805f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DPTXFSIZ12</td>
    <td>0x7e980130</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>GHWCFG1</td>
    <td>0x7e980044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DTXFSTS3</td>
    <td>0x7e980978</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td><a href="#USB_GPVNDCTL">GPVNDCTL</a></td>
    <td>0x7e980034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA15</td>
    <td>0x7e980cf4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMA13</td>
    <td>0x7e980ab4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPCTL11</td>
    <td>0x7e980c60</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPTSIZ1</td>
    <td>0x7e980b30</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB7</td>
    <td>0x7e9809f8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPTXF2</td>
    <td>0x7e980108</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPCTL11</td>
    <td>0x7e980a60</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMAB12</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DFIFO11</td>
    <td>0x7e98c000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DIEPDMAB3</td>
    <td>0x7e980978</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA9</td>
    <td>0x7e980c34</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCTSIZ2</td>
    <td>0x7e980550</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DOEPDMA5</td>
    <td>0x7e980bb4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>HCDMA7</td>
    <td>0x7e9805f4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<h2><a name="USB_GNPTXFSIZ">Register:GNPTXFSIZ</h2><br/>
address: 0x7e980028</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IN_EP_TXF0_ST_ADDR</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>NP_TXF_ST_ADDR</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>NP_TXF_DEP</td>
    <td>16</td>
    <td>31</td>
  </tr>
  <tr>
    <td>IN_EP_TXF0_DEP</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_DOEPINT0">Register:DOEPINT0</h2><br/>
address: 0x7e980b08</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>EP_DISBLD</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>AHB_ERR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>SETUP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TIMEOUT</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>OUT_TKN_EP_DIS</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>IN_TKN_TXFEMP</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>STS_PHSE_RCVD</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>IN_TKN_EP_MIS</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>IN_EP_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>BACK2BACK_SETUP</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>TXF_EMPTY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>OUT_PKT_ERR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>TX_FIFO_UNDRN</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BNA</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="USB_HFNUM">Register:HFNUM</h2><br/>
address: 0x7e980408</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NUM</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>REM</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_DCTL">Register:DCTL</h2><br/>
address: 0x7e980804</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RMT_WKUP_SIG</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SFT_DISCON</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>GNP_IN_NAK_STS</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>GOUT_NAK_STS</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>TST_CTL</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>SGNP_IN_NAK</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CGNP_IN_NAK</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SGOUT_NAK</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>CGOUT_NAK</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PWRON_PRG_DONE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>GMC</td>
    <td>13</td>
    <td>14</td>
  </tr>
  <tr>
    <td>IGN_FRM_NUM</td>
    <td>15</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="USB_PCGCR">Register:PCGCR</h2><br/>
address: 0x7e980e00</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>STOP_PCLK</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>GATE_HCLK</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PWR_CLMP</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RST_PDWN_MODULE</td>
    <td>3</td>
    <td>3</td>
  </tr>
</table>
<h2><a name="USB_DTXFSTS0">Register:DTXFSTS0</h2><br/>
address: 0x7e980918</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SPC_AVAIL</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_GUSBCFG">Register:GUSBCFG</h2><br/>
address: 0x7e98000c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TOUT_CAL</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>PHY_IF</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>ULPI_UTMI_SEL</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>FS_INTF</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PHY_SEL</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>DDR_SEL</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SRP_CAP</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>HNP_CAP</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>USB_TRD_TIM</td>
    <td>10</td>
    <td>13</td>
  </tr>
  <tr>
    <td>PHY_LPWR_CLK_SEL</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>OTG_I2C_SEL</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>ULPI_FS_LS</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>ULPI_AUTO_RES</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>ULPI_CLK_SUS_M</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>ULPI_EXT_VBUS_DRV</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>ULPI_EXT_VBUS_IND</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>TERM_SEL_DL_PULSE</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>IND_COMP</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>IND_PASS_THRU</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>ULPI_IF_PROT_DIS</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>FORCE_HST_MODE</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>FORCE_DEV_MODE</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>CORRUPT_TX</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_GRSTCTL">Register:GRSTCTL</h2><br/>
address: 0x7e980010</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>C_SFT_RST</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>H_SFT_RST</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>FRM_CNTR_RST</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>INT_TKN_Q_FLSH</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RXF_FLSH</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>TXF_FLSH</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>TXF_NUM</td>
    <td>6</td>
    <td>10</td>
  </tr>
  <tr>
    <td>DMA_REQ</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>AHB_IDLE</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_HPTXSTS">Register:HPTXSTS</h2><br/>
address: 0x7e980410</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HPTXFSPCAVAIL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>HPTXQSPCAVAIL</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>HPTXQTOP</td>
    <td>24</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_DIEPTXF1">Register:DIEPTXF1</h2><br/>
address: 0x7e980104</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>FIFO_STADDR</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>FIFO_SIZE</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_DOEPCTL0">Register:DOEPCTL0</h2><br/>
address: 0x7e980b00</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MPS</td>
    <td>0</td>
    <td>10</td>
  </tr>
  <tr>
    <td>NEXT_EP</td>
    <td>11</td>
    <td>14</td>
  </tr>
  <tr>
    <td>USB_ACT_EP</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DPID</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>EO_FR_NUM</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>NAK_STS</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>TYPE</td>
    <td>18</td>
    <td>19</td>
  </tr>
  <tr>
    <td>SNP</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>STALL</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>TXF_NUM</td>
    <td>22</td>
    <td>25</td>
  </tr>
  <tr>
    <td>CNAK</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>SNAK</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>SET_D0_PID</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>SET_EVEN_FR</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>SET_ODD_FR</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>SET_D1_PID</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>DIS</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>ENA</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_DIEPTSIZ0">Register:DIEPTSIZ0</h2><br/>
address: 0x7e980910</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XFERSIZE</td>
    <td>0</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PKT_CNT</td>
    <td>19</td>
    <td>28</td>
  </tr>
  <tr>
    <td>MC</td>
    <td>29</td>
    <td>30</td>
  </tr>
  <tr>
    <td>SUP_CNT</td>
    <td>29</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RX_DPID</td>
    <td>29</td>
    <td>30</td>
  </tr>
</table>
<h2><a name="USB_DTHRCTL">Register:DTHRCTL</h2><br/>
address: 0x7e980830</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NON_ISO_THR_EN</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ISO_THR_EN</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TX_THR_LEN</td>
    <td>2</td>
    <td>10</td>
  </tr>
  <tr>
    <td>RX_THR_EN</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>RX_THR_LEN</td>
    <td>17</td>
    <td>26</td>
  </tr>
  <tr>
    <td>ARB_PRK_EN</td>
    <td>27</td>
    <td>27</td>
  </tr>
</table>
<h2><a name="USB_GGPIO">Register:GGPIO</h2><br/>
address: 0x7e980038</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GPI</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>GPO</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_HCTSIZ0">Register:HCTSIZ0</h2><br/>
address: 0x7e980510</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XFER_SIZE</td>
    <td>0</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PKT_CNT</td>
    <td>19</td>
    <td>28</td>
  </tr>
  <tr>
    <td>PID</td>
    <td>29</td>
    <td>30</td>
  </tr>
  <tr>
    <td>DO_PNG</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_GINTMSK">Register:GINTMSK</h2><br/>
address: 0x7e980018</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CUR_MOD</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>MODE_MIS</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTG_INT</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>SOF</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>RXF_LVL</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>NP_TXF_EMP</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>GIN_N_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>GOUT_NAK_EFF</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>ULPI_CK_INT</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>I2C_INT</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>ERLY_SUSP</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>USB_SUSP</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>USB_RST</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>ENUM_DONE</td>
    <td>13</td>
    <td>13</td>
  </tr>
  <tr>
    <td>ISO_OUT_DROP</td>
    <td>14</td>
    <td>14</td>
  </tr>
  <tr>
    <td>EOPF</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>EP_MIS</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>IEP_INT</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>OEP_INT</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>INCOMPL_ISO_IN</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>INCOMPL_P</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>INCOMPL_ISO_OUT</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>FET_SUSP</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>PRT_INT</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>HCH_INT</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>P_TXF_EMP</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>CON_ID_STS_CHNG</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>DISCONN_INT</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>SESS_REQ_INT</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>WK_UP_INT</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_DIEPEMPMSK">Register:DIEPEMPMSK</h2><br/>
address: 0x7e980834</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>EP_TXF_EMP_MSK</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="USB_DCFG">Register:DCFG</h2><br/>
address: 0x7e980800</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>DEV_SPD</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>NZ_STS_OUT_HSHK</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DEV_ADDR</td>
    <td>4</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PER_FR_INT</td>
    <td>11</td>
    <td>12</td>
  </tr>
  <tr>
    <td>EP_MIS_CNT</td>
    <td>18</td>
    <td>22</td>
  </tr>
  <tr>
    <td>DESC_DMA</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>PER_SCH_INTV</td>
    <td>24</td>
    <td>25</td>
  </tr>
</table>
<h2><a name="USB_GOTGCTL">Register:GOTGCTL</h2><br/>
address: 0x7e980000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SES_REQ_SCS</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SES_REQ</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>HST_NEG_SCS</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>HNP_REQ</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>HST_SET_HNP_EN</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>DEV_HNP_EN</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>CON_ID_STS</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DBNC_TIME</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>A_SES_VLD</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>B_SES_VLD</td>
    <td>19</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="USB_GNPTXSTS">Register:GNPTXSTS</h2><br/>
address: 0x7e98002c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TXF_SPC_AVAIL</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>TX_Q_SPC_AVAIL</td>
    <td>16</td>
    <td>23</td>
  </tr>
  <tr>
    <td>TX_Q_TOP</td>
    <td>24</td>
    <td>30</td>
  </tr>
</table>
<h2><a name="USB_DVBUSPULSE">Register:DVBUSPULSE</h2><br/>
address: 0x7e98082c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PULSE</td>
    <td>0</td>
    <td>11</td>
  </tr>
</table>
<h2><a name="USB_HCFG">Register:HCFG</h2><br/>
address: 0x7e980400</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LS_PHY_CLK_SEL</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>LS_SUPP</td>
    <td>2</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="USB_GHWCFG3">Register:GHWCFG3</h2><br/>
address: 0x7e98004c</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>TRANS_COUNT_WIDTH</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PACKET_COUNT_WIDTH</td>
    <td>4</td>
    <td>6</td>
  </tr>
  <tr>
    <td>MODE</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>I2C_INTERFACE</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>VENDOR_CTL_INTERFACE</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>RM_OPT_FEATURES</td>
    <td>10</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SYNC_RESET_TYPE</td>
    <td>11</td>
    <td>11</td>
  </tr>
  <tr>
    <td>DFIFO_DEPTH</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_GHWCFG4">Register:GHWCFG4</h2><br/>
address: 0x7e980050</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>NUM_PERIO_EPS</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>EN_PWROPT</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>MIN_AHB_FREQ_LESSTHAN_60</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>HSPHY_DWIDTH</td>
    <td>14</td>
    <td>15</td>
  </tr>
  <tr>
    <td>NUM_CRL_EPS</td>
    <td>16</td>
    <td>19</td>
  </tr>
  <tr>
    <td>EN_IDDIG_FILTER</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>EN_VBUSVALID_FILTER</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>EN_A_VALID_FILTER</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>EN_B_VALID_FILTER</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>EN_SESSIONEND_FILTER</td>
    <td>24</td>
    <td>24</td>
  </tr>
  <tr>
    <td>EN_DED_TX_FIFO</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>NUM_IN_EPS</td>
    <td>26</td>
    <td>27</td>
  </tr>
  <tr>
    <td>EN_DESC_DMA</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>EN_DESC_DMA_DYNAMIC</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_HFIR">Register:HFIR</h2><br/>
address: 0x7e980404</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IN</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="USB_GOTGINT">Register:GOTGINT</h2><br/>
address: 0x7e980004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SES_END_DET</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>SES_REQ_SUC_STS_CHG</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>HST_NEG_SUC_STS_CHG</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>HST_NEG_DET</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>A_DEV_TOUT_CHG</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>DBNCE_DONE</td>
    <td>19</td>
    <td>19</td>
  </tr>
</table>
<h2><a name="USB_DIEPCTL0">Register:DIEPCTL0</h2><br/>
address: 0x7e980900</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MPS</td>
    <td>0</td>
    <td>10</td>
  </tr>
  <tr>
    <td>NEXT_EP</td>
    <td>11</td>
    <td>14</td>
  </tr>
  <tr>
    <td>USB_ACT_EP</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>DPID</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>EO_FR_NUM</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>NAK_STS</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>TYPE</td>
    <td>18</td>
    <td>19</td>
  </tr>
  <tr>
    <td>SNP</td>
    <td>20</td>
    <td>20</td>
  </tr>
  <tr>
    <td>STALL</td>
    <td>21</td>
    <td>21</td>
  </tr>
  <tr>
    <td>TXF_NUM</td>
    <td>22</td>
    <td>25</td>
  </tr>
  <tr>
    <td>CNAK</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>SNAK</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>SET_D0_PID</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>SET_EVEN_FR</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>SET_D1_PID</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>SET_ODD_FR</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>DIS</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>ENA</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_GRXSTSP">Register:GRXSTSP</h2><br/>
address: 0x7e980020</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>HST_CH_NUM</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEV_EP_NUM</td>
    <td>0</td>
    <td>3</td>
  </tr>
  <tr>
    <td>DEV_BCNT</td>
    <td>4</td>
    <td>14</td>
  </tr>
  <tr>
    <td>HST_BCNT</td>
    <td>4</td>
    <td>14</td>
  </tr>
  <tr>
    <td>HST_DPID</td>
    <td>15</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DEV_DPID</td>
    <td>15</td>
    <td>16</td>
  </tr>
  <tr>
    <td>HST_PKT_STS</td>
    <td>17</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DEV_PKT_STS</td>
    <td>17</td>
    <td>20</td>
  </tr>
  <tr>
    <td>DEV_FN</td>
    <td>21</td>
    <td>24</td>
  </tr>
</table>
<h2><a name="USB_HCINT0">Register:HCINT0</h2><br/>
address: 0x7e980508</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CH_HLTD</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>AHB_ERR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>STALL</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>NAK</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>ACK</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>NYET</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>XACT_ERR</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>BBL_ERR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>FRM_OVRUN</td>
    <td>9</td>
    <td>9</td>
  </tr>
  <tr>
    <td>DATA_TGL_ERR</td>
    <td>10</td>
    <td>10</td>
  </tr>
</table>
<h2><a name="USB_DIEPINT0">Register:DIEPINT0</h2><br/>
address: 0x7e980908</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>EP_DISBLD</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>AHB_ERR</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TIMEOUT</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SETUP</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>OUT_TKN_EP_DIS</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>IN_TKN_TXFEMP</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>IN_TKN_EP_MIS</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>STS_PHSE_RCVD</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>BACK2BACK_SETUP</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>IN_EP_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>TXF_EMPTY</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>OUT_PKT_ERR</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>TX_FIFO_UNDRN</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BNA</td>
    <td>9</td>
    <td>9</td>
  </tr>
</table>
<h2><a name="USB_GHWCFG2">Register:GHWCFG2</h2><br/>
address: 0x7e980048</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MODE</td>
    <td>0</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ARCHITECTURE</td>
    <td>3</td>
    <td>4</td>
  </tr>
  <tr>
    <td>SINGLE_POINT</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>HSPHY_INTERFACE</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>FSPHY_INTERFACE</td>
    <td>8</td>
    <td>9</td>
  </tr>
  <tr>
    <td>NUM_EPS</td>
    <td>13</td>
    <td>10</td>
  </tr>
  <tr>
    <td>NUM_HOST_CHAN</td>
    <td>17</td>
    <td>14</td>
  </tr>
  <tr>
    <td>EN_PERIO_HOST</td>
    <td>18</td>
    <td>18</td>
  </tr>
  <tr>
    <td>DFIFO_DYNAMIC</td>
    <td>19</td>
    <td>19</td>
  </tr>
  <tr>
    <td>NPERIO_TX_QUEUE_DEPTH</td>
    <td>22</td>
    <td>23</td>
  </tr>
  <tr>
    <td>PERIO_TX_QUEUE_DEPTH</td>
    <td>24</td>
    <td>25</td>
  </tr>
  <tr>
    <td>TOKEN_QUEUE_DEPTH</td>
    <td>26</td>
    <td>30</td>
  </tr>
</table>
<h2><a name="USB_HPRT">Register:HPRT</h2><br/>
address: 0x7e980440</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>CONN_STS</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CONN_DET</td>
    <td>1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>ENA</td>
    <td>2</td>
    <td>2</td>
  </tr>
  <tr>
    <td>EN_CHNG</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>OVR_CURR_ACT</td>
    <td>4</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OVR_CURR_CHNG</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>RES</td>
    <td>6</td>
    <td>6</td>
  </tr>
  <tr>
    <td>SUSP</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>RST</td>
    <td>8</td>
    <td>8</td>
  </tr>
  <tr>
    <td>LN_STS</td>
    <td>10</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PWR</td>
    <td>12</td>
    <td>12</td>
  </tr>
  <tr>
    <td>TST_CTL</td>
    <td>13</td>
    <td>16</td>
  </tr>
  <tr>
    <td>SPD</td>
    <td>17</td>
    <td>18</td>
  </tr>
</table>
<h2><a name="USB_GI2CCTL">Register:GI2CCTL</h2><br/>
address: 0x7e980030</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>RW_DATA</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>REG_ADDR</td>
    <td>8</td>
    <td>15</td>
  </tr>
  <tr>
    <td>ADDR</td>
    <td>16</td>
    <td>22</td>
  </tr>
  <tr>
    <td>EN</td>
    <td>23</td>
    <td>23</td>
  </tr>
  <tr>
    <td>SUSP_CTL</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>DEV_ADR</td>
    <td>26</td>
    <td>27</td>
  </tr>
  <tr>
    <td>DAT_SE0</td>
    <td>28</td>
    <td>28</td>
  </tr>
  <tr>
    <td>RW</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>BSY_DNE</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_GAHBCFG">Register:GAHBCFG</h2><br/>
address: 0x7e980008</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GLBL_INTR_MSK</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>H_BST_LEN</td>
    <td>1</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DMA_EN</td>
    <td>5</td>
    <td>5</td>
  </tr>
  <tr>
    <td>NP_TXF_EMP_LVL</td>
    <td>7</td>
    <td>7</td>
  </tr>
  <tr>
    <td>P_TXF_EMP_LVL</td>
    <td>8</td>
    <td>8</td>
  </tr>
</table>
<h2><a name="USB_DSTS">Register:DSTS</h2><br/>
address: 0x7e980808</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>SUSP_STS</td>
    <td>0</td>
    <td>0</td>
  </tr>
  <tr>
    <td>ENUM_SPD</td>
    <td>1</td>
    <td>2</td>
  </tr>
  <tr>
    <td>ERRTIC_ERR</td>
    <td>3</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SOF_FN</td>
    <td>8</td>
    <td>21</td>
  </tr>
</table>
<h2><a name="USB_HCCHAR0">Register:HCCHAR0</h2><br/>
address: 0x7e980500</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>MPS</td>
    <td>0</td>
    <td>10</td>
  </tr>
  <tr>
    <td>EP_NUM</td>
    <td>11</td>
    <td>14</td>
  </tr>
  <tr>
    <td>EP_DIR</td>
    <td>15</td>
    <td>15</td>
  </tr>
  <tr>
    <td>LSPD_DEV</td>
    <td>17</td>
    <td>17</td>
  </tr>
  <tr>
    <td>EP_TYPE</td>
    <td>18</td>
    <td>19</td>
  </tr>
  <tr>
    <td>MC_EC</td>
    <td>20</td>
    <td>21</td>
  </tr>
  <tr>
    <td>DEV_ADDR</td>
    <td>22</td>
    <td>28</td>
  </tr>
  <tr>
    <td>ODD_FRM</td>
    <td>29</td>
    <td>29</td>
  </tr>
  <tr>
    <td>CH_DIS</td>
    <td>30</td>
    <td>30</td>
  </tr>
  <tr>
    <td>CH_ENA</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_HCSPLT0">Register:HCSPLT0</h2><br/>
address: 0x7e980504</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>PRT_ADDR</td>
    <td>0</td>
    <td>6</td>
  </tr>
  <tr>
    <td>HUB_ADDR</td>
    <td>7</td>
    <td>13</td>
  </tr>
  <tr>
    <td>XACT_POS</td>
    <td>14</td>
    <td>15</td>
  </tr>
  <tr>
    <td>COMP_SPLT</td>
    <td>16</td>
    <td>16</td>
  </tr>
  <tr>
    <td>SPLT_ENA</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_GRXFSIZ">Register:GRXFSIZ</h2><br/>
address: 0x7e980024</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>GRXF_DEP</td>
    <td>0</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="USB_DAINT">Register:DAINT</h2><br/>
address: 0x7e980818</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>IN_EP_INT</td>
    <td>0</td>
    <td>15</td>
  </tr>
  <tr>
    <td>OUT_EP_INT</td>
    <td>16</td>
    <td>31</td>
  </tr>
</table>
<h2><a name="USB_DOEPTSIZ0">Register:DOEPTSIZ0</h2><br/>
address: 0x7e980b10</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>XFERSIZE</td>
    <td>0</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PKT_CNT</td>
    <td>19</td>
    <td>28</td>
  </tr>
  <tr>
    <td>MC</td>
    <td>29</td>
    <td>30</td>
  </tr>
  <tr>
    <td>SUP_CNT</td>
    <td>29</td>
    <td>30</td>
  </tr>
  <tr>
    <td>RX_DPID</td>
    <td>29</td>
    <td>30</td>
  </tr>
</table>
<h2><a name="USB_GPVNDCTL">Register:GPVNDCTL</h2><br/>
address: 0x7e980034</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>REG_DATA</td>
    <td>0</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CTRL_UTMI</td>
    <td>8</td>
    <td>11</td>
  </tr>
  <tr>
    <td>CTRL_ULPI</td>
    <td>8</td>
    <td>13</td>
  </tr>
  <tr>
    <td>REG_ADDR</td>
    <td>16</td>
    <td>21</td>
  </tr>
  <tr>
    <td>REG_WR</td>
    <td>22</td>
    <td>22</td>
  </tr>
  <tr>
    <td>NEW_REG_REQ</td>
    <td>25</td>
    <td>25</td>
  </tr>
  <tr>
    <td>STS_BSY</td>
    <td>26</td>
    <td>26</td>
  </tr>
  <tr>
    <td>STS_DONE</td>
    <td>27</td>
    <td>27</td>
  </tr>
  <tr>
    <td>DIS_ULPI_DRVR</td>
    <td>31</td>
    <td>31</td>
  </tr>
</table>
<hr/>
<h1><a name="V3D">V3D</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>DBQITC</td>
    <td>0x7ec00e30</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SQCSTAT</td>
    <td>0x7ec0041c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR2</td>
    <td>0x7ec00690</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTCTL</td>
    <td>0x7ec00030</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBSDR0</td>
    <td>0x7ec00e10</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRS13</td>
    <td>0x7ec006ec</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>RFC</td>
    <td>0x7ec00138</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>DBQGHH</td>
    <td>0x7ec00e3c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CT01RA0</td>
    <td>0x7ec0011c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBQHLT</td>
    <td>0x7ec00e24</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FDBGB</td>
    <td>0x7ec00f08</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>IDENT1</td>
    <td>0x7ec00004</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SRQUL</td>
    <td>0x7ec00438</td>
    <td>RW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>DBSDR3</td>
    <td>0x7ec00e1c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SQCNTL</td>
    <td>0x7ec00418</td>
    <td>RW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DBQITE</td>
    <td>0x7ec00e2c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FDBGS</td>
    <td>0x7ec00f10</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR1</td>
    <td>0x7ec00688</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBQRUN</td>
    <td>0x7ec00e20</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SQRSV1</td>
    <td>0x7ec00414</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRC</td>
    <td>0x7ec00670</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PCTRS0</td>
    <td>0x7ec00684</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>DBGE</td>
    <td>0x7ec00f00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR13</td>
    <td>0x7ec006e8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBQGHG</td>
    <td>0x7ec00e38</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR9</td>
    <td>0x7ec006c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR11</td>
    <td>0x7ec006d8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBQSTP</td>
    <td>0x7ec00e28</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VPACNTL</td>
    <td>0x7ec00500</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BPCA</td>
    <td>0x7ec00300</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRS1</td>
    <td>0x7ec0068c</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCTRS4</td>
    <td>0x7ec006a4</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCTRS12</td>
    <td>0x7ec006e4</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCTR12</td>
    <td>0x7ec006e0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR0</td>
    <td>0x7ec00680</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCS</td>
    <td>0x7ec00130</td>
    <td>RW</td>
    <td>9</td>
  </tr>
  <tr>
    <td>PCTRS5</td>
    <td>0x7ec006ac</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CT1CS</td>
    <td>0x7ec00104</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SLCACTL</td>
    <td>0x7ec00024</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>ERRSTAT</td>
    <td>0x7ec00f20</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBQGHC</td>
    <td>0x7ec00e34</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBSSR</td>
    <td>0x7ec00e0c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBSCFG</td>
    <td>0x7ec00e08</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRS8</td>
    <td>0x7ec006c4</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CT1EA</td>
    <td>0x7ec0010c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRS11</td>
    <td>0x7ec006dc</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCTRS3</td>
    <td>0x7ec0069c</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCTRS7</td>
    <td>0x7ec006bc</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CT1LC</td>
    <td>0x7ec00124</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CT1PC</td>
    <td>0x7ec0012c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SCRATCH</td>
    <td>0x7ec00010</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>VPMBASE</td>
    <td>0x7ec00504</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR4</td>
    <td>0x7ec006a0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRE</td>
    <td>0x7ec00674</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR8</td>
    <td>0x7ec006c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR10</td>
    <td>0x7ec006d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FDBG0</td>
    <td>0x7ec00f04</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRS2</td>
    <td>0x7ec00694</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>IDENT2</td>
    <td>0x7ec00008</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBCFG</td>
    <td>0x7ec00e00</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CT0PC</td>
    <td>0x7ec00128</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BPOA</td>
    <td>0x7ec00308</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR15</td>
    <td>0x7ec006f8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CT0EA</td>
    <td>0x7ec00108</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRS6</td>
    <td>0x7ec006b4</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCTR7</td>
    <td>0x7ec006b8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CT0CA</td>
    <td>0x7ec00110</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>IDENT0</td>
    <td>0x7ec00000</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>IDENT3</td>
    <td>0x7ec0000c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SRQUA</td>
    <td>0x7ec00434</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR14</td>
    <td>0x7ec006f0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTENA</td>
    <td>0x7ec00034</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRS10</td>
    <td>0x7ec006d4</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCTRS15</td>
    <td>0x7ec006fc</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>SQRSV0</td>
    <td>0x7ec00410</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CT0CS</td>
    <td>0x7ec00100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR5</td>
    <td>0x7ec006a8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBSDR1</td>
    <td>0x7ec00e14</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FDBGR</td>
    <td>0x7ec00f0c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTDIS</td>
    <td>0x7ec00038</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTRS14</td>
    <td>0x7ec006f4</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>CT1CA</td>
    <td>0x7ec00114</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DBSCS</td>
    <td>0x7ec00e04</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>L2CACTL</td>
    <td>0x7ec00020</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CT0LC</td>
    <td>0x7ec00120</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCTR6</td>
    <td>0x7ec006b0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SRQCS</td>
    <td>0x7ec0043c</td>
    <td>RW</td>
    <td>24</td>
  </tr>
  <tr>
    <td>DBSDR2</td>
    <td>0x7ec00e18</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BPOS</td>
    <td>0x7ec0030c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BPCS</td>
    <td>0x7ec00304</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CT00RA0</td>
    <td>0x7ec00118</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SRQPC</td>
    <td>0x7ec00430</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>BFC</td>
    <td>0x7ec00134</td>
    <td>RW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>BXCF</td>
    <td>0x7ec00310</td>
    <td>RW</td>
    <td>2</td>
  </tr>
  <tr>
    <td>PCTRS9</td>
    <td>0x7ec006cc</td>
    <td>RW</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCTR3</td>
    <td>0x7ec00698</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="VEC">VEC</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td>CGMSAE_BOT_DATA</td>
    <td>0x7e806058</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>REVID</td>
    <td>0x7e806100</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CONFIG1</td>
    <td>0x7e806188</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS2425_CPS2627</td>
    <td>0x7e806138</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS89_CPS1011</td>
    <td>0x7e806128</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CGMSAE_REVID</td>
    <td>0x7e80605c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTERRUPT_CONTROL</td>
    <td>0x7e806190</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SOFT_RESET</td>
    <td>0x7e80610c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WSE_VPS_DATA_1</td>
    <td>0x7e8060cc</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CFG</td>
    <td>0x7e806208</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS2829_CPS3031</td>
    <td>0x7e80613c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CGMSAE_TOP_FORMAT</td>
    <td>0x7e80604c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WSE_WSS_DATA</td>
    <td>0x7e8060c8</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>STATUS0</td>
    <td>0x7e806200</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FREQ3_2</td>
    <td>0x7e806180</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WSE_VPS_CONTROL</td>
    <td>0x7e8060d0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS45_CPS67</td>
    <td>0x7e806124</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS1617_CPS1819</td>
    <td>0x7e806130</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CONFIG0</td>
    <td>0x7e806104</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CGMSAE_BOT_FORMAT</td>
    <td>0x7e806050</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS32_CPC</td>
    <td>0x7e806140</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SECAM_GAIN_VAL</td>
    <td>0x7e80619c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DAC_TEST</td>
    <td>0x7e80620c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CONFIG3</td>
    <td>0x7e8061a0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WSE_CONTROL</td>
    <td>0x7e8060c4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CGMSAE_BOT_CONTROL</td>
    <td>0x7e806048</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DAC_MISC</td>
    <td>0x7e806214</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>ENC_PrimaryControl</td>
    <td>0x7e806068</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CGMSAE_TOP_DATA</td>
    <td>0x7e806054</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS2021_CPS2223</td>
    <td>0x7e806134</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS1213_CPS1415</td>
    <td>0x7e80612c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CLMP0_END</td>
    <td>0x7e806148</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CONFIG2</td>
    <td>0x7e80618c</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CGMSAE_RESET</td>
    <td>0x7e806040</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CLMP0_START</td>
    <td>0x7e806144</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CONFIG4</td>
    <td>0x7e8061a4</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FCW_SECAM_B</td>
    <td>0x7e806198</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTERRUPT_STATUS</td>
    <td>0x7e806194</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CGMSAE_TOP_CONTROL</td>
    <td>0x7e806044</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FREQ1_0</td>
    <td>0x7e806184</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DAC_CONFIG</td>
    <td>0x7e806210</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>WSE_RESET</td>
    <td>0x7e8060c0</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>MASK0</td>
    <td>0x7e806204</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>SCHPH</td>
    <td>0x7e806108</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>CPS01_CPS23</td>
    <td>0x7e806120</td>
    <td>RW</td>
    <td>32</td>
  </tr>
  <tr>
    <td>ENC_RevID</td>
    <td>0x7e806060</td>
    <td>RW</td>
    <td>32</td>
  </tr>
</table>

<hr/>
<h1><a name="VPU_ARB_CTRL">VPU_ARB_CTRL</h1><br/>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
  </tr>
  <tr>
    <td><a href="#VPU_ARB_CTRL_L2">L2</a></td>
    <td>0x7ee04004</td>
    <td>RW</td>
    <td>16</td>
  </tr>
  <tr>
    <td><a href="#VPU_ARB_CTRL_UC">UC</a></td>
    <td>0x7ee04000</td>
    <td>RW</td>
    <td>16</td>
  </tr>
</table>

<h2><a name="VPU_ARB_CTRL_L2">Register:L2</h2><br/>
address: 0x7ee04004</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
<h2><a name="VPU_ARB_CTRL_UC">Register:UC</h2><br/>
address: 0x7ee04000</br>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
  </tr>
  <tr>
    <td>LIMIT</td>
    <td>0</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DELAY</td>
    <td>2</td>
    <td>3</td>
  </tr>
  <tr>
    <td>THRESHOLD</td>
    <td>4</td>
    <td>5</td>
  </tr>
  <tr>
    <td>ALGORITHM</td>
    <td>6</td>
    <td>7</td>
  </tr>
  <tr>
    <td>CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
  </tr>
</table>
