// Seed: 1549743928
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 ? id_2 : 1 ? 1 : id_2 ? 1 : (1) ? id_2 : 1 == id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4
    , id_9,
    output tri1 id_5,
    output tri id_6,
    output logic id_7
);
  wire id_10;
  id_11(
      .id_0(1), .id_1(1), .id_2(1)
  ); module_0(
      id_10, id_10
  );
  wire id_12 = 1;
  always @(*) begin
    id_6 = id_9;
    id_7 <= 1;
    if (id_2)
      if ((id_12 && 1)) begin
        #0;
      end else begin
        id_7 = id_10 - {1'b0, id_9};
      end
  end
  always @(id_2) $display;
endmodule
