
cube8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039f4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003ab4  08003ab4  00013ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003af4  08003af4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003af4  08003af4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003af4  08003af4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003af4  08003af4  00013af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003af8  08003af8  00013af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003afc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  2000000c  08003b08  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08003b08  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e045  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026bc  00000000  00000000  0002e079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  00030738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f8  00000000  00000000  00031148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019120  00000000  00000000  00031a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f19f  00000000  00000000  0004ab60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ab38  00000000  00000000  00059cff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e4837  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002180  00000000  00000000  000e4888  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003a9c 	.word	0x08003a9c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003a9c 	.word	0x08003a9c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b096      	sub	sp, #88	; 0x58
 8000224:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fa89 	bl	800073c <HAL_Init>

  /* USER CODE BEGIN Init */

  Btn_Init(&button1, GPIOA, GPIO_PIN_1);
 800022a:	2390      	movs	r3, #144	; 0x90
 800022c:	05d9      	lsls	r1, r3, #23
 800022e:	4b11      	ldr	r3, [pc, #68]	; (8000274 <main+0x54>)
 8000230:	2202      	movs	r2, #2
 8000232:	0018      	movs	r0, r3
 8000234:	f002 fefb 	bl	800302e <Btn_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000238:	f000 f822 	bl	8000280 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800023c:	f000 f8ee 	bl	800041c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000240:	f000 f87e 	bl	8000340 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000244:	f000 f8ba 	bl	80003bc <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Btn_Handle(&button1);
 8000248:	4b0a      	ldr	r3, [pc, #40]	; (8000274 <main+0x54>)
 800024a:	0018      	movs	r0, r3
 800024c:	f002 fe61 	bl	8002f12 <Btn_Handle>
	  Led_cube_Handle(currentEffect, hspi1);
 8000250:	4b09      	ldr	r3, [pc, #36]	; (8000278 <main+0x58>)
 8000252:	781d      	ldrb	r5, [r3, #0]
 8000254:	4c09      	ldr	r4, [pc, #36]	; (800027c <main+0x5c>)
 8000256:	466b      	mov	r3, sp
 8000258:	0018      	movs	r0, r3
 800025a:	0023      	movs	r3, r4
 800025c:	330c      	adds	r3, #12
 800025e:	2258      	movs	r2, #88	; 0x58
 8000260:	0019      	movs	r1, r3
 8000262:	f003 fc09 	bl	8003a78 <memcpy>
 8000266:	6821      	ldr	r1, [r4, #0]
 8000268:	6862      	ldr	r2, [r4, #4]
 800026a:	68a3      	ldr	r3, [r4, #8]
 800026c:	0028      	movs	r0, r5
 800026e:	f003 f8f1 	bl	8003454 <Led_cube_Handle>
	  Btn_Handle(&button1);
 8000272:	e7e9      	b.n	8000248 <main+0x28>
 8000274:	20000110 	.word	0x20000110
 8000278:	20000158 	.word	0x20000158
 800027c:	20000028 	.word	0x20000028

08000280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000280:	b590      	push	{r4, r7, lr}
 8000282:	b099      	sub	sp, #100	; 0x64
 8000284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000286:	242c      	movs	r4, #44	; 0x2c
 8000288:	193b      	adds	r3, r7, r4
 800028a:	0018      	movs	r0, r3
 800028c:	2334      	movs	r3, #52	; 0x34
 800028e:	001a      	movs	r2, r3
 8000290:	2100      	movs	r1, #0
 8000292:	f003 fbfa 	bl	8003a8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000296:	231c      	movs	r3, #28
 8000298:	18fb      	adds	r3, r7, r3
 800029a:	0018      	movs	r0, r3
 800029c:	2310      	movs	r3, #16
 800029e:	001a      	movs	r2, r3
 80002a0:	2100      	movs	r1, #0
 80002a2:	f003 fbf2 	bl	8003a8a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	0018      	movs	r0, r3
 80002aa:	2318      	movs	r3, #24
 80002ac:	001a      	movs	r2, r3
 80002ae:	2100      	movs	r1, #0
 80002b0:	f003 fbeb 	bl	8003a8a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002b4:	0021      	movs	r1, r4
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2201      	movs	r2, #1
 80002ba:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2201      	movs	r2, #1
 80002c0:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2202      	movs	r2, #2
 80002c6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2280      	movs	r2, #128	; 0x80
 80002cc:	0252      	lsls	r2, r2, #9
 80002ce:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002d0:	187b      	adds	r3, r7, r1
 80002d2:	2280      	movs	r2, #128	; 0x80
 80002d4:	0352      	lsls	r2, r2, #13
 80002d6:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2200      	movs	r2, #0
 80002dc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	0018      	movs	r0, r3
 80002e2:	f000 fd8d 	bl	8000e00 <HAL_RCC_OscConfig>
 80002e6:	1e03      	subs	r3, r0, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ea:	f000 f8ef 	bl	80004cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ee:	211c      	movs	r1, #28
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2207      	movs	r2, #7
 80002f4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f6:	187b      	adds	r3, r7, r1
 80002f8:	2202      	movs	r2, #2
 80002fa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fc:	187b      	adds	r3, r7, r1
 80002fe:	2200      	movs	r2, #0
 8000300:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000302:	187b      	adds	r3, r7, r1
 8000304:	2200      	movs	r2, #0
 8000306:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2101      	movs	r1, #1
 800030c:	0018      	movs	r0, r3
 800030e:	f001 f8fd 	bl	800150c <HAL_RCC_ClockConfig>
 8000312:	1e03      	subs	r3, r0, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000316:	f000 f8d9 	bl	80004cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800031a:	1d3b      	adds	r3, r7, #4
 800031c:	2201      	movs	r2, #1
 800031e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000320:	1d3b      	adds	r3, r7, #4
 8000322:	2200      	movs	r2, #0
 8000324:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	0018      	movs	r0, r3
 800032a:	f001 fa69 	bl	8001800 <HAL_RCCEx_PeriphCLKConfig>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000332:	f000 f8cb 	bl	80004cc <Error_Handler>
  }
}
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	46bd      	mov	sp, r7
 800033a:	b019      	add	sp, #100	; 0x64
 800033c:	bd90      	pop	{r4, r7, pc}
	...

08000340 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000344:	4b1b      	ldr	r3, [pc, #108]	; (80003b4 <MX_SPI1_Init+0x74>)
 8000346:	4a1c      	ldr	r2, [pc, #112]	; (80003b8 <MX_SPI1_Init+0x78>)
 8000348:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800034a:	4b1a      	ldr	r3, [pc, #104]	; (80003b4 <MX_SPI1_Init+0x74>)
 800034c:	2282      	movs	r2, #130	; 0x82
 800034e:	0052      	lsls	r2, r2, #1
 8000350:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000352:	4b18      	ldr	r3, [pc, #96]	; (80003b4 <MX_SPI1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000358:	4b16      	ldr	r3, [pc, #88]	; (80003b4 <MX_SPI1_Init+0x74>)
 800035a:	22e0      	movs	r2, #224	; 0xe0
 800035c:	00d2      	lsls	r2, r2, #3
 800035e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000360:	4b14      	ldr	r3, [pc, #80]	; (80003b4 <MX_SPI1_Init+0x74>)
 8000362:	2200      	movs	r2, #0
 8000364:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000366:	4b13      	ldr	r3, [pc, #76]	; (80003b4 <MX_SPI1_Init+0x74>)
 8000368:	2200      	movs	r2, #0
 800036a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800036c:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <MX_SPI1_Init+0x74>)
 800036e:	2280      	movs	r2, #128	; 0x80
 8000370:	0092      	lsls	r2, r2, #2
 8000372:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000374:	4b0f      	ldr	r3, [pc, #60]	; (80003b4 <MX_SPI1_Init+0x74>)
 8000376:	2220      	movs	r2, #32
 8000378:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800037a:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <MX_SPI1_Init+0x74>)
 800037c:	2200      	movs	r2, #0
 800037e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000380:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <MX_SPI1_Init+0x74>)
 8000382:	2200      	movs	r2, #0
 8000384:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000386:	4b0b      	ldr	r3, [pc, #44]	; (80003b4 <MX_SPI1_Init+0x74>)
 8000388:	2200      	movs	r2, #0
 800038a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800038c:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <MX_SPI1_Init+0x74>)
 800038e:	2207      	movs	r2, #7
 8000390:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000392:	4b08      	ldr	r3, [pc, #32]	; (80003b4 <MX_SPI1_Init+0x74>)
 8000394:	2200      	movs	r2, #0
 8000396:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000398:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <MX_SPI1_Init+0x74>)
 800039a:	2200      	movs	r2, #0
 800039c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800039e:	4b05      	ldr	r3, [pc, #20]	; (80003b4 <MX_SPI1_Init+0x74>)
 80003a0:	0018      	movs	r0, r3
 80003a2:	f001 fb1b 	bl	80019dc <HAL_SPI_Init>
 80003a6:	1e03      	subs	r3, r0, #0
 80003a8:	d001      	beq.n	80003ae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80003aa:	f000 f88f 	bl	80004cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003ae:	46c0      	nop			; (mov r8, r8)
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	20000028 	.word	0x20000028
 80003b8:	40013000 	.word	0x40013000

080003bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003c0:	4b14      	ldr	r3, [pc, #80]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003c2:	4a15      	ldr	r2, [pc, #84]	; (8000418 <MX_USART1_UART_Init+0x5c>)
 80003c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003c6:	4b13      	ldr	r3, [pc, #76]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003c8:	22e1      	movs	r2, #225	; 0xe1
 80003ca:	0252      	lsls	r2, r2, #9
 80003cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003ce:	4b11      	ldr	r3, [pc, #68]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003d4:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003da:	4b0e      	ldr	r3, [pc, #56]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003dc:	2200      	movs	r2, #0
 80003de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 80003e0:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003e2:	2204      	movs	r2, #4
 80003e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003e6:	4b0b      	ldr	r3, [pc, #44]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003ec:	4b09      	ldr	r3, [pc, #36]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003f2:	4b08      	ldr	r3, [pc, #32]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003f8:	4b06      	ldr	r3, [pc, #24]	; (8000414 <MX_USART1_UART_Init+0x58>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003fe:	4b05      	ldr	r3, [pc, #20]	; (8000414 <MX_USART1_UART_Init+0x58>)
 8000400:	0018      	movs	r0, r3
 8000402:	f001 fe71 	bl	80020e8 <HAL_UART_Init>
 8000406:	1e03      	subs	r3, r0, #0
 8000408:	d001      	beq.n	800040e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800040a:	f000 f85f 	bl	80004cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	2000008c 	.word	0x2000008c
 8000418:	40013800 	.word	0x40013800

0800041c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b089      	sub	sp, #36	; 0x24
 8000420:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000422:	240c      	movs	r4, #12
 8000424:	193b      	adds	r3, r7, r4
 8000426:	0018      	movs	r0, r3
 8000428:	2314      	movs	r3, #20
 800042a:	001a      	movs	r2, r3
 800042c:	2100      	movs	r1, #0
 800042e:	f003 fb2c 	bl	8003a8a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000432:	4b25      	ldr	r3, [pc, #148]	; (80004c8 <MX_GPIO_Init+0xac>)
 8000434:	695a      	ldr	r2, [r3, #20]
 8000436:	4b24      	ldr	r3, [pc, #144]	; (80004c8 <MX_GPIO_Init+0xac>)
 8000438:	2180      	movs	r1, #128	; 0x80
 800043a:	03c9      	lsls	r1, r1, #15
 800043c:	430a      	orrs	r2, r1
 800043e:	615a      	str	r2, [r3, #20]
 8000440:	4b21      	ldr	r3, [pc, #132]	; (80004c8 <MX_GPIO_Init+0xac>)
 8000442:	695a      	ldr	r2, [r3, #20]
 8000444:	2380      	movs	r3, #128	; 0x80
 8000446:	03db      	lsls	r3, r3, #15
 8000448:	4013      	ands	r3, r2
 800044a:	60bb      	str	r3, [r7, #8]
 800044c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044e:	4b1e      	ldr	r3, [pc, #120]	; (80004c8 <MX_GPIO_Init+0xac>)
 8000450:	695a      	ldr	r2, [r3, #20]
 8000452:	4b1d      	ldr	r3, [pc, #116]	; (80004c8 <MX_GPIO_Init+0xac>)
 8000454:	2180      	movs	r1, #128	; 0x80
 8000456:	0289      	lsls	r1, r1, #10
 8000458:	430a      	orrs	r2, r1
 800045a:	615a      	str	r2, [r3, #20]
 800045c:	4b1a      	ldr	r3, [pc, #104]	; (80004c8 <MX_GPIO_Init+0xac>)
 800045e:	695a      	ldr	r2, [r3, #20]
 8000460:	2380      	movs	r3, #128	; 0x80
 8000462:	029b      	lsls	r3, r3, #10
 8000464:	4013      	ands	r3, r2
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LATCH_PIN_GPIO_Port, LATCH_PIN_Pin, GPIO_PIN_RESET);
 800046a:	2390      	movs	r3, #144	; 0x90
 800046c:	05db      	lsls	r3, r3, #23
 800046e:	2200      	movs	r2, #0
 8000470:	2140      	movs	r1, #64	; 0x40
 8000472:	0018      	movs	r0, r3
 8000474:	f000 fca7 	bl	8000dc6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000478:	193b      	adds	r3, r7, r4
 800047a:	2202      	movs	r2, #2
 800047c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800047e:	193b      	adds	r3, r7, r4
 8000480:	2200      	movs	r2, #0
 8000482:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000484:	193b      	adds	r3, r7, r4
 8000486:	2201      	movs	r2, #1
 8000488:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800048a:	193a      	adds	r2, r7, r4
 800048c:	2390      	movs	r3, #144	; 0x90
 800048e:	05db      	lsls	r3, r3, #23
 8000490:	0011      	movs	r1, r2
 8000492:	0018      	movs	r0, r3
 8000494:	f000 fb12 	bl	8000abc <HAL_GPIO_Init>

  /*Configure GPIO pin : LATCH_PIN_Pin */
  GPIO_InitStruct.Pin = LATCH_PIN_Pin;
 8000498:	0021      	movs	r1, r4
 800049a:	187b      	adds	r3, r7, r1
 800049c:	2240      	movs	r2, #64	; 0x40
 800049e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	2201      	movs	r2, #1
 80004a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2200      	movs	r2, #0
 80004aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2203      	movs	r2, #3
 80004b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LATCH_PIN_GPIO_Port, &GPIO_InitStruct);
 80004b2:	187a      	adds	r2, r7, r1
 80004b4:	2390      	movs	r3, #144	; 0x90
 80004b6:	05db      	lsls	r3, r3, #23
 80004b8:	0011      	movs	r1, r2
 80004ba:	0018      	movs	r0, r3
 80004bc:	f000 fafe 	bl	8000abc <HAL_GPIO_Init>

}
 80004c0:	46c0      	nop			; (mov r8, r8)
 80004c2:	46bd      	mov	sp, r7
 80004c4:	b009      	add	sp, #36	; 0x24
 80004c6:	bd90      	pop	{r4, r7, pc}
 80004c8:	40021000 	.word	0x40021000

080004cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004d0:	b672      	cpsid	i
}
 80004d2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004d4:	e7fe      	b.n	80004d4 <Error_Handler+0x8>
	...

080004d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004de:	4b0f      	ldr	r3, [pc, #60]	; (800051c <HAL_MspInit+0x44>)
 80004e0:	699a      	ldr	r2, [r3, #24]
 80004e2:	4b0e      	ldr	r3, [pc, #56]	; (800051c <HAL_MspInit+0x44>)
 80004e4:	2101      	movs	r1, #1
 80004e6:	430a      	orrs	r2, r1
 80004e8:	619a      	str	r2, [r3, #24]
 80004ea:	4b0c      	ldr	r3, [pc, #48]	; (800051c <HAL_MspInit+0x44>)
 80004ec:	699b      	ldr	r3, [r3, #24]
 80004ee:	2201      	movs	r2, #1
 80004f0:	4013      	ands	r3, r2
 80004f2:	607b      	str	r3, [r7, #4]
 80004f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004f6:	4b09      	ldr	r3, [pc, #36]	; (800051c <HAL_MspInit+0x44>)
 80004f8:	69da      	ldr	r2, [r3, #28]
 80004fa:	4b08      	ldr	r3, [pc, #32]	; (800051c <HAL_MspInit+0x44>)
 80004fc:	2180      	movs	r1, #128	; 0x80
 80004fe:	0549      	lsls	r1, r1, #21
 8000500:	430a      	orrs	r2, r1
 8000502:	61da      	str	r2, [r3, #28]
 8000504:	4b05      	ldr	r3, [pc, #20]	; (800051c <HAL_MspInit+0x44>)
 8000506:	69da      	ldr	r2, [r3, #28]
 8000508:	2380      	movs	r3, #128	; 0x80
 800050a:	055b      	lsls	r3, r3, #21
 800050c:	4013      	ands	r3, r2
 800050e:	603b      	str	r3, [r7, #0]
 8000510:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	46bd      	mov	sp, r7
 8000516:	b002      	add	sp, #8
 8000518:	bd80      	pop	{r7, pc}
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	40021000 	.word	0x40021000

08000520 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000520:	b590      	push	{r4, r7, lr}
 8000522:	b08b      	sub	sp, #44	; 0x2c
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000528:	2414      	movs	r4, #20
 800052a:	193b      	adds	r3, r7, r4
 800052c:	0018      	movs	r0, r3
 800052e:	2314      	movs	r3, #20
 8000530:	001a      	movs	r2, r3
 8000532:	2100      	movs	r1, #0
 8000534:	f003 faa9 	bl	8003a8a <memset>
  if(hspi->Instance==SPI1)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a1c      	ldr	r2, [pc, #112]	; (80005b0 <HAL_SPI_MspInit+0x90>)
 800053e:	4293      	cmp	r3, r2
 8000540:	d132      	bne.n	80005a8 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000542:	4b1c      	ldr	r3, [pc, #112]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000544:	699a      	ldr	r2, [r3, #24]
 8000546:	4b1b      	ldr	r3, [pc, #108]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000548:	2180      	movs	r1, #128	; 0x80
 800054a:	0149      	lsls	r1, r1, #5
 800054c:	430a      	orrs	r2, r1
 800054e:	619a      	str	r2, [r3, #24]
 8000550:	4b18      	ldr	r3, [pc, #96]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000552:	699a      	ldr	r2, [r3, #24]
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	015b      	lsls	r3, r3, #5
 8000558:	4013      	ands	r3, r2
 800055a:	613b      	str	r3, [r7, #16]
 800055c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800055e:	4b15      	ldr	r3, [pc, #84]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000560:	695a      	ldr	r2, [r3, #20]
 8000562:	4b14      	ldr	r3, [pc, #80]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000564:	2180      	movs	r1, #128	; 0x80
 8000566:	0289      	lsls	r1, r1, #10
 8000568:	430a      	orrs	r2, r1
 800056a:	615a      	str	r2, [r3, #20]
 800056c:	4b11      	ldr	r3, [pc, #68]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 800056e:	695a      	ldr	r2, [r3, #20]
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	029b      	lsls	r3, r3, #10
 8000574:	4013      	ands	r3, r2
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800057a:	0021      	movs	r1, r4
 800057c:	187b      	adds	r3, r7, r1
 800057e:	22a0      	movs	r2, #160	; 0xa0
 8000580:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000582:	187b      	adds	r3, r7, r1
 8000584:	2202      	movs	r2, #2
 8000586:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2203      	movs	r2, #3
 8000592:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2200      	movs	r2, #0
 8000598:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059a:	187a      	adds	r2, r7, r1
 800059c:	2390      	movs	r3, #144	; 0x90
 800059e:	05db      	lsls	r3, r3, #23
 80005a0:	0011      	movs	r1, r2
 80005a2:	0018      	movs	r0, r3
 80005a4:	f000 fa8a 	bl	8000abc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80005a8:	46c0      	nop			; (mov r8, r8)
 80005aa:	46bd      	mov	sp, r7
 80005ac:	b00b      	add	sp, #44	; 0x2c
 80005ae:	bd90      	pop	{r4, r7, pc}
 80005b0:	40013000 	.word	0x40013000
 80005b4:	40021000 	.word	0x40021000

080005b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005b8:	b590      	push	{r4, r7, lr}
 80005ba:	b08b      	sub	sp, #44	; 0x2c
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c0:	2414      	movs	r4, #20
 80005c2:	193b      	adds	r3, r7, r4
 80005c4:	0018      	movs	r0, r3
 80005c6:	2314      	movs	r3, #20
 80005c8:	001a      	movs	r2, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	f003 fa5d 	bl	8003a8a <memset>
  if(huart->Instance==USART1)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a21      	ldr	r2, [pc, #132]	; (800065c <HAL_UART_MspInit+0xa4>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d13b      	bne.n	8000652 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005da:	4b21      	ldr	r3, [pc, #132]	; (8000660 <HAL_UART_MspInit+0xa8>)
 80005dc:	699a      	ldr	r2, [r3, #24]
 80005de:	4b20      	ldr	r3, [pc, #128]	; (8000660 <HAL_UART_MspInit+0xa8>)
 80005e0:	2180      	movs	r1, #128	; 0x80
 80005e2:	01c9      	lsls	r1, r1, #7
 80005e4:	430a      	orrs	r2, r1
 80005e6:	619a      	str	r2, [r3, #24]
 80005e8:	4b1d      	ldr	r3, [pc, #116]	; (8000660 <HAL_UART_MspInit+0xa8>)
 80005ea:	699a      	ldr	r2, [r3, #24]
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	01db      	lsls	r3, r3, #7
 80005f0:	4013      	ands	r3, r2
 80005f2:	613b      	str	r3, [r7, #16]
 80005f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <HAL_UART_MspInit+0xa8>)
 80005f8:	695a      	ldr	r2, [r3, #20]
 80005fa:	4b19      	ldr	r3, [pc, #100]	; (8000660 <HAL_UART_MspInit+0xa8>)
 80005fc:	2180      	movs	r1, #128	; 0x80
 80005fe:	0289      	lsls	r1, r1, #10
 8000600:	430a      	orrs	r2, r1
 8000602:	615a      	str	r2, [r3, #20]
 8000604:	4b16      	ldr	r3, [pc, #88]	; (8000660 <HAL_UART_MspInit+0xa8>)
 8000606:	695a      	ldr	r2, [r3, #20]
 8000608:	2380      	movs	r3, #128	; 0x80
 800060a:	029b      	lsls	r3, r3, #10
 800060c:	4013      	ands	r3, r2
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000612:	193b      	adds	r3, r7, r4
 8000614:	22c0      	movs	r2, #192	; 0xc0
 8000616:	00d2      	lsls	r2, r2, #3
 8000618:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061a:	0021      	movs	r1, r4
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2202      	movs	r2, #2
 8000620:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000622:	187b      	adds	r3, r7, r1
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2203      	movs	r2, #3
 800062c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2201      	movs	r2, #1
 8000632:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000634:	187a      	adds	r2, r7, r1
 8000636:	2390      	movs	r3, #144	; 0x90
 8000638:	05db      	lsls	r3, r3, #23
 800063a:	0011      	movs	r1, r2
 800063c:	0018      	movs	r0, r3
 800063e:	f000 fa3d 	bl	8000abc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000642:	2200      	movs	r2, #0
 8000644:	2100      	movs	r1, #0
 8000646:	201b      	movs	r0, #27
 8000648:	f000 f988 	bl	800095c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800064c:	201b      	movs	r0, #27
 800064e:	f000 f99a 	bl	8000986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	46bd      	mov	sp, r7
 8000656:	b00b      	add	sp, #44	; 0x2c
 8000658:	bd90      	pop	{r4, r7, pc}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	40013800 	.word	0x40013800
 8000660:	40021000 	.word	0x40021000

08000664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000668:	e7fe      	b.n	8000668 <NMI_Handler+0x4>

0800066a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800066e:	e7fe      	b.n	800066e <HardFault_Handler+0x4>

08000670 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000674:	46c0      	nop			; (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}

0800067a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800067a:	b580      	push	{r7, lr}
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000688:	f000 f8a0 	bl	80007cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800068c:	46c0      	nop			; (mov r8, r8)
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000698:	4b03      	ldr	r3, [pc, #12]	; (80006a8 <USART1_IRQHandler+0x14>)
 800069a:	0018      	movs	r0, r3
 800069c:	f001 fd78 	bl	8002190 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	2000008c 	.word	0x2000008c

080006ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006b0:	46c0      	nop			; (mov r8, r8)
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006b8:	4813      	ldr	r0, [pc, #76]	; (8000708 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006ba:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 80006bc:	4813      	ldr	r0, [pc, #76]	; (800070c <LoopForever+0x6>)
    LDR R1, [R0]
 80006be:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80006c0:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80006c2:	4a13      	ldr	r2, [pc, #76]	; (8000710 <LoopForever+0xa>)
    CMP R1, R2
 80006c4:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80006c6:	d105      	bne.n	80006d4 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 80006c8:	4812      	ldr	r0, [pc, #72]	; (8000714 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80006ca:	4913      	ldr	r1, [pc, #76]	; (8000718 <LoopForever+0x12>)
    STR R1, [R0]
 80006cc:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80006ce:	4813      	ldr	r0, [pc, #76]	; (800071c <LoopForever+0x16>)
    LDR R1,=0x00000000
 80006d0:	4913      	ldr	r1, [pc, #76]	; (8000720 <LoopForever+0x1a>)
    STR R1, [R0]
 80006d2:	6001      	str	r1, [r0, #0]

080006d4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006d4:	4813      	ldr	r0, [pc, #76]	; (8000724 <LoopForever+0x1e>)
  ldr r1, =_edata
 80006d6:	4914      	ldr	r1, [pc, #80]	; (8000728 <LoopForever+0x22>)
  ldr r2, =_sidata
 80006d8:	4a14      	ldr	r2, [pc, #80]	; (800072c <LoopForever+0x26>)
  movs r3, #0
 80006da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006dc:	e002      	b.n	80006e4 <LoopCopyDataInit>

080006de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006e2:	3304      	adds	r3, #4

080006e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006e8:	d3f9      	bcc.n	80006de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ea:	4a11      	ldr	r2, [pc, #68]	; (8000730 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80006ec:	4c11      	ldr	r4, [pc, #68]	; (8000734 <LoopForever+0x2e>)
  movs r3, #0
 80006ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f0:	e001      	b.n	80006f6 <LoopFillZerobss>

080006f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006f4:	3204      	adds	r2, #4

080006f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006f8:	d3fb      	bcc.n	80006f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80006fa:	f7ff ffd7 	bl	80006ac <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80006fe:	f003 f997 	bl	8003a30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000702:	f7ff fd8d 	bl	8000220 <main>

08000706 <LoopForever>:

LoopForever:
    b LoopForever
 8000706:	e7fe      	b.n	8000706 <LoopForever>
  ldr   r0, =_estack
 8000708:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 800070c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000710:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000714:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000718:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 800071c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000720:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000728:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800072c:	08003afc 	.word	0x08003afc
  ldr r2, =_sbss
 8000730:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000734:	20000170 	.word	0x20000170

08000738 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000738:	e7fe      	b.n	8000738 <ADC1_IRQHandler>
	...

0800073c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000740:	4b07      	ldr	r3, [pc, #28]	; (8000760 <HAL_Init+0x24>)
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <HAL_Init+0x24>)
 8000746:	2110      	movs	r1, #16
 8000748:	430a      	orrs	r2, r1
 800074a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800074c:	2001      	movs	r0, #1
 800074e:	f000 f809 	bl	8000764 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000752:	f7ff fec1 	bl	80004d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000756:	2300      	movs	r3, #0
}
 8000758:	0018      	movs	r0, r3
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	40022000 	.word	0x40022000

08000764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800076c:	4b14      	ldr	r3, [pc, #80]	; (80007c0 <HAL_InitTick+0x5c>)
 800076e:	681c      	ldr	r4, [r3, #0]
 8000770:	4b14      	ldr	r3, [pc, #80]	; (80007c4 <HAL_InitTick+0x60>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	0019      	movs	r1, r3
 8000776:	23fa      	movs	r3, #250	; 0xfa
 8000778:	0098      	lsls	r0, r3, #2
 800077a:	f7ff fcc5 	bl	8000108 <__udivsi3>
 800077e:	0003      	movs	r3, r0
 8000780:	0019      	movs	r1, r3
 8000782:	0020      	movs	r0, r4
 8000784:	f7ff fcc0 	bl	8000108 <__udivsi3>
 8000788:	0003      	movs	r3, r0
 800078a:	0018      	movs	r0, r3
 800078c:	f000 f90b 	bl	80009a6 <HAL_SYSTICK_Config>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000794:	2301      	movs	r3, #1
 8000796:	e00f      	b.n	80007b8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b03      	cmp	r3, #3
 800079c:	d80b      	bhi.n	80007b6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800079e:	6879      	ldr	r1, [r7, #4]
 80007a0:	2301      	movs	r3, #1
 80007a2:	425b      	negs	r3, r3
 80007a4:	2200      	movs	r2, #0
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 f8d8 	bl	800095c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007ac:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <HAL_InitTick+0x64>)
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007b2:	2300      	movs	r3, #0
 80007b4:	e000      	b.n	80007b8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007b6:	2301      	movs	r3, #1
}
 80007b8:	0018      	movs	r0, r3
 80007ba:	46bd      	mov	sp, r7
 80007bc:	b003      	add	sp, #12
 80007be:	bd90      	pop	{r4, r7, pc}
 80007c0:	20000000 	.word	0x20000000
 80007c4:	20000008 	.word	0x20000008
 80007c8:	20000004 	.word	0x20000004

080007cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007d0:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <HAL_IncTick+0x1c>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	001a      	movs	r2, r3
 80007d6:	4b05      	ldr	r3, [pc, #20]	; (80007ec <HAL_IncTick+0x20>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	18d2      	adds	r2, r2, r3
 80007dc:	4b03      	ldr	r3, [pc, #12]	; (80007ec <HAL_IncTick+0x20>)
 80007de:	601a      	str	r2, [r3, #0]
}
 80007e0:	46c0      	nop			; (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	20000008 	.word	0x20000008
 80007ec:	20000128 	.word	0x20000128

080007f0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  return uwTick;
 80007f4:	4b02      	ldr	r3, [pc, #8]	; (8000800 <HAL_GetTick+0x10>)
 80007f6:	681b      	ldr	r3, [r3, #0]
}
 80007f8:	0018      	movs	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	20000128 	.word	0x20000128

08000804 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	0002      	movs	r2, r0
 800080c:	1dfb      	adds	r3, r7, #7
 800080e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000810:	1dfb      	adds	r3, r7, #7
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2b7f      	cmp	r3, #127	; 0x7f
 8000816:	d809      	bhi.n	800082c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000818:	1dfb      	adds	r3, r7, #7
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	001a      	movs	r2, r3
 800081e:	231f      	movs	r3, #31
 8000820:	401a      	ands	r2, r3
 8000822:	4b04      	ldr	r3, [pc, #16]	; (8000834 <__NVIC_EnableIRQ+0x30>)
 8000824:	2101      	movs	r1, #1
 8000826:	4091      	lsls	r1, r2
 8000828:	000a      	movs	r2, r1
 800082a:	601a      	str	r2, [r3, #0]
  }
}
 800082c:	46c0      	nop			; (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	b002      	add	sp, #8
 8000832:	bd80      	pop	{r7, pc}
 8000834:	e000e100 	.word	0xe000e100

08000838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	0002      	movs	r2, r0
 8000840:	6039      	str	r1, [r7, #0]
 8000842:	1dfb      	adds	r3, r7, #7
 8000844:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000846:	1dfb      	adds	r3, r7, #7
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b7f      	cmp	r3, #127	; 0x7f
 800084c:	d828      	bhi.n	80008a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800084e:	4a2f      	ldr	r2, [pc, #188]	; (800090c <__NVIC_SetPriority+0xd4>)
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	b25b      	sxtb	r3, r3
 8000856:	089b      	lsrs	r3, r3, #2
 8000858:	33c0      	adds	r3, #192	; 0xc0
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	589b      	ldr	r3, [r3, r2]
 800085e:	1dfa      	adds	r2, r7, #7
 8000860:	7812      	ldrb	r2, [r2, #0]
 8000862:	0011      	movs	r1, r2
 8000864:	2203      	movs	r2, #3
 8000866:	400a      	ands	r2, r1
 8000868:	00d2      	lsls	r2, r2, #3
 800086a:	21ff      	movs	r1, #255	; 0xff
 800086c:	4091      	lsls	r1, r2
 800086e:	000a      	movs	r2, r1
 8000870:	43d2      	mvns	r2, r2
 8000872:	401a      	ands	r2, r3
 8000874:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	019b      	lsls	r3, r3, #6
 800087a:	22ff      	movs	r2, #255	; 0xff
 800087c:	401a      	ands	r2, r3
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	0018      	movs	r0, r3
 8000884:	2303      	movs	r3, #3
 8000886:	4003      	ands	r3, r0
 8000888:	00db      	lsls	r3, r3, #3
 800088a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800088c:	481f      	ldr	r0, [pc, #124]	; (800090c <__NVIC_SetPriority+0xd4>)
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	b25b      	sxtb	r3, r3
 8000894:	089b      	lsrs	r3, r3, #2
 8000896:	430a      	orrs	r2, r1
 8000898:	33c0      	adds	r3, #192	; 0xc0
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800089e:	e031      	b.n	8000904 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008a0:	4a1b      	ldr	r2, [pc, #108]	; (8000910 <__NVIC_SetPriority+0xd8>)
 80008a2:	1dfb      	adds	r3, r7, #7
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	0019      	movs	r1, r3
 80008a8:	230f      	movs	r3, #15
 80008aa:	400b      	ands	r3, r1
 80008ac:	3b08      	subs	r3, #8
 80008ae:	089b      	lsrs	r3, r3, #2
 80008b0:	3306      	adds	r3, #6
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	18d3      	adds	r3, r2, r3
 80008b6:	3304      	adds	r3, #4
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	1dfa      	adds	r2, r7, #7
 80008bc:	7812      	ldrb	r2, [r2, #0]
 80008be:	0011      	movs	r1, r2
 80008c0:	2203      	movs	r2, #3
 80008c2:	400a      	ands	r2, r1
 80008c4:	00d2      	lsls	r2, r2, #3
 80008c6:	21ff      	movs	r1, #255	; 0xff
 80008c8:	4091      	lsls	r1, r2
 80008ca:	000a      	movs	r2, r1
 80008cc:	43d2      	mvns	r2, r2
 80008ce:	401a      	ands	r2, r3
 80008d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	019b      	lsls	r3, r3, #6
 80008d6:	22ff      	movs	r2, #255	; 0xff
 80008d8:	401a      	ands	r2, r3
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	0018      	movs	r0, r3
 80008e0:	2303      	movs	r3, #3
 80008e2:	4003      	ands	r3, r0
 80008e4:	00db      	lsls	r3, r3, #3
 80008e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008e8:	4809      	ldr	r0, [pc, #36]	; (8000910 <__NVIC_SetPriority+0xd8>)
 80008ea:	1dfb      	adds	r3, r7, #7
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	001c      	movs	r4, r3
 80008f0:	230f      	movs	r3, #15
 80008f2:	4023      	ands	r3, r4
 80008f4:	3b08      	subs	r3, #8
 80008f6:	089b      	lsrs	r3, r3, #2
 80008f8:	430a      	orrs	r2, r1
 80008fa:	3306      	adds	r3, #6
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	18c3      	adds	r3, r0, r3
 8000900:	3304      	adds	r3, #4
 8000902:	601a      	str	r2, [r3, #0]
}
 8000904:	46c0      	nop			; (mov r8, r8)
 8000906:	46bd      	mov	sp, r7
 8000908:	b003      	add	sp, #12
 800090a:	bd90      	pop	{r4, r7, pc}
 800090c:	e000e100 	.word	0xe000e100
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	1e5a      	subs	r2, r3, #1
 8000920:	2380      	movs	r3, #128	; 0x80
 8000922:	045b      	lsls	r3, r3, #17
 8000924:	429a      	cmp	r2, r3
 8000926:	d301      	bcc.n	800092c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000928:	2301      	movs	r3, #1
 800092a:	e010      	b.n	800094e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800092c:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <SysTick_Config+0x44>)
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	3a01      	subs	r2, #1
 8000932:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000934:	2301      	movs	r3, #1
 8000936:	425b      	negs	r3, r3
 8000938:	2103      	movs	r1, #3
 800093a:	0018      	movs	r0, r3
 800093c:	f7ff ff7c 	bl	8000838 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000940:	4b05      	ldr	r3, [pc, #20]	; (8000958 <SysTick_Config+0x44>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000946:	4b04      	ldr	r3, [pc, #16]	; (8000958 <SysTick_Config+0x44>)
 8000948:	2207      	movs	r2, #7
 800094a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800094c:	2300      	movs	r3, #0
}
 800094e:	0018      	movs	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	b002      	add	sp, #8
 8000954:	bd80      	pop	{r7, pc}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	e000e010 	.word	0xe000e010

0800095c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	60b9      	str	r1, [r7, #8]
 8000964:	607a      	str	r2, [r7, #4]
 8000966:	210f      	movs	r1, #15
 8000968:	187b      	adds	r3, r7, r1
 800096a:	1c02      	adds	r2, r0, #0
 800096c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	187b      	adds	r3, r7, r1
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	b25b      	sxtb	r3, r3
 8000976:	0011      	movs	r1, r2
 8000978:	0018      	movs	r0, r3
 800097a:	f7ff ff5d 	bl	8000838 <__NVIC_SetPriority>
}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	b004      	add	sp, #16
 8000984:	bd80      	pop	{r7, pc}

08000986 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b082      	sub	sp, #8
 800098a:	af00      	add	r7, sp, #0
 800098c:	0002      	movs	r2, r0
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	b25b      	sxtb	r3, r3
 8000998:	0018      	movs	r0, r3
 800099a:	f7ff ff33 	bl	8000804 <__NVIC_EnableIRQ>
}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b082      	sub	sp, #8
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	0018      	movs	r0, r3
 80009b2:	f7ff ffaf 	bl	8000914 <SysTick_Config>
 80009b6:	0003      	movs	r3, r0
}
 80009b8:	0018      	movs	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b002      	add	sp, #8
 80009be:	bd80      	pop	{r7, pc}

080009c0 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2221      	movs	r2, #33	; 0x21
 80009cc:	5c9b      	ldrb	r3, [r3, r2]
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	d008      	beq.n	80009e6 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2204      	movs	r2, #4
 80009d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2220      	movs	r2, #32
 80009de:	2100      	movs	r1, #0
 80009e0:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 80009e2:	2301      	movs	r3, #1
 80009e4:	e020      	b.n	8000a28 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	210e      	movs	r1, #14
 80009f2:	438a      	bics	r2, r1
 80009f4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2101      	movs	r1, #1
 8000a02:	438a      	bics	r2, r1
 8000a04:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a0e:	2101      	movs	r1, #1
 8000a10:	4091      	lsls	r1, r2
 8000a12:	000a      	movs	r2, r1
 8000a14:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2221      	movs	r2, #33	; 0x21
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2220      	movs	r2, #32
 8000a22:	2100      	movs	r1, #0
 8000a24:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000a26:	2300      	movs	r3, #0
}
 8000a28:	0018      	movs	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	b002      	add	sp, #8
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a38:	210f      	movs	r1, #15
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2221      	movs	r2, #33	; 0x21
 8000a44:	5c9b      	ldrb	r3, [r3, r2]
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	d006      	beq.n	8000a5a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2204      	movs	r2, #4
 8000a50:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2201      	movs	r2, #1
 8000a56:	701a      	strb	r2, [r3, #0]
 8000a58:	e028      	b.n	8000aac <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	210e      	movs	r1, #14
 8000a66:	438a      	bics	r2, r1
 8000a68:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2101      	movs	r1, #1
 8000a76:	438a      	bics	r2, r1
 8000a78:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a82:	2101      	movs	r1, #1
 8000a84:	4091      	lsls	r1, r2
 8000a86:	000a      	movs	r2, r1
 8000a88:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2221      	movs	r2, #33	; 0x21
 8000a8e:	2101      	movs	r1, #1
 8000a90:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2220      	movs	r2, #32
 8000a96:	2100      	movs	r1, #0
 8000a98:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d004      	beq.n	8000aac <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	0010      	movs	r0, r2
 8000aaa:	4798      	blx	r3
    } 
  }
  return status;
 8000aac:	230f      	movs	r3, #15
 8000aae:	18fb      	adds	r3, r7, r3
 8000ab0:	781b      	ldrb	r3, [r3, #0]
}
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	b004      	add	sp, #16
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
 8000ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aca:	e149      	b.n	8000d60 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	697a      	ldr	r2, [r7, #20]
 8000ad4:	4091      	lsls	r1, r2
 8000ad6:	000a      	movs	r2, r1
 8000ad8:	4013      	ands	r3, r2
 8000ada:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d100      	bne.n	8000ae4 <HAL_GPIO_Init+0x28>
 8000ae2:	e13a      	b.n	8000d5a <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	2203      	movs	r2, #3
 8000aea:	4013      	ands	r3, r2
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d005      	beq.n	8000afc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	2203      	movs	r2, #3
 8000af6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000af8:	2b02      	cmp	r3, #2
 8000afa:	d130      	bne.n	8000b5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	2203      	movs	r2, #3
 8000b08:	409a      	lsls	r2, r3
 8000b0a:	0013      	movs	r3, r2
 8000b0c:	43da      	mvns	r2, r3
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	4013      	ands	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	68da      	ldr	r2, [r3, #12]
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	409a      	lsls	r2, r3
 8000b1e:	0013      	movs	r3, r2
 8000b20:	693a      	ldr	r2, [r7, #16]
 8000b22:	4313      	orrs	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b32:	2201      	movs	r2, #1
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	409a      	lsls	r2, r3
 8000b38:	0013      	movs	r3, r2
 8000b3a:	43da      	mvns	r2, r3
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	091b      	lsrs	r3, r3, #4
 8000b48:	2201      	movs	r2, #1
 8000b4a:	401a      	ands	r2, r3
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	409a      	lsls	r2, r3
 8000b50:	0013      	movs	r3, r2
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	2203      	movs	r2, #3
 8000b64:	4013      	ands	r3, r2
 8000b66:	2b03      	cmp	r3, #3
 8000b68:	d017      	beq.n	8000b9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	68db      	ldr	r3, [r3, #12]
 8000b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	2203      	movs	r2, #3
 8000b76:	409a      	lsls	r2, r3
 8000b78:	0013      	movs	r3, r2
 8000b7a:	43da      	mvns	r2, r3
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	4013      	ands	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	689a      	ldr	r2, [r3, #8]
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	005b      	lsls	r3, r3, #1
 8000b8a:	409a      	lsls	r2, r3
 8000b8c:	0013      	movs	r3, r2
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	2203      	movs	r2, #3
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d123      	bne.n	8000bee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	08da      	lsrs	r2, r3, #3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	3208      	adds	r2, #8
 8000bae:	0092      	lsls	r2, r2, #2
 8000bb0:	58d3      	ldr	r3, [r2, r3]
 8000bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	2207      	movs	r2, #7
 8000bb8:	4013      	ands	r3, r2
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	220f      	movs	r2, #15
 8000bbe:	409a      	lsls	r2, r3
 8000bc0:	0013      	movs	r3, r2
 8000bc2:	43da      	mvns	r2, r3
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	691a      	ldr	r2, [r3, #16]
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	2107      	movs	r1, #7
 8000bd2:	400b      	ands	r3, r1
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	409a      	lsls	r2, r3
 8000bd8:	0013      	movs	r3, r2
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	08da      	lsrs	r2, r3, #3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3208      	adds	r2, #8
 8000be8:	0092      	lsls	r2, r2, #2
 8000bea:	6939      	ldr	r1, [r7, #16]
 8000bec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	0013      	movs	r3, r2
 8000bfe:	43da      	mvns	r2, r3
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	2203      	movs	r2, #3
 8000c0c:	401a      	ands	r2, r3
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	409a      	lsls	r2, r3
 8000c14:	0013      	movs	r3, r2
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685a      	ldr	r2, [r3, #4]
 8000c26:	23c0      	movs	r3, #192	; 0xc0
 8000c28:	029b      	lsls	r3, r3, #10
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	d100      	bne.n	8000c30 <HAL_GPIO_Init+0x174>
 8000c2e:	e094      	b.n	8000d5a <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c30:	4b51      	ldr	r3, [pc, #324]	; (8000d78 <HAL_GPIO_Init+0x2bc>)
 8000c32:	699a      	ldr	r2, [r3, #24]
 8000c34:	4b50      	ldr	r3, [pc, #320]	; (8000d78 <HAL_GPIO_Init+0x2bc>)
 8000c36:	2101      	movs	r1, #1
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	619a      	str	r2, [r3, #24]
 8000c3c:	4b4e      	ldr	r3, [pc, #312]	; (8000d78 <HAL_GPIO_Init+0x2bc>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	2201      	movs	r2, #1
 8000c42:	4013      	ands	r3, r2
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c48:	4a4c      	ldr	r2, [pc, #304]	; (8000d7c <HAL_GPIO_Init+0x2c0>)
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	089b      	lsrs	r3, r3, #2
 8000c4e:	3302      	adds	r3, #2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	589b      	ldr	r3, [r3, r2]
 8000c54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	2203      	movs	r2, #3
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	220f      	movs	r2, #15
 8000c60:	409a      	lsls	r2, r3
 8000c62:	0013      	movs	r3, r2
 8000c64:	43da      	mvns	r2, r3
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	2390      	movs	r3, #144	; 0x90
 8000c70:	05db      	lsls	r3, r3, #23
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d00d      	beq.n	8000c92 <HAL_GPIO_Init+0x1d6>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a41      	ldr	r2, [pc, #260]	; (8000d80 <HAL_GPIO_Init+0x2c4>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d007      	beq.n	8000c8e <HAL_GPIO_Init+0x1d2>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a40      	ldr	r2, [pc, #256]	; (8000d84 <HAL_GPIO_Init+0x2c8>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d101      	bne.n	8000c8a <HAL_GPIO_Init+0x1ce>
 8000c86:	2302      	movs	r3, #2
 8000c88:	e004      	b.n	8000c94 <HAL_GPIO_Init+0x1d8>
 8000c8a:	2305      	movs	r3, #5
 8000c8c:	e002      	b.n	8000c94 <HAL_GPIO_Init+0x1d8>
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e000      	b.n	8000c94 <HAL_GPIO_Init+0x1d8>
 8000c92:	2300      	movs	r3, #0
 8000c94:	697a      	ldr	r2, [r7, #20]
 8000c96:	2103      	movs	r1, #3
 8000c98:	400a      	ands	r2, r1
 8000c9a:	0092      	lsls	r2, r2, #2
 8000c9c:	4093      	lsls	r3, r2
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ca4:	4935      	ldr	r1, [pc, #212]	; (8000d7c <HAL_GPIO_Init+0x2c0>)
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	089b      	lsrs	r3, r3, #2
 8000caa:	3302      	adds	r3, #2
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cb2:	4b35      	ldr	r3, [pc, #212]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	43da      	mvns	r2, r3
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685a      	ldr	r2, [r3, #4]
 8000cc6:	2380      	movs	r3, #128	; 0x80
 8000cc8:	025b      	lsls	r3, r3, #9
 8000cca:	4013      	ands	r3, r2
 8000ccc:	d003      	beq.n	8000cd6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cd6:	4b2c      	ldr	r3, [pc, #176]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000cdc:	4b2a      	ldr	r3, [pc, #168]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	43da      	mvns	r2, r3
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685a      	ldr	r2, [r3, #4]
 8000cf0:	2380      	movs	r3, #128	; 0x80
 8000cf2:	029b      	lsls	r3, r3, #10
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	d003      	beq.n	8000d00 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000cf8:	693a      	ldr	r2, [r7, #16]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d00:	4b21      	ldr	r3, [pc, #132]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d06:	4b20      	ldr	r3, [pc, #128]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	43da      	mvns	r2, r3
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	4013      	ands	r3, r2
 8000d14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	2380      	movs	r3, #128	; 0x80
 8000d1c:	035b      	lsls	r3, r3, #13
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d003      	beq.n	8000d2a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d2a:	4b17      	ldr	r3, [pc, #92]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d30:	4b15      	ldr	r3, [pc, #84]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	43da      	mvns	r2, r3
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685a      	ldr	r2, [r3, #4]
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	039b      	lsls	r3, r3, #14
 8000d48:	4013      	ands	r3, r2
 8000d4a:	d003      	beq.n	8000d54 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	40da      	lsrs	r2, r3
 8000d68:	1e13      	subs	r3, r2, #0
 8000d6a:	d000      	beq.n	8000d6e <HAL_GPIO_Init+0x2b2>
 8000d6c:	e6ae      	b.n	8000acc <HAL_GPIO_Init+0x10>
  } 
}
 8000d6e:	46c0      	nop			; (mov r8, r8)
 8000d70:	46c0      	nop			; (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	b006      	add	sp, #24
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010000 	.word	0x40010000
 8000d80:	48000400 	.word	0x48000400
 8000d84:	48000800 	.word	0x48000800
 8000d88:	40010400 	.word	0x40010400

08000d8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	000a      	movs	r2, r1
 8000d96:	1cbb      	adds	r3, r7, #2
 8000d98:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	691b      	ldr	r3, [r3, #16]
 8000d9e:	1cba      	adds	r2, r7, #2
 8000da0:	8812      	ldrh	r2, [r2, #0]
 8000da2:	4013      	ands	r3, r2
 8000da4:	d004      	beq.n	8000db0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000da6:	230f      	movs	r3, #15
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	2201      	movs	r2, #1
 8000dac:	701a      	strb	r2, [r3, #0]
 8000dae:	e003      	b.n	8000db8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000db0:	230f      	movs	r3, #15
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000db8:	230f      	movs	r3, #15
 8000dba:	18fb      	adds	r3, r7, r3
 8000dbc:	781b      	ldrb	r3, [r3, #0]
  }
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	b004      	add	sp, #16
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b082      	sub	sp, #8
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
 8000dce:	0008      	movs	r0, r1
 8000dd0:	0011      	movs	r1, r2
 8000dd2:	1cbb      	adds	r3, r7, #2
 8000dd4:	1c02      	adds	r2, r0, #0
 8000dd6:	801a      	strh	r2, [r3, #0]
 8000dd8:	1c7b      	adds	r3, r7, #1
 8000dda:	1c0a      	adds	r2, r1, #0
 8000ddc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dde:	1c7b      	adds	r3, r7, #1
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d004      	beq.n	8000df0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000de6:	1cbb      	adds	r3, r7, #2
 8000de8:	881a      	ldrh	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000dee:	e003      	b.n	8000df8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000df0:	1cbb      	adds	r3, r7, #2
 8000df2:	881a      	ldrh	r2, [r3, #0]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000df8:	46c0      	nop			; (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b002      	add	sp, #8
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b088      	sub	sp, #32
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d102      	bne.n	8000e14 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	f000 fb76 	bl	8001500 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2201      	movs	r2, #1
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	d100      	bne.n	8000e20 <HAL_RCC_OscConfig+0x20>
 8000e1e:	e08e      	b.n	8000f3e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e20:	4bc5      	ldr	r3, [pc, #788]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	220c      	movs	r2, #12
 8000e26:	4013      	ands	r3, r2
 8000e28:	2b04      	cmp	r3, #4
 8000e2a:	d00e      	beq.n	8000e4a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e2c:	4bc2      	ldr	r3, [pc, #776]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	220c      	movs	r2, #12
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b08      	cmp	r3, #8
 8000e36:	d117      	bne.n	8000e68 <HAL_RCC_OscConfig+0x68>
 8000e38:	4bbf      	ldr	r3, [pc, #764]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	23c0      	movs	r3, #192	; 0xc0
 8000e3e:	025b      	lsls	r3, r3, #9
 8000e40:	401a      	ands	r2, r3
 8000e42:	2380      	movs	r3, #128	; 0x80
 8000e44:	025b      	lsls	r3, r3, #9
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d10e      	bne.n	8000e68 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e4a:	4bbb      	ldr	r3, [pc, #748]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	2380      	movs	r3, #128	; 0x80
 8000e50:	029b      	lsls	r3, r3, #10
 8000e52:	4013      	ands	r3, r2
 8000e54:	d100      	bne.n	8000e58 <HAL_RCC_OscConfig+0x58>
 8000e56:	e071      	b.n	8000f3c <HAL_RCC_OscConfig+0x13c>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d000      	beq.n	8000e62 <HAL_RCC_OscConfig+0x62>
 8000e60:	e06c      	b.n	8000f3c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	f000 fb4c 	bl	8001500 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d107      	bne.n	8000e80 <HAL_RCC_OscConfig+0x80>
 8000e70:	4bb1      	ldr	r3, [pc, #708]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4bb0      	ldr	r3, [pc, #704]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e76:	2180      	movs	r1, #128	; 0x80
 8000e78:	0249      	lsls	r1, r1, #9
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	e02f      	b.n	8000ee0 <HAL_RCC_OscConfig+0xe0>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d10c      	bne.n	8000ea2 <HAL_RCC_OscConfig+0xa2>
 8000e88:	4bab      	ldr	r3, [pc, #684]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4baa      	ldr	r3, [pc, #680]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e8e:	49ab      	ldr	r1, [pc, #684]	; (800113c <HAL_RCC_OscConfig+0x33c>)
 8000e90:	400a      	ands	r2, r1
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	4ba8      	ldr	r3, [pc, #672]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	4ba7      	ldr	r3, [pc, #668]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000e9a:	49a9      	ldr	r1, [pc, #676]	; (8001140 <HAL_RCC_OscConfig+0x340>)
 8000e9c:	400a      	ands	r2, r1
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	e01e      	b.n	8000ee0 <HAL_RCC_OscConfig+0xe0>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	2b05      	cmp	r3, #5
 8000ea8:	d10e      	bne.n	8000ec8 <HAL_RCC_OscConfig+0xc8>
 8000eaa:	4ba3      	ldr	r3, [pc, #652]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	4ba2      	ldr	r3, [pc, #648]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000eb0:	2180      	movs	r1, #128	; 0x80
 8000eb2:	02c9      	lsls	r1, r1, #11
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	4b9f      	ldr	r3, [pc, #636]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b9e      	ldr	r3, [pc, #632]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000ebe:	2180      	movs	r1, #128	; 0x80
 8000ec0:	0249      	lsls	r1, r1, #9
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	e00b      	b.n	8000ee0 <HAL_RCC_OscConfig+0xe0>
 8000ec8:	4b9b      	ldr	r3, [pc, #620]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	4b9a      	ldr	r3, [pc, #616]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000ece:	499b      	ldr	r1, [pc, #620]	; (800113c <HAL_RCC_OscConfig+0x33c>)
 8000ed0:	400a      	ands	r2, r1
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	4b98      	ldr	r3, [pc, #608]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b97      	ldr	r3, [pc, #604]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000eda:	4999      	ldr	r1, [pc, #612]	; (8001140 <HAL_RCC_OscConfig+0x340>)
 8000edc:	400a      	ands	r2, r1
 8000ede:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d014      	beq.n	8000f12 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee8:	f7ff fc82 	bl	80007f0 <HAL_GetTick>
 8000eec:	0003      	movs	r3, r0
 8000eee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ef2:	f7ff fc7d 	bl	80007f0 <HAL_GetTick>
 8000ef6:	0002      	movs	r2, r0
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b64      	cmp	r3, #100	; 0x64
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e2fd      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f04:	4b8c      	ldr	r3, [pc, #560]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	2380      	movs	r3, #128	; 0x80
 8000f0a:	029b      	lsls	r3, r3, #10
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d0f0      	beq.n	8000ef2 <HAL_RCC_OscConfig+0xf2>
 8000f10:	e015      	b.n	8000f3e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f12:	f7ff fc6d 	bl	80007f0 <HAL_GetTick>
 8000f16:	0003      	movs	r3, r0
 8000f18:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f1a:	e008      	b.n	8000f2e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f1c:	f7ff fc68 	bl	80007f0 <HAL_GetTick>
 8000f20:	0002      	movs	r2, r0
 8000f22:	69bb      	ldr	r3, [r7, #24]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	2b64      	cmp	r3, #100	; 0x64
 8000f28:	d901      	bls.n	8000f2e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	e2e8      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f2e:	4b82      	ldr	r3, [pc, #520]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	2380      	movs	r3, #128	; 0x80
 8000f34:	029b      	lsls	r3, r3, #10
 8000f36:	4013      	ands	r3, r2
 8000f38:	d1f0      	bne.n	8000f1c <HAL_RCC_OscConfig+0x11c>
 8000f3a:	e000      	b.n	8000f3e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f3c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2202      	movs	r2, #2
 8000f44:	4013      	ands	r3, r2
 8000f46:	d100      	bne.n	8000f4a <HAL_RCC_OscConfig+0x14a>
 8000f48:	e06c      	b.n	8001024 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f4a:	4b7b      	ldr	r3, [pc, #492]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	220c      	movs	r2, #12
 8000f50:	4013      	ands	r3, r2
 8000f52:	d00e      	beq.n	8000f72 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f54:	4b78      	ldr	r3, [pc, #480]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	220c      	movs	r2, #12
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	2b08      	cmp	r3, #8
 8000f5e:	d11f      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x1a0>
 8000f60:	4b75      	ldr	r3, [pc, #468]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000f62:	685a      	ldr	r2, [r3, #4]
 8000f64:	23c0      	movs	r3, #192	; 0xc0
 8000f66:	025b      	lsls	r3, r3, #9
 8000f68:	401a      	ands	r2, r3
 8000f6a:	2380      	movs	r3, #128	; 0x80
 8000f6c:	021b      	lsls	r3, r3, #8
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d116      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f72:	4b71      	ldr	r3, [pc, #452]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2202      	movs	r2, #2
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d005      	beq.n	8000f88 <HAL_RCC_OscConfig+0x188>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d001      	beq.n	8000f88 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e2bb      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f88:	4b6b      	ldr	r3, [pc, #428]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	22f8      	movs	r2, #248	; 0xf8
 8000f8e:	4393      	bics	r3, r2
 8000f90:	0019      	movs	r1, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	691b      	ldr	r3, [r3, #16]
 8000f96:	00da      	lsls	r2, r3, #3
 8000f98:	4b67      	ldr	r3, [pc, #412]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f9e:	e041      	b.n	8001024 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d024      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fa8:	4b63      	ldr	r3, [pc, #396]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4b62      	ldr	r3, [pc, #392]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000fae:	2101      	movs	r1, #1
 8000fb0:	430a      	orrs	r2, r1
 8000fb2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb4:	f7ff fc1c 	bl	80007f0 <HAL_GetTick>
 8000fb8:	0003      	movs	r3, r0
 8000fba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fbe:	f7ff fc17 	bl	80007f0 <HAL_GetTick>
 8000fc2:	0002      	movs	r2, r0
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e297      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fd0:	4b59      	ldr	r3, [pc, #356]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d0f1      	beq.n	8000fbe <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fda:	4b57      	ldr	r3, [pc, #348]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	22f8      	movs	r2, #248	; 0xf8
 8000fe0:	4393      	bics	r3, r2
 8000fe2:	0019      	movs	r1, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	691b      	ldr	r3, [r3, #16]
 8000fe8:	00da      	lsls	r2, r3, #3
 8000fea:	4b53      	ldr	r3, [pc, #332]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000fec:	430a      	orrs	r2, r1
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	e018      	b.n	8001024 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ff2:	4b51      	ldr	r3, [pc, #324]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	4b50      	ldr	r3, [pc, #320]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	438a      	bics	r2, r1
 8000ffc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffe:	f7ff fbf7 	bl	80007f0 <HAL_GetTick>
 8001002:	0003      	movs	r3, r0
 8001004:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001008:	f7ff fbf2 	bl	80007f0 <HAL_GetTick>
 800100c:	0002      	movs	r2, r0
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e272      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800101a:	4b47      	ldr	r3, [pc, #284]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2202      	movs	r2, #2
 8001020:	4013      	ands	r3, r2
 8001022:	d1f1      	bne.n	8001008 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2208      	movs	r2, #8
 800102a:	4013      	ands	r3, r2
 800102c:	d036      	beq.n	800109c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d019      	beq.n	800106a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001036:	4b40      	ldr	r3, [pc, #256]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8001038:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800103a:	4b3f      	ldr	r3, [pc, #252]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 800103c:	2101      	movs	r1, #1
 800103e:	430a      	orrs	r2, r1
 8001040:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001042:	f7ff fbd5 	bl	80007f0 <HAL_GetTick>
 8001046:	0003      	movs	r3, r0
 8001048:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800104c:	f7ff fbd0 	bl	80007f0 <HAL_GetTick>
 8001050:	0002      	movs	r2, r0
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e250      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800105e:	4b36      	ldr	r3, [pc, #216]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8001060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001062:	2202      	movs	r2, #2
 8001064:	4013      	ands	r3, r2
 8001066:	d0f1      	beq.n	800104c <HAL_RCC_OscConfig+0x24c>
 8001068:	e018      	b.n	800109c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800106a:	4b33      	ldr	r3, [pc, #204]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 800106c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800106e:	4b32      	ldr	r3, [pc, #200]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8001070:	2101      	movs	r1, #1
 8001072:	438a      	bics	r2, r1
 8001074:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001076:	f7ff fbbb 	bl	80007f0 <HAL_GetTick>
 800107a:	0003      	movs	r3, r0
 800107c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800107e:	e008      	b.n	8001092 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001080:	f7ff fbb6 	bl	80007f0 <HAL_GetTick>
 8001084:	0002      	movs	r2, r0
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d901      	bls.n	8001092 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	e236      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001092:	4b29      	ldr	r3, [pc, #164]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 8001094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001096:	2202      	movs	r2, #2
 8001098:	4013      	ands	r3, r2
 800109a:	d1f1      	bne.n	8001080 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2204      	movs	r2, #4
 80010a2:	4013      	ands	r3, r2
 80010a4:	d100      	bne.n	80010a8 <HAL_RCC_OscConfig+0x2a8>
 80010a6:	e0b5      	b.n	8001214 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010a8:	201f      	movs	r0, #31
 80010aa:	183b      	adds	r3, r7, r0
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010b0:	4b21      	ldr	r3, [pc, #132]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 80010b2:	69da      	ldr	r2, [r3, #28]
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	055b      	lsls	r3, r3, #21
 80010b8:	4013      	ands	r3, r2
 80010ba:	d110      	bne.n	80010de <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010bc:	4b1e      	ldr	r3, [pc, #120]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 80010be:	69da      	ldr	r2, [r3, #28]
 80010c0:	4b1d      	ldr	r3, [pc, #116]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 80010c2:	2180      	movs	r1, #128	; 0x80
 80010c4:	0549      	lsls	r1, r1, #21
 80010c6:	430a      	orrs	r2, r1
 80010c8:	61da      	str	r2, [r3, #28]
 80010ca:	4b1b      	ldr	r3, [pc, #108]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 80010cc:	69da      	ldr	r2, [r3, #28]
 80010ce:	2380      	movs	r3, #128	; 0x80
 80010d0:	055b      	lsls	r3, r3, #21
 80010d2:	4013      	ands	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80010d8:	183b      	adds	r3, r7, r0
 80010da:	2201      	movs	r2, #1
 80010dc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010de:	4b19      	ldr	r3, [pc, #100]	; (8001144 <HAL_RCC_OscConfig+0x344>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	2380      	movs	r3, #128	; 0x80
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	4013      	ands	r3, r2
 80010e8:	d11a      	bne.n	8001120 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010ea:	4b16      	ldr	r3, [pc, #88]	; (8001144 <HAL_RCC_OscConfig+0x344>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	4b15      	ldr	r3, [pc, #84]	; (8001144 <HAL_RCC_OscConfig+0x344>)
 80010f0:	2180      	movs	r1, #128	; 0x80
 80010f2:	0049      	lsls	r1, r1, #1
 80010f4:	430a      	orrs	r2, r1
 80010f6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010f8:	f7ff fb7a 	bl	80007f0 <HAL_GetTick>
 80010fc:	0003      	movs	r3, r0
 80010fe:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001100:	e008      	b.n	8001114 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001102:	f7ff fb75 	bl	80007f0 <HAL_GetTick>
 8001106:	0002      	movs	r2, r0
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	2b64      	cmp	r3, #100	; 0x64
 800110e:	d901      	bls.n	8001114 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001110:	2303      	movs	r3, #3
 8001112:	e1f5      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001114:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <HAL_RCC_OscConfig+0x344>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	4013      	ands	r3, r2
 800111e:	d0f0      	beq.n	8001102 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d10f      	bne.n	8001148 <HAL_RCC_OscConfig+0x348>
 8001128:	4b03      	ldr	r3, [pc, #12]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 800112a:	6a1a      	ldr	r2, [r3, #32]
 800112c:	4b02      	ldr	r3, [pc, #8]	; (8001138 <HAL_RCC_OscConfig+0x338>)
 800112e:	2101      	movs	r1, #1
 8001130:	430a      	orrs	r2, r1
 8001132:	621a      	str	r2, [r3, #32]
 8001134:	e036      	b.n	80011a4 <HAL_RCC_OscConfig+0x3a4>
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	40021000 	.word	0x40021000
 800113c:	fffeffff 	.word	0xfffeffff
 8001140:	fffbffff 	.word	0xfffbffff
 8001144:	40007000 	.word	0x40007000
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d10c      	bne.n	800116a <HAL_RCC_OscConfig+0x36a>
 8001150:	4bca      	ldr	r3, [pc, #808]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001152:	6a1a      	ldr	r2, [r3, #32]
 8001154:	4bc9      	ldr	r3, [pc, #804]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001156:	2101      	movs	r1, #1
 8001158:	438a      	bics	r2, r1
 800115a:	621a      	str	r2, [r3, #32]
 800115c:	4bc7      	ldr	r3, [pc, #796]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800115e:	6a1a      	ldr	r2, [r3, #32]
 8001160:	4bc6      	ldr	r3, [pc, #792]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001162:	2104      	movs	r1, #4
 8001164:	438a      	bics	r2, r1
 8001166:	621a      	str	r2, [r3, #32]
 8001168:	e01c      	b.n	80011a4 <HAL_RCC_OscConfig+0x3a4>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	2b05      	cmp	r3, #5
 8001170:	d10c      	bne.n	800118c <HAL_RCC_OscConfig+0x38c>
 8001172:	4bc2      	ldr	r3, [pc, #776]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001174:	6a1a      	ldr	r2, [r3, #32]
 8001176:	4bc1      	ldr	r3, [pc, #772]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001178:	2104      	movs	r1, #4
 800117a:	430a      	orrs	r2, r1
 800117c:	621a      	str	r2, [r3, #32]
 800117e:	4bbf      	ldr	r3, [pc, #764]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001180:	6a1a      	ldr	r2, [r3, #32]
 8001182:	4bbe      	ldr	r3, [pc, #760]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001184:	2101      	movs	r1, #1
 8001186:	430a      	orrs	r2, r1
 8001188:	621a      	str	r2, [r3, #32]
 800118a:	e00b      	b.n	80011a4 <HAL_RCC_OscConfig+0x3a4>
 800118c:	4bbb      	ldr	r3, [pc, #748]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800118e:	6a1a      	ldr	r2, [r3, #32]
 8001190:	4bba      	ldr	r3, [pc, #744]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001192:	2101      	movs	r1, #1
 8001194:	438a      	bics	r2, r1
 8001196:	621a      	str	r2, [r3, #32]
 8001198:	4bb8      	ldr	r3, [pc, #736]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800119a:	6a1a      	ldr	r2, [r3, #32]
 800119c:	4bb7      	ldr	r3, [pc, #732]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800119e:	2104      	movs	r1, #4
 80011a0:	438a      	bics	r2, r1
 80011a2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d014      	beq.n	80011d6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ac:	f7ff fb20 	bl	80007f0 <HAL_GetTick>
 80011b0:	0003      	movs	r3, r0
 80011b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011b4:	e009      	b.n	80011ca <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011b6:	f7ff fb1b 	bl	80007f0 <HAL_GetTick>
 80011ba:	0002      	movs	r2, r0
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	4aaf      	ldr	r2, [pc, #700]	; (8001480 <HAL_RCC_OscConfig+0x680>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e19a      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011ca:	4bac      	ldr	r3, [pc, #688]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80011cc:	6a1b      	ldr	r3, [r3, #32]
 80011ce:	2202      	movs	r2, #2
 80011d0:	4013      	ands	r3, r2
 80011d2:	d0f0      	beq.n	80011b6 <HAL_RCC_OscConfig+0x3b6>
 80011d4:	e013      	b.n	80011fe <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d6:	f7ff fb0b 	bl	80007f0 <HAL_GetTick>
 80011da:	0003      	movs	r3, r0
 80011dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011de:	e009      	b.n	80011f4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011e0:	f7ff fb06 	bl	80007f0 <HAL_GetTick>
 80011e4:	0002      	movs	r2, r0
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	4aa5      	ldr	r2, [pc, #660]	; (8001480 <HAL_RCC_OscConfig+0x680>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e185      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011f4:	4ba1      	ldr	r3, [pc, #644]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80011f6:	6a1b      	ldr	r3, [r3, #32]
 80011f8:	2202      	movs	r2, #2
 80011fa:	4013      	ands	r3, r2
 80011fc:	d1f0      	bne.n	80011e0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011fe:	231f      	movs	r3, #31
 8001200:	18fb      	adds	r3, r7, r3
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d105      	bne.n	8001214 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001208:	4b9c      	ldr	r3, [pc, #624]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800120a:	69da      	ldr	r2, [r3, #28]
 800120c:	4b9b      	ldr	r3, [pc, #620]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800120e:	499d      	ldr	r1, [pc, #628]	; (8001484 <HAL_RCC_OscConfig+0x684>)
 8001210:	400a      	ands	r2, r1
 8001212:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2210      	movs	r2, #16
 800121a:	4013      	ands	r3, r2
 800121c:	d063      	beq.n	80012e6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d12a      	bne.n	800127c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001226:	4b95      	ldr	r3, [pc, #596]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001228:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800122a:	4b94      	ldr	r3, [pc, #592]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800122c:	2104      	movs	r1, #4
 800122e:	430a      	orrs	r2, r1
 8001230:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001232:	4b92      	ldr	r3, [pc, #584]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001234:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001236:	4b91      	ldr	r3, [pc, #580]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001238:	2101      	movs	r1, #1
 800123a:	430a      	orrs	r2, r1
 800123c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800123e:	f7ff fad7 	bl	80007f0 <HAL_GetTick>
 8001242:	0003      	movs	r3, r0
 8001244:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001248:	f7ff fad2 	bl	80007f0 <HAL_GetTick>
 800124c:	0002      	movs	r2, r0
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b02      	cmp	r3, #2
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e152      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800125a:	4b88      	ldr	r3, [pc, #544]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800125c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800125e:	2202      	movs	r2, #2
 8001260:	4013      	ands	r3, r2
 8001262:	d0f1      	beq.n	8001248 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001264:	4b85      	ldr	r3, [pc, #532]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001268:	22f8      	movs	r2, #248	; 0xf8
 800126a:	4393      	bics	r3, r2
 800126c:	0019      	movs	r1, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	00da      	lsls	r2, r3, #3
 8001274:	4b81      	ldr	r3, [pc, #516]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001276:	430a      	orrs	r2, r1
 8001278:	635a      	str	r2, [r3, #52]	; 0x34
 800127a:	e034      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	3305      	adds	r3, #5
 8001282:	d111      	bne.n	80012a8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001284:	4b7d      	ldr	r3, [pc, #500]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001286:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001288:	4b7c      	ldr	r3, [pc, #496]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800128a:	2104      	movs	r1, #4
 800128c:	438a      	bics	r2, r1
 800128e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001290:	4b7a      	ldr	r3, [pc, #488]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001294:	22f8      	movs	r2, #248	; 0xf8
 8001296:	4393      	bics	r3, r2
 8001298:	0019      	movs	r1, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	00da      	lsls	r2, r3, #3
 80012a0:	4b76      	ldr	r3, [pc, #472]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80012a2:	430a      	orrs	r2, r1
 80012a4:	635a      	str	r2, [r3, #52]	; 0x34
 80012a6:	e01e      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80012a8:	4b74      	ldr	r3, [pc, #464]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80012aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012ac:	4b73      	ldr	r3, [pc, #460]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80012ae:	2104      	movs	r1, #4
 80012b0:	430a      	orrs	r2, r1
 80012b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80012b4:	4b71      	ldr	r3, [pc, #452]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80012b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012b8:	4b70      	ldr	r3, [pc, #448]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80012ba:	2101      	movs	r1, #1
 80012bc:	438a      	bics	r2, r1
 80012be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012c0:	f7ff fa96 	bl	80007f0 <HAL_GetTick>
 80012c4:	0003      	movs	r3, r0
 80012c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012c8:	e008      	b.n	80012dc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80012ca:	f7ff fa91 	bl	80007f0 <HAL_GetTick>
 80012ce:	0002      	movs	r2, r0
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e111      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012dc:	4b67      	ldr	r3, [pc, #412]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80012de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012e0:	2202      	movs	r2, #2
 80012e2:	4013      	ands	r3, r2
 80012e4:	d1f1      	bne.n	80012ca <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2220      	movs	r2, #32
 80012ec:	4013      	ands	r3, r2
 80012ee:	d05c      	beq.n	80013aa <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80012f0:	4b62      	ldr	r3, [pc, #392]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	220c      	movs	r2, #12
 80012f6:	4013      	ands	r3, r2
 80012f8:	2b0c      	cmp	r3, #12
 80012fa:	d00e      	beq.n	800131a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80012fc:	4b5f      	ldr	r3, [pc, #380]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	220c      	movs	r2, #12
 8001302:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001304:	2b08      	cmp	r3, #8
 8001306:	d114      	bne.n	8001332 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001308:	4b5c      	ldr	r3, [pc, #368]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800130a:	685a      	ldr	r2, [r3, #4]
 800130c:	23c0      	movs	r3, #192	; 0xc0
 800130e:	025b      	lsls	r3, r3, #9
 8001310:	401a      	ands	r2, r3
 8001312:	23c0      	movs	r3, #192	; 0xc0
 8001314:	025b      	lsls	r3, r3, #9
 8001316:	429a      	cmp	r2, r3
 8001318:	d10b      	bne.n	8001332 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800131a:	4b58      	ldr	r3, [pc, #352]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800131c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800131e:	2380      	movs	r3, #128	; 0x80
 8001320:	025b      	lsls	r3, r3, #9
 8001322:	4013      	ands	r3, r2
 8001324:	d040      	beq.n	80013a8 <HAL_RCC_OscConfig+0x5a8>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a1b      	ldr	r3, [r3, #32]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d03c      	beq.n	80013a8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e0e6      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a1b      	ldr	r3, [r3, #32]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d01b      	beq.n	8001372 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800133a:	4b50      	ldr	r3, [pc, #320]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800133c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800133e:	4b4f      	ldr	r3, [pc, #316]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001340:	2180      	movs	r1, #128	; 0x80
 8001342:	0249      	lsls	r1, r1, #9
 8001344:	430a      	orrs	r2, r1
 8001346:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001348:	f7ff fa52 	bl	80007f0 <HAL_GetTick>
 800134c:	0003      	movs	r3, r0
 800134e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001352:	f7ff fa4d 	bl	80007f0 <HAL_GetTick>
 8001356:	0002      	movs	r2, r0
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e0cd      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001364:	4b45      	ldr	r3, [pc, #276]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001366:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001368:	2380      	movs	r3, #128	; 0x80
 800136a:	025b      	lsls	r3, r3, #9
 800136c:	4013      	ands	r3, r2
 800136e:	d0f0      	beq.n	8001352 <HAL_RCC_OscConfig+0x552>
 8001370:	e01b      	b.n	80013aa <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001372:	4b42      	ldr	r3, [pc, #264]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001374:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001376:	4b41      	ldr	r3, [pc, #260]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001378:	4943      	ldr	r1, [pc, #268]	; (8001488 <HAL_RCC_OscConfig+0x688>)
 800137a:	400a      	ands	r2, r1
 800137c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137e:	f7ff fa37 	bl	80007f0 <HAL_GetTick>
 8001382:	0003      	movs	r3, r0
 8001384:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001388:	f7ff fa32 	bl	80007f0 <HAL_GetTick>
 800138c:	0002      	movs	r2, r0
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e0b2      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800139a:	4b38      	ldr	r3, [pc, #224]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800139c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800139e:	2380      	movs	r3, #128	; 0x80
 80013a0:	025b      	lsls	r3, r3, #9
 80013a2:	4013      	ands	r3, r2
 80013a4:	d1f0      	bne.n	8001388 <HAL_RCC_OscConfig+0x588>
 80013a6:	e000      	b.n	80013aa <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80013a8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d100      	bne.n	80013b4 <HAL_RCC_OscConfig+0x5b4>
 80013b2:	e0a4      	b.n	80014fe <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013b4:	4b31      	ldr	r3, [pc, #196]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	220c      	movs	r2, #12
 80013ba:	4013      	ands	r3, r2
 80013bc:	2b08      	cmp	r3, #8
 80013be:	d100      	bne.n	80013c2 <HAL_RCC_OscConfig+0x5c2>
 80013c0:	e078      	b.n	80014b4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d14c      	bne.n	8001464 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ca:	4b2c      	ldr	r3, [pc, #176]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	4b2b      	ldr	r3, [pc, #172]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80013d0:	492e      	ldr	r1, [pc, #184]	; (800148c <HAL_RCC_OscConfig+0x68c>)
 80013d2:	400a      	ands	r2, r1
 80013d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d6:	f7ff fa0b 	bl	80007f0 <HAL_GetTick>
 80013da:	0003      	movs	r3, r0
 80013dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013e0:	f7ff fa06 	bl	80007f0 <HAL_GetTick>
 80013e4:	0002      	movs	r2, r0
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e086      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013f2:	4b22      	ldr	r3, [pc, #136]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	2380      	movs	r3, #128	; 0x80
 80013f8:	049b      	lsls	r3, r3, #18
 80013fa:	4013      	ands	r3, r2
 80013fc:	d1f0      	bne.n	80013e0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013fe:	4b1f      	ldr	r3, [pc, #124]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001402:	220f      	movs	r2, #15
 8001404:	4393      	bics	r3, r2
 8001406:	0019      	movs	r1, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800140c:	4b1b      	ldr	r3, [pc, #108]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800140e:	430a      	orrs	r2, r1
 8001410:	62da      	str	r2, [r3, #44]	; 0x2c
 8001412:	4b1a      	ldr	r3, [pc, #104]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	4a1e      	ldr	r2, [pc, #120]	; (8001490 <HAL_RCC_OscConfig+0x690>)
 8001418:	4013      	ands	r3, r2
 800141a:	0019      	movs	r1, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001424:	431a      	orrs	r2, r3
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001428:	430a      	orrs	r2, r1
 800142a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001432:	2180      	movs	r1, #128	; 0x80
 8001434:	0449      	lsls	r1, r1, #17
 8001436:	430a      	orrs	r2, r1
 8001438:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143a:	f7ff f9d9 	bl	80007f0 <HAL_GetTick>
 800143e:	0003      	movs	r3, r0
 8001440:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001444:	f7ff f9d4 	bl	80007f0 <HAL_GetTick>
 8001448:	0002      	movs	r2, r0
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e054      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001456:	4b09      	ldr	r3, [pc, #36]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	2380      	movs	r3, #128	; 0x80
 800145c:	049b      	lsls	r3, r3, #18
 800145e:	4013      	ands	r3, r2
 8001460:	d0f0      	beq.n	8001444 <HAL_RCC_OscConfig+0x644>
 8001462:	e04c      	b.n	80014fe <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001464:	4b05      	ldr	r3, [pc, #20]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	4b04      	ldr	r3, [pc, #16]	; (800147c <HAL_RCC_OscConfig+0x67c>)
 800146a:	4908      	ldr	r1, [pc, #32]	; (800148c <HAL_RCC_OscConfig+0x68c>)
 800146c:	400a      	ands	r2, r1
 800146e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001470:	f7ff f9be 	bl	80007f0 <HAL_GetTick>
 8001474:	0003      	movs	r3, r0
 8001476:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001478:	e015      	b.n	80014a6 <HAL_RCC_OscConfig+0x6a6>
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	40021000 	.word	0x40021000
 8001480:	00001388 	.word	0x00001388
 8001484:	efffffff 	.word	0xefffffff
 8001488:	fffeffff 	.word	0xfffeffff
 800148c:	feffffff 	.word	0xfeffffff
 8001490:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001494:	f7ff f9ac 	bl	80007f0 <HAL_GetTick>
 8001498:	0002      	movs	r2, r0
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e02c      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014a6:	4b18      	ldr	r3, [pc, #96]	; (8001508 <HAL_RCC_OscConfig+0x708>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	2380      	movs	r3, #128	; 0x80
 80014ac:	049b      	lsls	r3, r3, #18
 80014ae:	4013      	ands	r3, r2
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x694>
 80014b2:	e024      	b.n	80014fe <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d101      	bne.n	80014c0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e01f      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <HAL_RCC_OscConfig+0x708>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <HAL_RCC_OscConfig+0x708>)
 80014c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ca:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014cc:	697a      	ldr	r2, [r7, #20]
 80014ce:	23c0      	movs	r3, #192	; 0xc0
 80014d0:	025b      	lsls	r3, r3, #9
 80014d2:	401a      	ands	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d8:	429a      	cmp	r2, r3
 80014da:	d10e      	bne.n	80014fa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	220f      	movs	r2, #15
 80014e0:	401a      	ands	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d107      	bne.n	80014fa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	23f0      	movs	r3, #240	; 0xf0
 80014ee:	039b      	lsls	r3, r3, #14
 80014f0:	401a      	ands	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d001      	beq.n	80014fe <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e000      	b.n	8001500 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
}
 8001500:	0018      	movs	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	b008      	add	sp, #32
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40021000 	.word	0x40021000

0800150c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d101      	bne.n	8001520 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e0bf      	b.n	80016a0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001520:	4b61      	ldr	r3, [pc, #388]	; (80016a8 <HAL_RCC_ClockConfig+0x19c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2201      	movs	r2, #1
 8001526:	4013      	ands	r3, r2
 8001528:	683a      	ldr	r2, [r7, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	d911      	bls.n	8001552 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152e:	4b5e      	ldr	r3, [pc, #376]	; (80016a8 <HAL_RCC_ClockConfig+0x19c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2201      	movs	r2, #1
 8001534:	4393      	bics	r3, r2
 8001536:	0019      	movs	r1, r3
 8001538:	4b5b      	ldr	r3, [pc, #364]	; (80016a8 <HAL_RCC_ClockConfig+0x19c>)
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	430a      	orrs	r2, r1
 800153e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001540:	4b59      	ldr	r3, [pc, #356]	; (80016a8 <HAL_RCC_ClockConfig+0x19c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2201      	movs	r2, #1
 8001546:	4013      	ands	r3, r2
 8001548:	683a      	ldr	r2, [r7, #0]
 800154a:	429a      	cmp	r2, r3
 800154c:	d001      	beq.n	8001552 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e0a6      	b.n	80016a0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2202      	movs	r2, #2
 8001558:	4013      	ands	r3, r2
 800155a:	d015      	beq.n	8001588 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2204      	movs	r2, #4
 8001562:	4013      	ands	r3, r2
 8001564:	d006      	beq.n	8001574 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001566:	4b51      	ldr	r3, [pc, #324]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	4b50      	ldr	r3, [pc, #320]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 800156c:	21e0      	movs	r1, #224	; 0xe0
 800156e:	00c9      	lsls	r1, r1, #3
 8001570:	430a      	orrs	r2, r1
 8001572:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001574:	4b4d      	ldr	r3, [pc, #308]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	22f0      	movs	r2, #240	; 0xf0
 800157a:	4393      	bics	r3, r2
 800157c:	0019      	movs	r1, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	689a      	ldr	r2, [r3, #8]
 8001582:	4b4a      	ldr	r3, [pc, #296]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 8001584:	430a      	orrs	r2, r1
 8001586:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2201      	movs	r2, #1
 800158e:	4013      	ands	r3, r2
 8001590:	d04c      	beq.n	800162c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d107      	bne.n	80015aa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800159a:	4b44      	ldr	r3, [pc, #272]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	2380      	movs	r3, #128	; 0x80
 80015a0:	029b      	lsls	r3, r3, #10
 80015a2:	4013      	ands	r3, r2
 80015a4:	d120      	bne.n	80015e8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e07a      	b.n	80016a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d107      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015b2:	4b3e      	ldr	r3, [pc, #248]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	; 0x80
 80015b8:	049b      	lsls	r3, r3, #18
 80015ba:	4013      	ands	r3, r2
 80015bc:	d114      	bne.n	80015e8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e06e      	b.n	80016a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b03      	cmp	r3, #3
 80015c8:	d107      	bne.n	80015da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80015ca:	4b38      	ldr	r3, [pc, #224]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 80015cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	025b      	lsls	r3, r3, #9
 80015d2:	4013      	ands	r3, r2
 80015d4:	d108      	bne.n	80015e8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e062      	b.n	80016a0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015da:	4b34      	ldr	r3, [pc, #208]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2202      	movs	r2, #2
 80015e0:	4013      	ands	r3, r2
 80015e2:	d101      	bne.n	80015e8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e05b      	b.n	80016a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015e8:	4b30      	ldr	r3, [pc, #192]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	2203      	movs	r2, #3
 80015ee:	4393      	bics	r3, r2
 80015f0:	0019      	movs	r1, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	4b2d      	ldr	r3, [pc, #180]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 80015f8:	430a      	orrs	r2, r1
 80015fa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015fc:	f7ff f8f8 	bl	80007f0 <HAL_GetTick>
 8001600:	0003      	movs	r3, r0
 8001602:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001604:	e009      	b.n	800161a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001606:	f7ff f8f3 	bl	80007f0 <HAL_GetTick>
 800160a:	0002      	movs	r2, r0
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	4a27      	ldr	r2, [pc, #156]	; (80016b0 <HAL_RCC_ClockConfig+0x1a4>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d901      	bls.n	800161a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e042      	b.n	80016a0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800161a:	4b24      	ldr	r3, [pc, #144]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	220c      	movs	r2, #12
 8001620:	401a      	ands	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	429a      	cmp	r2, r3
 800162a:	d1ec      	bne.n	8001606 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800162c:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <HAL_RCC_ClockConfig+0x19c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2201      	movs	r2, #1
 8001632:	4013      	ands	r3, r2
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	429a      	cmp	r2, r3
 8001638:	d211      	bcs.n	800165e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <HAL_RCC_ClockConfig+0x19c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2201      	movs	r2, #1
 8001640:	4393      	bics	r3, r2
 8001642:	0019      	movs	r1, r3
 8001644:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <HAL_RCC_ClockConfig+0x19c>)
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	430a      	orrs	r2, r1
 800164a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800164c:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <HAL_RCC_ClockConfig+0x19c>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2201      	movs	r2, #1
 8001652:	4013      	ands	r3, r2
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	d001      	beq.n	800165e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e020      	b.n	80016a0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2204      	movs	r2, #4
 8001664:	4013      	ands	r3, r2
 8001666:	d009      	beq.n	800167c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001668:	4b10      	ldr	r3, [pc, #64]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	4a11      	ldr	r2, [pc, #68]	; (80016b4 <HAL_RCC_ClockConfig+0x1a8>)
 800166e:	4013      	ands	r3, r2
 8001670:	0019      	movs	r1, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	68da      	ldr	r2, [r3, #12]
 8001676:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 8001678:	430a      	orrs	r2, r1
 800167a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800167c:	f000 f820 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 8001680:	0001      	movs	r1, r0
 8001682:	4b0a      	ldr	r3, [pc, #40]	; (80016ac <HAL_RCC_ClockConfig+0x1a0>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	091b      	lsrs	r3, r3, #4
 8001688:	220f      	movs	r2, #15
 800168a:	4013      	ands	r3, r2
 800168c:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <HAL_RCC_ClockConfig+0x1ac>)
 800168e:	5cd3      	ldrb	r3, [r2, r3]
 8001690:	000a      	movs	r2, r1
 8001692:	40da      	lsrs	r2, r3
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_RCC_ClockConfig+0x1b0>)
 8001696:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001698:	2001      	movs	r0, #1
 800169a:	f7ff f863 	bl	8000764 <HAL_InitTick>
  
  return HAL_OK;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	0018      	movs	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	b004      	add	sp, #16
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40022000 	.word	0x40022000
 80016ac:	40021000 	.word	0x40021000
 80016b0:	00001388 	.word	0x00001388
 80016b4:	fffff8ff 	.word	0xfffff8ff
 80016b8:	08003adc 	.word	0x08003adc
 80016bc:	20000000 	.word	0x20000000

080016c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016c0:	b590      	push	{r4, r7, lr}
 80016c2:	b08f      	sub	sp, #60	; 0x3c
 80016c4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80016c6:	2314      	movs	r3, #20
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	4a38      	ldr	r2, [pc, #224]	; (80017ac <HAL_RCC_GetSysClockFreq+0xec>)
 80016cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80016ce:	c313      	stmia	r3!, {r0, r1, r4}
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	4a36      	ldr	r2, [pc, #216]	; (80017b0 <HAL_RCC_GetSysClockFreq+0xf0>)
 80016d8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80016da:	c313      	stmia	r3!, {r0, r1, r4}
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016e4:	2300      	movs	r3, #0
 80016e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80016e8:	2300      	movs	r3, #0
 80016ea:	637b      	str	r3, [r7, #52]	; 0x34
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80016f0:	2300      	movs	r3, #0
 80016f2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80016f4:	4b2f      	ldr	r3, [pc, #188]	; (80017b4 <HAL_RCC_GetSysClockFreq+0xf4>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016fc:	220c      	movs	r2, #12
 80016fe:	4013      	ands	r3, r2
 8001700:	2b0c      	cmp	r3, #12
 8001702:	d047      	beq.n	8001794 <HAL_RCC_GetSysClockFreq+0xd4>
 8001704:	d849      	bhi.n	800179a <HAL_RCC_GetSysClockFreq+0xda>
 8001706:	2b04      	cmp	r3, #4
 8001708:	d002      	beq.n	8001710 <HAL_RCC_GetSysClockFreq+0x50>
 800170a:	2b08      	cmp	r3, #8
 800170c:	d003      	beq.n	8001716 <HAL_RCC_GetSysClockFreq+0x56>
 800170e:	e044      	b.n	800179a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001710:	4b29      	ldr	r3, [pc, #164]	; (80017b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001712:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001714:	e044      	b.n	80017a0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001718:	0c9b      	lsrs	r3, r3, #18
 800171a:	220f      	movs	r2, #15
 800171c:	4013      	ands	r3, r2
 800171e:	2214      	movs	r2, #20
 8001720:	18ba      	adds	r2, r7, r2
 8001722:	5cd3      	ldrb	r3, [r2, r3]
 8001724:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001726:	4b23      	ldr	r3, [pc, #140]	; (80017b4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172a:	220f      	movs	r2, #15
 800172c:	4013      	ands	r3, r2
 800172e:	1d3a      	adds	r2, r7, #4
 8001730:	5cd3      	ldrb	r3, [r2, r3]
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001734:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001736:	23c0      	movs	r3, #192	; 0xc0
 8001738:	025b      	lsls	r3, r3, #9
 800173a:	401a      	ands	r2, r3
 800173c:	2380      	movs	r3, #128	; 0x80
 800173e:	025b      	lsls	r3, r3, #9
 8001740:	429a      	cmp	r2, r3
 8001742:	d109      	bne.n	8001758 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001744:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001746:	481c      	ldr	r0, [pc, #112]	; (80017b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001748:	f7fe fcde 	bl	8000108 <__udivsi3>
 800174c:	0003      	movs	r3, r0
 800174e:	001a      	movs	r2, r3
 8001750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001752:	4353      	muls	r3, r2
 8001754:	637b      	str	r3, [r7, #52]	; 0x34
 8001756:	e01a      	b.n	800178e <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800175a:	23c0      	movs	r3, #192	; 0xc0
 800175c:	025b      	lsls	r3, r3, #9
 800175e:	401a      	ands	r2, r3
 8001760:	23c0      	movs	r3, #192	; 0xc0
 8001762:	025b      	lsls	r3, r3, #9
 8001764:	429a      	cmp	r2, r3
 8001766:	d109      	bne.n	800177c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001768:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800176a:	4814      	ldr	r0, [pc, #80]	; (80017bc <HAL_RCC_GetSysClockFreq+0xfc>)
 800176c:	f7fe fccc 	bl	8000108 <__udivsi3>
 8001770:	0003      	movs	r3, r0
 8001772:	001a      	movs	r2, r3
 8001774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001776:	4353      	muls	r3, r2
 8001778:	637b      	str	r3, [r7, #52]	; 0x34
 800177a:	e008      	b.n	800178e <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800177c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800177e:	480e      	ldr	r0, [pc, #56]	; (80017b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001780:	f7fe fcc2 	bl	8000108 <__udivsi3>
 8001784:	0003      	movs	r3, r0
 8001786:	001a      	movs	r2, r3
 8001788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178a:	4353      	muls	r3, r2
 800178c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800178e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001790:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001792:	e005      	b.n	80017a0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001794:	4b09      	ldr	r3, [pc, #36]	; (80017bc <HAL_RCC_GetSysClockFreq+0xfc>)
 8001796:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001798:	e002      	b.n	80017a0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800179c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800179e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80017a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80017a2:	0018      	movs	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b00f      	add	sp, #60	; 0x3c
 80017a8:	bd90      	pop	{r4, r7, pc}
 80017aa:	46c0      	nop			; (mov r8, r8)
 80017ac:	08003ab4 	.word	0x08003ab4
 80017b0:	08003ac4 	.word	0x08003ac4
 80017b4:	40021000 	.word	0x40021000
 80017b8:	007a1200 	.word	0x007a1200
 80017bc:	02dc6c00 	.word	0x02dc6c00

080017c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017c4:	4b02      	ldr	r3, [pc, #8]	; (80017d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80017c6:	681b      	ldr	r3, [r3, #0]
}
 80017c8:	0018      	movs	r0, r3
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	20000000 	.word	0x20000000

080017d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80017d8:	f7ff fff2 	bl	80017c0 <HAL_RCC_GetHCLKFreq>
 80017dc:	0001      	movs	r1, r0
 80017de:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	0a1b      	lsrs	r3, r3, #8
 80017e4:	2207      	movs	r2, #7
 80017e6:	4013      	ands	r3, r2
 80017e8:	4a04      	ldr	r2, [pc, #16]	; (80017fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80017ea:	5cd3      	ldrb	r3, [r2, r3]
 80017ec:	40d9      	lsrs	r1, r3
 80017ee:	000b      	movs	r3, r1
}    
 80017f0:	0018      	movs	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	46c0      	nop			; (mov r8, r8)
 80017f8:	40021000 	.word	0x40021000
 80017fc:	08003aec 	.word	0x08003aec

08001800 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	025b      	lsls	r3, r3, #9
 8001818:	4013      	ands	r3, r2
 800181a:	d100      	bne.n	800181e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800181c:	e08e      	b.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800181e:	2017      	movs	r0, #23
 8001820:	183b      	adds	r3, r7, r0
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001826:	4b67      	ldr	r3, [pc, #412]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001828:	69da      	ldr	r2, [r3, #28]
 800182a:	2380      	movs	r3, #128	; 0x80
 800182c:	055b      	lsls	r3, r3, #21
 800182e:	4013      	ands	r3, r2
 8001830:	d110      	bne.n	8001854 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001832:	4b64      	ldr	r3, [pc, #400]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001834:	69da      	ldr	r2, [r3, #28]
 8001836:	4b63      	ldr	r3, [pc, #396]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001838:	2180      	movs	r1, #128	; 0x80
 800183a:	0549      	lsls	r1, r1, #21
 800183c:	430a      	orrs	r2, r1
 800183e:	61da      	str	r2, [r3, #28]
 8001840:	4b60      	ldr	r3, [pc, #384]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001842:	69da      	ldr	r2, [r3, #28]
 8001844:	2380      	movs	r3, #128	; 0x80
 8001846:	055b      	lsls	r3, r3, #21
 8001848:	4013      	ands	r3, r2
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800184e:	183b      	adds	r3, r7, r0
 8001850:	2201      	movs	r2, #1
 8001852:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001854:	4b5c      	ldr	r3, [pc, #368]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	4013      	ands	r3, r2
 800185e:	d11a      	bne.n	8001896 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001860:	4b59      	ldr	r3, [pc, #356]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4b58      	ldr	r3, [pc, #352]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001866:	2180      	movs	r1, #128	; 0x80
 8001868:	0049      	lsls	r1, r1, #1
 800186a:	430a      	orrs	r2, r1
 800186c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800186e:	f7fe ffbf 	bl	80007f0 <HAL_GetTick>
 8001872:	0003      	movs	r3, r0
 8001874:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001876:	e008      	b.n	800188a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001878:	f7fe ffba 	bl	80007f0 <HAL_GetTick>
 800187c:	0002      	movs	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b64      	cmp	r3, #100	; 0x64
 8001884:	d901      	bls.n	800188a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e097      	b.n	80019ba <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800188a:	4b4f      	ldr	r3, [pc, #316]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	2380      	movs	r3, #128	; 0x80
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	4013      	ands	r3, r2
 8001894:	d0f0      	beq.n	8001878 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001896:	4b4b      	ldr	r3, [pc, #300]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001898:	6a1a      	ldr	r2, [r3, #32]
 800189a:	23c0      	movs	r3, #192	; 0xc0
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4013      	ands	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d034      	beq.n	8001912 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	23c0      	movs	r3, #192	; 0xc0
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4013      	ands	r3, r2
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d02c      	beq.n	8001912 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018b8:	4b42      	ldr	r3, [pc, #264]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80018ba:	6a1b      	ldr	r3, [r3, #32]
 80018bc:	4a43      	ldr	r2, [pc, #268]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80018be:	4013      	ands	r3, r2
 80018c0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018c2:	4b40      	ldr	r3, [pc, #256]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80018c4:	6a1a      	ldr	r2, [r3, #32]
 80018c6:	4b3f      	ldr	r3, [pc, #252]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80018c8:	2180      	movs	r1, #128	; 0x80
 80018ca:	0249      	lsls	r1, r1, #9
 80018cc:	430a      	orrs	r2, r1
 80018ce:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018d0:	4b3c      	ldr	r3, [pc, #240]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80018d2:	6a1a      	ldr	r2, [r3, #32]
 80018d4:	4b3b      	ldr	r3, [pc, #236]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80018d6:	493e      	ldr	r1, [pc, #248]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018d8:	400a      	ands	r2, r1
 80018da:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80018dc:	4b39      	ldr	r3, [pc, #228]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2201      	movs	r2, #1
 80018e6:	4013      	ands	r3, r2
 80018e8:	d013      	beq.n	8001912 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ea:	f7fe ff81 	bl	80007f0 <HAL_GetTick>
 80018ee:	0003      	movs	r3, r0
 80018f0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018f2:	e009      	b.n	8001908 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018f4:	f7fe ff7c 	bl	80007f0 <HAL_GetTick>
 80018f8:	0002      	movs	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	4a35      	ldr	r2, [pc, #212]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d901      	bls.n	8001908 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e058      	b.n	80019ba <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001908:	4b2e      	ldr	r3, [pc, #184]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800190a:	6a1b      	ldr	r3, [r3, #32]
 800190c:	2202      	movs	r2, #2
 800190e:	4013      	ands	r3, r2
 8001910:	d0f0      	beq.n	80018f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001912:	4b2c      	ldr	r3, [pc, #176]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001914:	6a1b      	ldr	r3, [r3, #32]
 8001916:	4a2d      	ldr	r2, [pc, #180]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001918:	4013      	ands	r3, r2
 800191a:	0019      	movs	r1, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	4b28      	ldr	r3, [pc, #160]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001922:	430a      	orrs	r2, r1
 8001924:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001926:	2317      	movs	r3, #23
 8001928:	18fb      	adds	r3, r7, r3
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d105      	bne.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001930:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001932:	69da      	ldr	r2, [r3, #28]
 8001934:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001936:	4928      	ldr	r1, [pc, #160]	; (80019d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001938:	400a      	ands	r2, r1
 800193a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2201      	movs	r2, #1
 8001942:	4013      	ands	r3, r2
 8001944:	d009      	beq.n	800195a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001946:	4b1f      	ldr	r3, [pc, #124]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	2203      	movs	r2, #3
 800194c:	4393      	bics	r3, r2
 800194e:	0019      	movs	r1, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	4b1b      	ldr	r3, [pc, #108]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001956:	430a      	orrs	r2, r1
 8001958:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2220      	movs	r2, #32
 8001960:	4013      	ands	r3, r2
 8001962:	d009      	beq.n	8001978 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001964:	4b17      	ldr	r3, [pc, #92]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001968:	2210      	movs	r2, #16
 800196a:	4393      	bics	r3, r2
 800196c:	0019      	movs	r1, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68da      	ldr	r2, [r3, #12]
 8001972:	4b14      	ldr	r3, [pc, #80]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001974:	430a      	orrs	r2, r1
 8001976:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	2380      	movs	r3, #128	; 0x80
 800197e:	029b      	lsls	r3, r3, #10
 8001980:	4013      	ands	r3, r2
 8001982:	d009      	beq.n	8001998 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001984:	4b0f      	ldr	r3, [pc, #60]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001988:	2280      	movs	r2, #128	; 0x80
 800198a:	4393      	bics	r3, r2
 800198c:	0019      	movs	r1, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	695a      	ldr	r2, [r3, #20]
 8001992:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001994:	430a      	orrs	r2, r1
 8001996:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	2380      	movs	r3, #128	; 0x80
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	4013      	ands	r3, r2
 80019a2:	d009      	beq.n	80019b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80019a4:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80019a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a8:	2240      	movs	r2, #64	; 0x40
 80019aa:	4393      	bics	r3, r2
 80019ac:	0019      	movs	r1, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	691a      	ldr	r2, [r3, #16]
 80019b2:	4b04      	ldr	r3, [pc, #16]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80019b4:	430a      	orrs	r2, r1
 80019b6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	0018      	movs	r0, r3
 80019bc:	46bd      	mov	sp, r7
 80019be:	b006      	add	sp, #24
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	46c0      	nop			; (mov r8, r8)
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40007000 	.word	0x40007000
 80019cc:	fffffcff 	.word	0xfffffcff
 80019d0:	fffeffff 	.word	0xfffeffff
 80019d4:	00001388 	.word	0x00001388
 80019d8:	efffffff 	.word	0xefffffff

080019dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e0a8      	b.n	8001b40 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d109      	bne.n	8001a0a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	2382      	movs	r3, #130	; 0x82
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d009      	beq.n	8001a16 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	61da      	str	r2, [r3, #28]
 8001a08:	e005      	b.n	8001a16 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	225d      	movs	r2, #93	; 0x5d
 8001a20:	5c9b      	ldrb	r3, [r3, r2]
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d107      	bne.n	8001a38 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	225c      	movs	r2, #92	; 0x5c
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	0018      	movs	r0, r3
 8001a34:	f7fe fd74 	bl	8000520 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	225d      	movs	r2, #93	; 0x5d
 8001a3c:	2102      	movs	r1, #2
 8001a3e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2140      	movs	r1, #64	; 0x40
 8001a4c:	438a      	bics	r2, r1
 8001a4e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	68da      	ldr	r2, [r3, #12]
 8001a54:	23e0      	movs	r3, #224	; 0xe0
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d902      	bls.n	8001a62 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	e002      	b.n	8001a68 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001a62:	2380      	movs	r3, #128	; 0x80
 8001a64:	015b      	lsls	r3, r3, #5
 8001a66:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	23f0      	movs	r3, #240	; 0xf0
 8001a6e:	011b      	lsls	r3, r3, #4
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d008      	beq.n	8001a86 <HAL_SPI_Init+0xaa>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68da      	ldr	r2, [r3, #12]
 8001a78:	23e0      	movs	r3, #224	; 0xe0
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d002      	beq.n	8001a86 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685a      	ldr	r2, [r3, #4]
 8001a8a:	2382      	movs	r3, #130	; 0x82
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	401a      	ands	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6899      	ldr	r1, [r3, #8]
 8001a94:	2384      	movs	r3, #132	; 0x84
 8001a96:	021b      	lsls	r3, r3, #8
 8001a98:	400b      	ands	r3, r1
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	691b      	ldr	r3, [r3, #16]
 8001aa0:	2102      	movs	r1, #2
 8001aa2:	400b      	ands	r3, r1
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	2101      	movs	r1, #1
 8001aac:	400b      	ands	r3, r1
 8001aae:	431a      	orrs	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6999      	ldr	r1, [r3, #24]
 8001ab4:	2380      	movs	r3, #128	; 0x80
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	400b      	ands	r3, r1
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69db      	ldr	r3, [r3, #28]
 8001ac0:	2138      	movs	r1, #56	; 0x38
 8001ac2:	400b      	ands	r3, r1
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a1b      	ldr	r3, [r3, #32]
 8001aca:	2180      	movs	r1, #128	; 0x80
 8001acc:	400b      	ands	r3, r1
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	0011      	movs	r1, r2
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ad6:	2380      	movs	r3, #128	; 0x80
 8001ad8:	019b      	lsls	r3, r3, #6
 8001ada:	401a      	ands	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	0c1b      	lsrs	r3, r3, #16
 8001aea:	2204      	movs	r2, #4
 8001aec:	401a      	ands	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af2:	2110      	movs	r1, #16
 8001af4:	400b      	ands	r3, r1
 8001af6:	431a      	orrs	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001afc:	2108      	movs	r1, #8
 8001afe:	400b      	ands	r3, r1
 8001b00:	431a      	orrs	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	68d9      	ldr	r1, [r3, #12]
 8001b06:	23f0      	movs	r3, #240	; 0xf0
 8001b08:	011b      	lsls	r3, r3, #4
 8001b0a:	400b      	ands	r3, r1
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	0011      	movs	r1, r2
 8001b10:	68fa      	ldr	r2, [r7, #12]
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	015b      	lsls	r3, r3, #5
 8001b16:	401a      	ands	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	69da      	ldr	r2, [r3, #28]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4907      	ldr	r1, [pc, #28]	; (8001b48 <HAL_SPI_Init+0x16c>)
 8001b2c:	400a      	ands	r2, r1
 8001b2e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	225d      	movs	r2, #93	; 0x5d
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	0018      	movs	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	b004      	add	sp, #16
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	fffff7ff 	.word	0xfffff7ff

08001b4c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	603b      	str	r3, [r7, #0]
 8001b58:	1dbb      	adds	r3, r7, #6
 8001b5a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001b5c:	231f      	movs	r3, #31
 8001b5e:	18fb      	adds	r3, r7, r3
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	225c      	movs	r2, #92	; 0x5c
 8001b68:	5c9b      	ldrb	r3, [r3, r2]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d101      	bne.n	8001b72 <HAL_SPI_Transmit+0x26>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e140      	b.n	8001df4 <HAL_SPI_Transmit+0x2a8>
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	225c      	movs	r2, #92	; 0x5c
 8001b76:	2101      	movs	r1, #1
 8001b78:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b7a:	f7fe fe39 	bl	80007f0 <HAL_GetTick>
 8001b7e:	0003      	movs	r3, r0
 8001b80:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001b82:	2316      	movs	r3, #22
 8001b84:	18fb      	adds	r3, r7, r3
 8001b86:	1dba      	adds	r2, r7, #6
 8001b88:	8812      	ldrh	r2, [r2, #0]
 8001b8a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	225d      	movs	r2, #93	; 0x5d
 8001b90:	5c9b      	ldrb	r3, [r3, r2]
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d004      	beq.n	8001ba2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8001b98:	231f      	movs	r3, #31
 8001b9a:	18fb      	adds	r3, r7, r3
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	701a      	strb	r2, [r3, #0]
    goto error;
 8001ba0:	e11d      	b.n	8001dde <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d003      	beq.n	8001bb0 <HAL_SPI_Transmit+0x64>
 8001ba8:	1dbb      	adds	r3, r7, #6
 8001baa:	881b      	ldrh	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d104      	bne.n	8001bba <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8001bb0:	231f      	movs	r3, #31
 8001bb2:	18fb      	adds	r3, r7, r3
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	701a      	strb	r2, [r3, #0]
    goto error;
 8001bb8:	e111      	b.n	8001dde <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	225d      	movs	r2, #93	; 0x5d
 8001bbe:	2103      	movs	r1, #3
 8001bc0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	1dba      	adds	r2, r7, #6
 8001bd2:	8812      	ldrh	r2, [r2, #0]
 8001bd4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	1dba      	adds	r2, r7, #6
 8001bda:	8812      	ldrh	r2, [r2, #0]
 8001bdc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2200      	movs	r2, #0
 8001be2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2244      	movs	r2, #68	; 0x44
 8001be8:	2100      	movs	r1, #0
 8001bea:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2246      	movs	r2, #70	; 0x46
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	2380      	movs	r3, #128	; 0x80
 8001c06:	021b      	lsls	r3, r3, #8
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d110      	bne.n	8001c2e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2140      	movs	r1, #64	; 0x40
 8001c18:	438a      	bics	r2, r1
 8001c1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2180      	movs	r1, #128	; 0x80
 8001c28:	01c9      	lsls	r1, r1, #7
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2240      	movs	r2, #64	; 0x40
 8001c36:	4013      	ands	r3, r2
 8001c38:	2b40      	cmp	r3, #64	; 0x40
 8001c3a:	d007      	beq.n	8001c4c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2140      	movs	r1, #64	; 0x40
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	68da      	ldr	r2, [r3, #12]
 8001c50:	23e0      	movs	r3, #224	; 0xe0
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d94e      	bls.n	8001cf6 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d004      	beq.n	8001c6a <HAL_SPI_Transmit+0x11e>
 8001c60:	2316      	movs	r3, #22
 8001c62:	18fb      	adds	r3, r7, r3
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d13f      	bne.n	8001cea <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c6e:	881a      	ldrh	r2, [r3, #0]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c7a:	1c9a      	adds	r2, r3, #2
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	3b01      	subs	r3, #1
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001c8e:	e02c      	b.n	8001cea <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2202      	movs	r2, #2
 8001c98:	4013      	ands	r3, r2
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d112      	bne.n	8001cc4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ca2:	881a      	ldrh	r2, [r3, #0]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cae:	1c9a      	adds	r2, r3, #2
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001cc2:	e012      	b.n	8001cea <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001cc4:	f7fe fd94 	bl	80007f0 <HAL_GetTick>
 8001cc8:	0002      	movs	r2, r0
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	683a      	ldr	r2, [r7, #0]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d802      	bhi.n	8001cda <HAL_SPI_Transmit+0x18e>
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	d102      	bne.n	8001ce0 <HAL_SPI_Transmit+0x194>
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d104      	bne.n	8001cea <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8001ce0:	231f      	movs	r3, #31
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	701a      	strb	r2, [r3, #0]
          goto error;
 8001ce8:	e079      	b.n	8001dde <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1cd      	bne.n	8001c90 <HAL_SPI_Transmit+0x144>
 8001cf4:	e04f      	b.n	8001d96 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d004      	beq.n	8001d08 <HAL_SPI_Transmit+0x1bc>
 8001cfe:	2316      	movs	r3, #22
 8001d00:	18fb      	adds	r3, r7, r3
 8001d02:	881b      	ldrh	r3, [r3, #0]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d141      	bne.n	8001d8c <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	330c      	adds	r3, #12
 8001d12:	7812      	ldrb	r2, [r2, #0]
 8001d14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d1a:	1c5a      	adds	r2, r3, #1
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	3b01      	subs	r3, #1
 8001d28:	b29a      	uxth	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8001d2e:	e02d      	b.n	8001d8c <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	2202      	movs	r2, #2
 8001d38:	4013      	ands	r3, r2
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d113      	bne.n	8001d66 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	330c      	adds	r3, #12
 8001d48:	7812      	ldrb	r2, [r2, #0]
 8001d4a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d50:	1c5a      	adds	r2, r3, #1
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001d64:	e012      	b.n	8001d8c <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d66:	f7fe fd43 	bl	80007f0 <HAL_GetTick>
 8001d6a:	0002      	movs	r2, r0
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d802      	bhi.n	8001d7c <HAL_SPI_Transmit+0x230>
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	d102      	bne.n	8001d82 <HAL_SPI_Transmit+0x236>
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d104      	bne.n	8001d8c <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8001d82:	231f      	movs	r3, #31
 8001d84:	18fb      	adds	r3, r7, r3
 8001d86:	2203      	movs	r2, #3
 8001d88:	701a      	strb	r2, [r3, #0]
          goto error;
 8001d8a:	e028      	b.n	8001dde <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1cc      	bne.n	8001d30 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	6839      	ldr	r1, [r7, #0]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	f000 f95d 	bl	800205c <SPI_EndRxTxTransaction>
 8001da2:	1e03      	subs	r3, r0, #0
 8001da4:	d002      	beq.n	8001dac <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2220      	movs	r2, #32
 8001daa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10a      	bne.n	8001dca <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001db4:	2300      	movs	r3, #0
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	613b      	str	r3, [r7, #16]
 8001dc8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d004      	beq.n	8001ddc <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8001dd2:	231f      	movs	r3, #31
 8001dd4:	18fb      	adds	r3, r7, r3
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	701a      	strb	r2, [r3, #0]
 8001dda:	e000      	b.n	8001dde <HAL_SPI_Transmit+0x292>
  }

error:
 8001ddc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	225d      	movs	r2, #93	; 0x5d
 8001de2:	2101      	movs	r1, #1
 8001de4:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	225c      	movs	r2, #92	; 0x5c
 8001dea:	2100      	movs	r1, #0
 8001dec:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001dee:	231f      	movs	r3, #31
 8001df0:	18fb      	adds	r3, r7, r3
 8001df2:	781b      	ldrb	r3, [r3, #0]
}
 8001df4:	0018      	movs	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	b008      	add	sp, #32
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b088      	sub	sp, #32
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	603b      	str	r3, [r7, #0]
 8001e08:	1dfb      	adds	r3, r7, #7
 8001e0a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001e0c:	f7fe fcf0 	bl	80007f0 <HAL_GetTick>
 8001e10:	0002      	movs	r2, r0
 8001e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e14:	1a9b      	subs	r3, r3, r2
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	18d3      	adds	r3, r2, r3
 8001e1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001e1c:	f7fe fce8 	bl	80007f0 <HAL_GetTick>
 8001e20:	0003      	movs	r3, r0
 8001e22:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001e24:	4b3a      	ldr	r3, [pc, #232]	; (8001f10 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	015b      	lsls	r3, r3, #5
 8001e2a:	0d1b      	lsrs	r3, r3, #20
 8001e2c:	69fa      	ldr	r2, [r7, #28]
 8001e2e:	4353      	muls	r3, r2
 8001e30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001e32:	e058      	b.n	8001ee6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	3301      	adds	r3, #1
 8001e38:	d055      	beq.n	8001ee6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001e3a:	f7fe fcd9 	bl	80007f0 <HAL_GetTick>
 8001e3e:	0002      	movs	r2, r0
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	69fa      	ldr	r2, [r7, #28]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d902      	bls.n	8001e50 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d142      	bne.n	8001ed6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	21e0      	movs	r1, #224	; 0xe0
 8001e5c:	438a      	bics	r2, r1
 8001e5e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	2382      	movs	r3, #130	; 0x82
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d113      	bne.n	8001e94 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	021b      	lsls	r3, r3, #8
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d005      	beq.n	8001e84 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	689a      	ldr	r2, [r3, #8]
 8001e7c:	2380      	movs	r3, #128	; 0x80
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d107      	bne.n	8001e94 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2140      	movs	r1, #64	; 0x40
 8001e90:	438a      	bics	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	019b      	lsls	r3, r3, #6
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d110      	bne.n	8001ec2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	491a      	ldr	r1, [pc, #104]	; (8001f14 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001eac:	400a      	ands	r2, r1
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2180      	movs	r1, #128	; 0x80
 8001ebc:	0189      	lsls	r1, r1, #6
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	225d      	movs	r2, #93	; 0x5d
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	225c      	movs	r2, #92	; 0x5c
 8001ece:	2100      	movs	r1, #0
 8001ed0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e017      	b.n	8001f06 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d101      	bne.n	8001ee0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001edc:	2300      	movs	r3, #0
 8001ede:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	68ba      	ldr	r2, [r7, #8]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	68ba      	ldr	r2, [r7, #8]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	425a      	negs	r2, r3
 8001ef6:	4153      	adcs	r3, r2
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	001a      	movs	r2, r3
 8001efc:	1dfb      	adds	r3, r7, #7
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d197      	bne.n	8001e34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	0018      	movs	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	b008      	add	sp, #32
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	46c0      	nop			; (mov r8, r8)
 8001f10:	20000000 	.word	0x20000000
 8001f14:	ffffdfff 	.word	0xffffdfff

08001f18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b08a      	sub	sp, #40	; 0x28
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
 8001f24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001f26:	2317      	movs	r3, #23
 8001f28:	18fb      	adds	r3, r7, r3
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001f2e:	f7fe fc5f 	bl	80007f0 <HAL_GetTick>
 8001f32:	0002      	movs	r2, r0
 8001f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f36:	1a9b      	subs	r3, r3, r2
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	18d3      	adds	r3, r2, r3
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8001f3e:	f7fe fc57 	bl	80007f0 <HAL_GetTick>
 8001f42:	0003      	movs	r3, r0
 8001f44:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	330c      	adds	r3, #12
 8001f4c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001f4e:	4b41      	ldr	r3, [pc, #260]	; (8002054 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	0013      	movs	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	189b      	adds	r3, r3, r2
 8001f58:	00da      	lsls	r2, r3, #3
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	0d1b      	lsrs	r3, r3, #20
 8001f5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f60:	4353      	muls	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001f64:	e068      	b.n	8002038 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	23c0      	movs	r3, #192	; 0xc0
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d10a      	bne.n	8001f86 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d107      	bne.n	8001f86 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	2117      	movs	r1, #23
 8001f7e:	187b      	adds	r3, r7, r1
 8001f80:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001f82:	187b      	adds	r3, r7, r1
 8001f84:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	d055      	beq.n	8002038 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001f8c:	f7fe fc30 	bl	80007f0 <HAL_GetTick>
 8001f90:	0002      	movs	r2, r0
 8001f92:	6a3b      	ldr	r3, [r7, #32]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d902      	bls.n	8001fa2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d142      	bne.n	8002028 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	21e0      	movs	r1, #224	; 0xe0
 8001fae:	438a      	bics	r2, r1
 8001fb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	2382      	movs	r3, #130	; 0x82
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d113      	bne.n	8001fe6 <SPI_WaitFifoStateUntilTimeout+0xce>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	2380      	movs	r3, #128	; 0x80
 8001fc4:	021b      	lsls	r3, r3, #8
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d005      	beq.n	8001fd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d107      	bne.n	8001fe6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2140      	movs	r1, #64	; 0x40
 8001fe2:	438a      	bics	r2, r1
 8001fe4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fea:	2380      	movs	r3, #128	; 0x80
 8001fec:	019b      	lsls	r3, r3, #6
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d110      	bne.n	8002014 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4916      	ldr	r1, [pc, #88]	; (8002058 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001ffe:	400a      	ands	r2, r1
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2180      	movs	r1, #128	; 0x80
 800200e:	0189      	lsls	r1, r1, #6
 8002010:	430a      	orrs	r2, r1
 8002012:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	225d      	movs	r2, #93	; 0x5d
 8002018:	2101      	movs	r1, #1
 800201a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	225c      	movs	r2, #92	; 0x5c
 8002020:	2100      	movs	r1, #0
 8002022:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e010      	b.n	800204a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800202e:	2300      	movs	r3, #0
 8002030:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	3b01      	subs	r3, #1
 8002036:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	4013      	ands	r3, r2
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	429a      	cmp	r2, r3
 8002046:	d18e      	bne.n	8001f66 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	0018      	movs	r0, r3
 800204c:	46bd      	mov	sp, r7
 800204e:	b00a      	add	sp, #40	; 0x28
 8002050:	bd80      	pop	{r7, pc}
 8002052:	46c0      	nop			; (mov r8, r8)
 8002054:	20000000 	.word	0x20000000
 8002058:	ffffdfff 	.word	0xffffdfff

0800205c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af02      	add	r7, sp, #8
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	23c0      	movs	r3, #192	; 0xc0
 800206c:	0159      	lsls	r1, r3, #5
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	0013      	movs	r3, r2
 8002076:	2200      	movs	r2, #0
 8002078:	f7ff ff4e 	bl	8001f18 <SPI_WaitFifoStateUntilTimeout>
 800207c:	1e03      	subs	r3, r0, #0
 800207e:	d007      	beq.n	8002090 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002084:	2220      	movs	r2, #32
 8002086:	431a      	orrs	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e027      	b.n	80020e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002090:	68ba      	ldr	r2, [r7, #8]
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	0013      	movs	r3, r2
 800209a:	2200      	movs	r2, #0
 800209c:	2180      	movs	r1, #128	; 0x80
 800209e:	f7ff fead 	bl	8001dfc <SPI_WaitFlagStateUntilTimeout>
 80020a2:	1e03      	subs	r3, r0, #0
 80020a4:	d007      	beq.n	80020b6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020aa:	2220      	movs	r2, #32
 80020ac:	431a      	orrs	r2, r3
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e014      	b.n	80020e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	23c0      	movs	r3, #192	; 0xc0
 80020ba:	00d9      	lsls	r1, r3, #3
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	0013      	movs	r3, r2
 80020c4:	2200      	movs	r2, #0
 80020c6:	f7ff ff27 	bl	8001f18 <SPI_WaitFifoStateUntilTimeout>
 80020ca:	1e03      	subs	r3, r0, #0
 80020cc:	d007      	beq.n	80020de <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020d2:	2220      	movs	r2, #32
 80020d4:	431a      	orrs	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e000      	b.n	80020e0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	0018      	movs	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	b004      	add	sp, #16
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e044      	b.n	8002184 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d107      	bne.n	8002112 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2274      	movs	r2, #116	; 0x74
 8002106:	2100      	movs	r1, #0
 8002108:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	0018      	movs	r0, r3
 800210e:	f7fe fa53 	bl	80005b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2224      	movs	r2, #36	; 0x24
 8002116:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2101      	movs	r1, #1
 8002124:	438a      	bics	r2, r1
 8002126:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	0018      	movs	r0, r3
 800212c:	f000 fb24 	bl	8002778 <UART_SetConfig>
 8002130:	0003      	movs	r3, r0
 8002132:	2b01      	cmp	r3, #1
 8002134:	d101      	bne.n	800213a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e024      	b.n	8002184 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	0018      	movs	r0, r3
 8002146:	f000 fc57 	bl	80029f8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	490d      	ldr	r1, [pc, #52]	; (800218c <HAL_UART_Init+0xa4>)
 8002156:	400a      	ands	r2, r1
 8002158:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	212a      	movs	r1, #42	; 0x2a
 8002166:	438a      	bics	r2, r1
 8002168:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2101      	movs	r1, #1
 8002176:	430a      	orrs	r2, r1
 8002178:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	0018      	movs	r0, r3
 800217e:	f000 fcef 	bl	8002b60 <UART_CheckIdleState>
 8002182:	0003      	movs	r3, r0
}
 8002184:	0018      	movs	r0, r3
 8002186:	46bd      	mov	sp, r7
 8002188:	b002      	add	sp, #8
 800218a:	bd80      	pop	{r7, pc}
 800218c:	ffffb7ff 	.word	0xffffb7ff

08002190 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002190:	b590      	push	{r4, r7, lr}
 8002192:	b0ab      	sub	sp, #172	; 0xac
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	22a4      	movs	r2, #164	; 0xa4
 80021a0:	18b9      	adds	r1, r7, r2
 80021a2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	20a0      	movs	r0, #160	; 0xa0
 80021ac:	1839      	adds	r1, r7, r0
 80021ae:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	219c      	movs	r1, #156	; 0x9c
 80021b8:	1879      	adds	r1, r7, r1
 80021ba:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80021bc:	0011      	movs	r1, r2
 80021be:	18bb      	adds	r3, r7, r2
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a99      	ldr	r2, [pc, #612]	; (8002428 <HAL_UART_IRQHandler+0x298>)
 80021c4:	4013      	ands	r3, r2
 80021c6:	2298      	movs	r2, #152	; 0x98
 80021c8:	18bc      	adds	r4, r7, r2
 80021ca:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80021cc:	18bb      	adds	r3, r7, r2
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d114      	bne.n	80021fe <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80021d4:	187b      	adds	r3, r7, r1
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2220      	movs	r2, #32
 80021da:	4013      	ands	r3, r2
 80021dc:	d00f      	beq.n	80021fe <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80021de:	183b      	adds	r3, r7, r0
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2220      	movs	r2, #32
 80021e4:	4013      	ands	r3, r2
 80021e6:	d00a      	beq.n	80021fe <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d100      	bne.n	80021f2 <HAL_UART_IRQHandler+0x62>
 80021f0:	e296      	b.n	8002720 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	0010      	movs	r0, r2
 80021fa:	4798      	blx	r3
      }
      return;
 80021fc:	e290      	b.n	8002720 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80021fe:	2398      	movs	r3, #152	; 0x98
 8002200:	18fb      	adds	r3, r7, r3
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d100      	bne.n	800220a <HAL_UART_IRQHandler+0x7a>
 8002208:	e114      	b.n	8002434 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800220a:	239c      	movs	r3, #156	; 0x9c
 800220c:	18fb      	adds	r3, r7, r3
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2201      	movs	r2, #1
 8002212:	4013      	ands	r3, r2
 8002214:	d106      	bne.n	8002224 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002216:	23a0      	movs	r3, #160	; 0xa0
 8002218:	18fb      	adds	r3, r7, r3
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a83      	ldr	r2, [pc, #524]	; (800242c <HAL_UART_IRQHandler+0x29c>)
 800221e:	4013      	ands	r3, r2
 8002220:	d100      	bne.n	8002224 <HAL_UART_IRQHandler+0x94>
 8002222:	e107      	b.n	8002434 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002224:	23a4      	movs	r3, #164	; 0xa4
 8002226:	18fb      	adds	r3, r7, r3
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2201      	movs	r2, #1
 800222c:	4013      	ands	r3, r2
 800222e:	d012      	beq.n	8002256 <HAL_UART_IRQHandler+0xc6>
 8002230:	23a0      	movs	r3, #160	; 0xa0
 8002232:	18fb      	adds	r3, r7, r3
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	2380      	movs	r3, #128	; 0x80
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4013      	ands	r3, r2
 800223c:	d00b      	beq.n	8002256 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2201      	movs	r2, #1
 8002244:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2280      	movs	r2, #128	; 0x80
 800224a:	589b      	ldr	r3, [r3, r2]
 800224c:	2201      	movs	r2, #1
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2180      	movs	r1, #128	; 0x80
 8002254:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002256:	23a4      	movs	r3, #164	; 0xa4
 8002258:	18fb      	adds	r3, r7, r3
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2202      	movs	r2, #2
 800225e:	4013      	ands	r3, r2
 8002260:	d011      	beq.n	8002286 <HAL_UART_IRQHandler+0xf6>
 8002262:	239c      	movs	r3, #156	; 0x9c
 8002264:	18fb      	adds	r3, r7, r3
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2201      	movs	r2, #1
 800226a:	4013      	ands	r3, r2
 800226c:	d00b      	beq.n	8002286 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2202      	movs	r2, #2
 8002274:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2280      	movs	r2, #128	; 0x80
 800227a:	589b      	ldr	r3, [r3, r2]
 800227c:	2204      	movs	r2, #4
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2180      	movs	r1, #128	; 0x80
 8002284:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002286:	23a4      	movs	r3, #164	; 0xa4
 8002288:	18fb      	adds	r3, r7, r3
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2204      	movs	r2, #4
 800228e:	4013      	ands	r3, r2
 8002290:	d011      	beq.n	80022b6 <HAL_UART_IRQHandler+0x126>
 8002292:	239c      	movs	r3, #156	; 0x9c
 8002294:	18fb      	adds	r3, r7, r3
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2201      	movs	r2, #1
 800229a:	4013      	ands	r3, r2
 800229c:	d00b      	beq.n	80022b6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2204      	movs	r2, #4
 80022a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2280      	movs	r2, #128	; 0x80
 80022aa:	589b      	ldr	r3, [r3, r2]
 80022ac:	2202      	movs	r2, #2
 80022ae:	431a      	orrs	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2180      	movs	r1, #128	; 0x80
 80022b4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80022b6:	23a4      	movs	r3, #164	; 0xa4
 80022b8:	18fb      	adds	r3, r7, r3
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2208      	movs	r2, #8
 80022be:	4013      	ands	r3, r2
 80022c0:	d017      	beq.n	80022f2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80022c2:	23a0      	movs	r3, #160	; 0xa0
 80022c4:	18fb      	adds	r3, r7, r3
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2220      	movs	r2, #32
 80022ca:	4013      	ands	r3, r2
 80022cc:	d105      	bne.n	80022da <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80022ce:	239c      	movs	r3, #156	; 0x9c
 80022d0:	18fb      	adds	r3, r7, r3
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2201      	movs	r2, #1
 80022d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80022d8:	d00b      	beq.n	80022f2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2208      	movs	r2, #8
 80022e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2280      	movs	r2, #128	; 0x80
 80022e6:	589b      	ldr	r3, [r3, r2]
 80022e8:	2208      	movs	r2, #8
 80022ea:	431a      	orrs	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2180      	movs	r1, #128	; 0x80
 80022f0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80022f2:	23a4      	movs	r3, #164	; 0xa4
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	2380      	movs	r3, #128	; 0x80
 80022fa:	011b      	lsls	r3, r3, #4
 80022fc:	4013      	ands	r3, r2
 80022fe:	d013      	beq.n	8002328 <HAL_UART_IRQHandler+0x198>
 8002300:	23a0      	movs	r3, #160	; 0xa0
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	2380      	movs	r3, #128	; 0x80
 8002308:	04db      	lsls	r3, r3, #19
 800230a:	4013      	ands	r3, r2
 800230c:	d00c      	beq.n	8002328 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2280      	movs	r2, #128	; 0x80
 8002314:	0112      	lsls	r2, r2, #4
 8002316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2280      	movs	r2, #128	; 0x80
 800231c:	589b      	ldr	r3, [r3, r2]
 800231e:	2220      	movs	r2, #32
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2180      	movs	r1, #128	; 0x80
 8002326:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2280      	movs	r2, #128	; 0x80
 800232c:	589b      	ldr	r3, [r3, r2]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d100      	bne.n	8002334 <HAL_UART_IRQHandler+0x1a4>
 8002332:	e1f7      	b.n	8002724 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002334:	23a4      	movs	r3, #164	; 0xa4
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2220      	movs	r2, #32
 800233c:	4013      	ands	r3, r2
 800233e:	d00e      	beq.n	800235e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002340:	23a0      	movs	r3, #160	; 0xa0
 8002342:	18fb      	adds	r3, r7, r3
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2220      	movs	r2, #32
 8002348:	4013      	ands	r3, r2
 800234a:	d008      	beq.n	800235e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002350:	2b00      	cmp	r3, #0
 8002352:	d004      	beq.n	800235e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	0010      	movs	r0, r2
 800235c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2280      	movs	r2, #128	; 0x80
 8002362:	589b      	ldr	r3, [r3, r2]
 8002364:	2194      	movs	r1, #148	; 0x94
 8002366:	187a      	adds	r2, r7, r1
 8002368:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	2240      	movs	r2, #64	; 0x40
 8002372:	4013      	ands	r3, r2
 8002374:	2b40      	cmp	r3, #64	; 0x40
 8002376:	d004      	beq.n	8002382 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002378:	187b      	adds	r3, r7, r1
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2228      	movs	r2, #40	; 0x28
 800237e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002380:	d047      	beq.n	8002412 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	0018      	movs	r0, r3
 8002386:	f000 fcf7 	bl	8002d78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2240      	movs	r2, #64	; 0x40
 8002392:	4013      	ands	r3, r2
 8002394:	2b40      	cmp	r3, #64	; 0x40
 8002396:	d137      	bne.n	8002408 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002398:	f3ef 8310 	mrs	r3, PRIMASK
 800239c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800239e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023a0:	2090      	movs	r0, #144	; 0x90
 80023a2:	183a      	adds	r2, r7, r0
 80023a4:	6013      	str	r3, [r2, #0]
 80023a6:	2301      	movs	r3, #1
 80023a8:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023ac:	f383 8810 	msr	PRIMASK, r3
}
 80023b0:	46c0      	nop			; (mov r8, r8)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2140      	movs	r1, #64	; 0x40
 80023be:	438a      	bics	r2, r1
 80023c0:	609a      	str	r2, [r3, #8]
 80023c2:	183b      	adds	r3, r7, r0
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80023ca:	f383 8810 	msr	PRIMASK, r3
}
 80023ce:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d012      	beq.n	80023fe <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023dc:	4a14      	ldr	r2, [pc, #80]	; (8002430 <HAL_UART_IRQHandler+0x2a0>)
 80023de:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023e4:	0018      	movs	r0, r3
 80023e6:	f7fe fb23 	bl	8000a30 <HAL_DMA_Abort_IT>
 80023ea:	1e03      	subs	r3, r0, #0
 80023ec:	d01a      	beq.n	8002424 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f8:	0018      	movs	r0, r3
 80023fa:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023fc:	e012      	b.n	8002424 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	0018      	movs	r0, r3
 8002402:	f000 f9a5 	bl	8002750 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002406:	e00d      	b.n	8002424 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	0018      	movs	r0, r3
 800240c:	f000 f9a0 	bl	8002750 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002410:	e008      	b.n	8002424 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	0018      	movs	r0, r3
 8002416:	f000 f99b 	bl	8002750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2280      	movs	r2, #128	; 0x80
 800241e:	2100      	movs	r1, #0
 8002420:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002422:	e17f      	b.n	8002724 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002424:	46c0      	nop			; (mov r8, r8)
    return;
 8002426:	e17d      	b.n	8002724 <HAL_UART_IRQHandler+0x594>
 8002428:	0000080f 	.word	0x0000080f
 800242c:	04000120 	.word	0x04000120
 8002430:	08002e3d 	.word	0x08002e3d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002438:	2b01      	cmp	r3, #1
 800243a:	d000      	beq.n	800243e <HAL_UART_IRQHandler+0x2ae>
 800243c:	e131      	b.n	80026a2 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800243e:	23a4      	movs	r3, #164	; 0xa4
 8002440:	18fb      	adds	r3, r7, r3
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2210      	movs	r2, #16
 8002446:	4013      	ands	r3, r2
 8002448:	d100      	bne.n	800244c <HAL_UART_IRQHandler+0x2bc>
 800244a:	e12a      	b.n	80026a2 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800244c:	23a0      	movs	r3, #160	; 0xa0
 800244e:	18fb      	adds	r3, r7, r3
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2210      	movs	r2, #16
 8002454:	4013      	ands	r3, r2
 8002456:	d100      	bne.n	800245a <HAL_UART_IRQHandler+0x2ca>
 8002458:	e123      	b.n	80026a2 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2210      	movs	r2, #16
 8002460:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	2240      	movs	r2, #64	; 0x40
 800246a:	4013      	ands	r3, r2
 800246c:	2b40      	cmp	r3, #64	; 0x40
 800246e:	d000      	beq.n	8002472 <HAL_UART_IRQHandler+0x2e2>
 8002470:	e09b      	b.n	80025aa <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	217e      	movs	r1, #126	; 0x7e
 800247c:	187b      	adds	r3, r7, r1
 800247e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002480:	187b      	adds	r3, r7, r1
 8002482:	881b      	ldrh	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d100      	bne.n	800248a <HAL_UART_IRQHandler+0x2fa>
 8002488:	e14e      	b.n	8002728 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2258      	movs	r2, #88	; 0x58
 800248e:	5a9b      	ldrh	r3, [r3, r2]
 8002490:	187a      	adds	r2, r7, r1
 8002492:	8812      	ldrh	r2, [r2, #0]
 8002494:	429a      	cmp	r2, r3
 8002496:	d300      	bcc.n	800249a <HAL_UART_IRQHandler+0x30a>
 8002498:	e146      	b.n	8002728 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	187a      	adds	r2, r7, r1
 800249e:	215a      	movs	r1, #90	; 0x5a
 80024a0:	8812      	ldrh	r2, [r2, #0]
 80024a2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	2b20      	cmp	r3, #32
 80024ac:	d06e      	beq.n	800258c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024ae:	f3ef 8310 	mrs	r3, PRIMASK
 80024b2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80024b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80024b6:	67bb      	str	r3, [r7, #120]	; 0x78
 80024b8:	2301      	movs	r3, #1
 80024ba:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024be:	f383 8810 	msr	PRIMASK, r3
}
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	499a      	ldr	r1, [pc, #616]	; (8002738 <HAL_UART_IRQHandler+0x5a8>)
 80024d0:	400a      	ands	r2, r1
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80024d6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024da:	f383 8810 	msr	PRIMASK, r3
}
 80024de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024e0:	f3ef 8310 	mrs	r3, PRIMASK
 80024e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80024e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024e8:	677b      	str	r3, [r7, #116]	; 0x74
 80024ea:	2301      	movs	r3, #1
 80024ec:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024f0:	f383 8810 	msr	PRIMASK, r3
}
 80024f4:	46c0      	nop			; (mov r8, r8)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2101      	movs	r1, #1
 8002502:	438a      	bics	r2, r1
 8002504:	609a      	str	r2, [r3, #8]
 8002506:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002508:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800250a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800250c:	f383 8810 	msr	PRIMASK, r3
}
 8002510:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002512:	f3ef 8310 	mrs	r3, PRIMASK
 8002516:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002518:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800251a:	673b      	str	r3, [r7, #112]	; 0x70
 800251c:	2301      	movs	r3, #1
 800251e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002520:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002522:	f383 8810 	msr	PRIMASK, r3
}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689a      	ldr	r2, [r3, #8]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2140      	movs	r1, #64	; 0x40
 8002534:	438a      	bics	r2, r1
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800253a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800253c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800253e:	f383 8810 	msr	PRIMASK, r3
}
 8002542:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2220      	movs	r2, #32
 8002548:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002550:	f3ef 8310 	mrs	r3, PRIMASK
 8002554:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002556:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002558:	66fb      	str	r3, [r7, #108]	; 0x6c
 800255a:	2301      	movs	r3, #1
 800255c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800255e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002560:	f383 8810 	msr	PRIMASK, r3
}
 8002564:	46c0      	nop			; (mov r8, r8)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2110      	movs	r1, #16
 8002572:	438a      	bics	r2, r1
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002578:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800257a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800257c:	f383 8810 	msr	PRIMASK, r3
}
 8002580:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002586:	0018      	movs	r0, r3
 8002588:	f7fe fa1a 	bl	80009c0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2258      	movs	r2, #88	; 0x58
 8002590:	5a9a      	ldrh	r2, [r3, r2]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	215a      	movs	r1, #90	; 0x5a
 8002596:	5a5b      	ldrh	r3, [r3, r1]
 8002598:	b29b      	uxth	r3, r3
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	b29a      	uxth	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	0011      	movs	r1, r2
 80025a2:	0018      	movs	r0, r3
 80025a4:	f000 f8dc 	bl	8002760 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80025a8:	e0be      	b.n	8002728 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2258      	movs	r2, #88	; 0x58
 80025ae:	5a99      	ldrh	r1, [r3, r2]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	225a      	movs	r2, #90	; 0x5a
 80025b4:	5a9b      	ldrh	r3, [r3, r2]
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	208e      	movs	r0, #142	; 0x8e
 80025ba:	183b      	adds	r3, r7, r0
 80025bc:	1a8a      	subs	r2, r1, r2
 80025be:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	225a      	movs	r2, #90	; 0x5a
 80025c4:	5a9b      	ldrh	r3, [r3, r2]
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d100      	bne.n	80025ce <HAL_UART_IRQHandler+0x43e>
 80025cc:	e0ae      	b.n	800272c <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80025ce:	183b      	adds	r3, r7, r0
 80025d0:	881b      	ldrh	r3, [r3, #0]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d100      	bne.n	80025d8 <HAL_UART_IRQHandler+0x448>
 80025d6:	e0a9      	b.n	800272c <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025d8:	f3ef 8310 	mrs	r3, PRIMASK
 80025dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80025de:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025e0:	2488      	movs	r4, #136	; 0x88
 80025e2:	193a      	adds	r2, r7, r4
 80025e4:	6013      	str	r3, [r2, #0]
 80025e6:	2301      	movs	r3, #1
 80025e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	f383 8810 	msr	PRIMASK, r3
}
 80025f0:	46c0      	nop			; (mov r8, r8)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	494f      	ldr	r1, [pc, #316]	; (800273c <HAL_UART_IRQHandler+0x5ac>)
 80025fe:	400a      	ands	r2, r1
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	193b      	adds	r3, r7, r4
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f383 8810 	msr	PRIMASK, r3
}
 800260e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002610:	f3ef 8310 	mrs	r3, PRIMASK
 8002614:	61bb      	str	r3, [r7, #24]
  return(result);
 8002616:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002618:	2484      	movs	r4, #132	; 0x84
 800261a:	193a      	adds	r2, r7, r4
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	2301      	movs	r3, #1
 8002620:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	f383 8810 	msr	PRIMASK, r3
}
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2101      	movs	r1, #1
 8002636:	438a      	bics	r2, r1
 8002638:	609a      	str	r2, [r3, #8]
 800263a:	193b      	adds	r3, r7, r4
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	f383 8810 	msr	PRIMASK, r3
}
 8002646:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2220      	movs	r2, #32
 800264c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800265a:	f3ef 8310 	mrs	r3, PRIMASK
 800265e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002660:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002662:	2480      	movs	r4, #128	; 0x80
 8002664:	193a      	adds	r2, r7, r4
 8002666:	6013      	str	r3, [r2, #0]
 8002668:	2301      	movs	r3, #1
 800266a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800266c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800266e:	f383 8810 	msr	PRIMASK, r3
}
 8002672:	46c0      	nop			; (mov r8, r8)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2110      	movs	r1, #16
 8002680:	438a      	bics	r2, r1
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	193b      	adds	r3, r7, r4
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800268a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800268c:	f383 8810 	msr	PRIMASK, r3
}
 8002690:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002692:	183b      	adds	r3, r7, r0
 8002694:	881a      	ldrh	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	0011      	movs	r1, r2
 800269a:	0018      	movs	r0, r3
 800269c:	f000 f860 	bl	8002760 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80026a0:	e044      	b.n	800272c <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80026a2:	23a4      	movs	r3, #164	; 0xa4
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	2380      	movs	r3, #128	; 0x80
 80026aa:	035b      	lsls	r3, r3, #13
 80026ac:	4013      	ands	r3, r2
 80026ae:	d010      	beq.n	80026d2 <HAL_UART_IRQHandler+0x542>
 80026b0:	239c      	movs	r3, #156	; 0x9c
 80026b2:	18fb      	adds	r3, r7, r3
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	2380      	movs	r3, #128	; 0x80
 80026b8:	03db      	lsls	r3, r3, #15
 80026ba:	4013      	ands	r3, r2
 80026bc:	d009      	beq.n	80026d2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2280      	movs	r2, #128	; 0x80
 80026c4:	0352      	lsls	r2, r2, #13
 80026c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	0018      	movs	r0, r3
 80026cc:	f000 fbf8 	bl	8002ec0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80026d0:	e02f      	b.n	8002732 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80026d2:	23a4      	movs	r3, #164	; 0xa4
 80026d4:	18fb      	adds	r3, r7, r3
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2280      	movs	r2, #128	; 0x80
 80026da:	4013      	ands	r3, r2
 80026dc:	d00f      	beq.n	80026fe <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80026de:	23a0      	movs	r3, #160	; 0xa0
 80026e0:	18fb      	adds	r3, r7, r3
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2280      	movs	r2, #128	; 0x80
 80026e6:	4013      	ands	r3, r2
 80026e8:	d009      	beq.n	80026fe <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d01e      	beq.n	8002730 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	0010      	movs	r0, r2
 80026fa:	4798      	blx	r3
    }
    return;
 80026fc:	e018      	b.n	8002730 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80026fe:	23a4      	movs	r3, #164	; 0xa4
 8002700:	18fb      	adds	r3, r7, r3
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2240      	movs	r2, #64	; 0x40
 8002706:	4013      	ands	r3, r2
 8002708:	d013      	beq.n	8002732 <HAL_UART_IRQHandler+0x5a2>
 800270a:	23a0      	movs	r3, #160	; 0xa0
 800270c:	18fb      	adds	r3, r7, r3
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2240      	movs	r2, #64	; 0x40
 8002712:	4013      	ands	r3, r2
 8002714:	d00d      	beq.n	8002732 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	0018      	movs	r0, r3
 800271a:	f000 fba6 	bl	8002e6a <UART_EndTransmit_IT>
    return;
 800271e:	e008      	b.n	8002732 <HAL_UART_IRQHandler+0x5a2>
      return;
 8002720:	46c0      	nop			; (mov r8, r8)
 8002722:	e006      	b.n	8002732 <HAL_UART_IRQHandler+0x5a2>
    return;
 8002724:	46c0      	nop			; (mov r8, r8)
 8002726:	e004      	b.n	8002732 <HAL_UART_IRQHandler+0x5a2>
      return;
 8002728:	46c0      	nop			; (mov r8, r8)
 800272a:	e002      	b.n	8002732 <HAL_UART_IRQHandler+0x5a2>
      return;
 800272c:	46c0      	nop			; (mov r8, r8)
 800272e:	e000      	b.n	8002732 <HAL_UART_IRQHandler+0x5a2>
    return;
 8002730:	46c0      	nop			; (mov r8, r8)
  }

}
 8002732:	46bd      	mov	sp, r7
 8002734:	b02b      	add	sp, #172	; 0xac
 8002736:	bd90      	pop	{r4, r7, pc}
 8002738:	fffffeff 	.word	0xfffffeff
 800273c:	fffffedf 	.word	0xfffffedf

08002740 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002748:	46c0      	nop			; (mov r8, r8)
 800274a:	46bd      	mov	sp, r7
 800274c:	b002      	add	sp, #8
 800274e:	bd80      	pop	{r7, pc}

08002750 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002758:	46c0      	nop			; (mov r8, r8)
 800275a:	46bd      	mov	sp, r7
 800275c:	b002      	add	sp, #8
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	000a      	movs	r2, r1
 800276a:	1cbb      	adds	r3, r7, #2
 800276c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800276e:	46c0      	nop			; (mov r8, r8)
 8002770:	46bd      	mov	sp, r7
 8002772:	b002      	add	sp, #8
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002780:	231e      	movs	r3, #30
 8002782:	18fb      	adds	r3, r7, r3
 8002784:	2200      	movs	r2, #0
 8002786:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	431a      	orrs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	69db      	ldr	r3, [r3, #28]
 800279c:	4313      	orrs	r3, r2
 800279e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a8d      	ldr	r2, [pc, #564]	; (80029dc <UART_SetConfig+0x264>)
 80027a8:	4013      	ands	r3, r2
 80027aa:	0019      	movs	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	4a88      	ldr	r2, [pc, #544]	; (80029e0 <UART_SetConfig+0x268>)
 80027be:	4013      	ands	r3, r2
 80027c0:	0019      	movs	r1, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	4313      	orrs	r3, r2
 80027dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	4a7f      	ldr	r2, [pc, #508]	; (80029e4 <UART_SetConfig+0x26c>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	0019      	movs	r1, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a7b      	ldr	r2, [pc, #492]	; (80029e8 <UART_SetConfig+0x270>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d127      	bne.n	800284e <UART_SetConfig+0xd6>
 80027fe:	4b7b      	ldr	r3, [pc, #492]	; (80029ec <UART_SetConfig+0x274>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	2203      	movs	r2, #3
 8002804:	4013      	ands	r3, r2
 8002806:	2b03      	cmp	r3, #3
 8002808:	d00d      	beq.n	8002826 <UART_SetConfig+0xae>
 800280a:	d81b      	bhi.n	8002844 <UART_SetConfig+0xcc>
 800280c:	2b02      	cmp	r3, #2
 800280e:	d014      	beq.n	800283a <UART_SetConfig+0xc2>
 8002810:	d818      	bhi.n	8002844 <UART_SetConfig+0xcc>
 8002812:	2b00      	cmp	r3, #0
 8002814:	d002      	beq.n	800281c <UART_SetConfig+0xa4>
 8002816:	2b01      	cmp	r3, #1
 8002818:	d00a      	beq.n	8002830 <UART_SetConfig+0xb8>
 800281a:	e013      	b.n	8002844 <UART_SetConfig+0xcc>
 800281c:	231f      	movs	r3, #31
 800281e:	18fb      	adds	r3, r7, r3
 8002820:	2200      	movs	r2, #0
 8002822:	701a      	strb	r2, [r3, #0]
 8002824:	e021      	b.n	800286a <UART_SetConfig+0xf2>
 8002826:	231f      	movs	r3, #31
 8002828:	18fb      	adds	r3, r7, r3
 800282a:	2202      	movs	r2, #2
 800282c:	701a      	strb	r2, [r3, #0]
 800282e:	e01c      	b.n	800286a <UART_SetConfig+0xf2>
 8002830:	231f      	movs	r3, #31
 8002832:	18fb      	adds	r3, r7, r3
 8002834:	2204      	movs	r2, #4
 8002836:	701a      	strb	r2, [r3, #0]
 8002838:	e017      	b.n	800286a <UART_SetConfig+0xf2>
 800283a:	231f      	movs	r3, #31
 800283c:	18fb      	adds	r3, r7, r3
 800283e:	2208      	movs	r2, #8
 8002840:	701a      	strb	r2, [r3, #0]
 8002842:	e012      	b.n	800286a <UART_SetConfig+0xf2>
 8002844:	231f      	movs	r3, #31
 8002846:	18fb      	adds	r3, r7, r3
 8002848:	2210      	movs	r2, #16
 800284a:	701a      	strb	r2, [r3, #0]
 800284c:	e00d      	b.n	800286a <UART_SetConfig+0xf2>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a67      	ldr	r2, [pc, #412]	; (80029f0 <UART_SetConfig+0x278>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d104      	bne.n	8002862 <UART_SetConfig+0xea>
 8002858:	231f      	movs	r3, #31
 800285a:	18fb      	adds	r3, r7, r3
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]
 8002860:	e003      	b.n	800286a <UART_SetConfig+0xf2>
 8002862:	231f      	movs	r3, #31
 8002864:	18fb      	adds	r3, r7, r3
 8002866:	2210      	movs	r2, #16
 8002868:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	69da      	ldr	r2, [r3, #28]
 800286e:	2380      	movs	r3, #128	; 0x80
 8002870:	021b      	lsls	r3, r3, #8
 8002872:	429a      	cmp	r2, r3
 8002874:	d15d      	bne.n	8002932 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8002876:	231f      	movs	r3, #31
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b08      	cmp	r3, #8
 800287e:	d015      	beq.n	80028ac <UART_SetConfig+0x134>
 8002880:	dc18      	bgt.n	80028b4 <UART_SetConfig+0x13c>
 8002882:	2b04      	cmp	r3, #4
 8002884:	d00d      	beq.n	80028a2 <UART_SetConfig+0x12a>
 8002886:	dc15      	bgt.n	80028b4 <UART_SetConfig+0x13c>
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <UART_SetConfig+0x11a>
 800288c:	2b02      	cmp	r3, #2
 800288e:	d005      	beq.n	800289c <UART_SetConfig+0x124>
 8002890:	e010      	b.n	80028b4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002892:	f7fe ff9f 	bl	80017d4 <HAL_RCC_GetPCLK1Freq>
 8002896:	0003      	movs	r3, r0
 8002898:	61bb      	str	r3, [r7, #24]
        break;
 800289a:	e012      	b.n	80028c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800289c:	4b55      	ldr	r3, [pc, #340]	; (80029f4 <UART_SetConfig+0x27c>)
 800289e:	61bb      	str	r3, [r7, #24]
        break;
 80028a0:	e00f      	b.n	80028c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028a2:	f7fe ff0d 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 80028a6:	0003      	movs	r3, r0
 80028a8:	61bb      	str	r3, [r7, #24]
        break;
 80028aa:	e00a      	b.n	80028c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	021b      	lsls	r3, r3, #8
 80028b0:	61bb      	str	r3, [r7, #24]
        break;
 80028b2:	e006      	b.n	80028c2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80028b4:	2300      	movs	r3, #0
 80028b6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80028b8:	231e      	movs	r3, #30
 80028ba:	18fb      	adds	r3, r7, r3
 80028bc:	2201      	movs	r2, #1
 80028be:	701a      	strb	r2, [r3, #0]
        break;
 80028c0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d100      	bne.n	80028ca <UART_SetConfig+0x152>
 80028c8:	e07b      	b.n	80029c2 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	005a      	lsls	r2, r3, #1
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	085b      	lsrs	r3, r3, #1
 80028d4:	18d2      	adds	r2, r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	0019      	movs	r1, r3
 80028dc:	0010      	movs	r0, r2
 80028de:	f7fd fc13 	bl	8000108 <__udivsi3>
 80028e2:	0003      	movs	r3, r0
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	2b0f      	cmp	r3, #15
 80028ec:	d91c      	bls.n	8002928 <UART_SetConfig+0x1b0>
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	2380      	movs	r3, #128	; 0x80
 80028f2:	025b      	lsls	r3, r3, #9
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d217      	bcs.n	8002928 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	200e      	movs	r0, #14
 80028fe:	183b      	adds	r3, r7, r0
 8002900:	210f      	movs	r1, #15
 8002902:	438a      	bics	r2, r1
 8002904:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	085b      	lsrs	r3, r3, #1
 800290a:	b29b      	uxth	r3, r3
 800290c:	2207      	movs	r2, #7
 800290e:	4013      	ands	r3, r2
 8002910:	b299      	uxth	r1, r3
 8002912:	183b      	adds	r3, r7, r0
 8002914:	183a      	adds	r2, r7, r0
 8002916:	8812      	ldrh	r2, [r2, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	183a      	adds	r2, r7, r0
 8002922:	8812      	ldrh	r2, [r2, #0]
 8002924:	60da      	str	r2, [r3, #12]
 8002926:	e04c      	b.n	80029c2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002928:	231e      	movs	r3, #30
 800292a:	18fb      	adds	r3, r7, r3
 800292c:	2201      	movs	r2, #1
 800292e:	701a      	strb	r2, [r3, #0]
 8002930:	e047      	b.n	80029c2 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002932:	231f      	movs	r3, #31
 8002934:	18fb      	adds	r3, r7, r3
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	2b08      	cmp	r3, #8
 800293a:	d015      	beq.n	8002968 <UART_SetConfig+0x1f0>
 800293c:	dc18      	bgt.n	8002970 <UART_SetConfig+0x1f8>
 800293e:	2b04      	cmp	r3, #4
 8002940:	d00d      	beq.n	800295e <UART_SetConfig+0x1e6>
 8002942:	dc15      	bgt.n	8002970 <UART_SetConfig+0x1f8>
 8002944:	2b00      	cmp	r3, #0
 8002946:	d002      	beq.n	800294e <UART_SetConfig+0x1d6>
 8002948:	2b02      	cmp	r3, #2
 800294a:	d005      	beq.n	8002958 <UART_SetConfig+0x1e0>
 800294c:	e010      	b.n	8002970 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800294e:	f7fe ff41 	bl	80017d4 <HAL_RCC_GetPCLK1Freq>
 8002952:	0003      	movs	r3, r0
 8002954:	61bb      	str	r3, [r7, #24]
        break;
 8002956:	e012      	b.n	800297e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002958:	4b26      	ldr	r3, [pc, #152]	; (80029f4 <UART_SetConfig+0x27c>)
 800295a:	61bb      	str	r3, [r7, #24]
        break;
 800295c:	e00f      	b.n	800297e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800295e:	f7fe feaf 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 8002962:	0003      	movs	r3, r0
 8002964:	61bb      	str	r3, [r7, #24]
        break;
 8002966:	e00a      	b.n	800297e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002968:	2380      	movs	r3, #128	; 0x80
 800296a:	021b      	lsls	r3, r3, #8
 800296c:	61bb      	str	r3, [r7, #24]
        break;
 800296e:	e006      	b.n	800297e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8002970:	2300      	movs	r3, #0
 8002972:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002974:	231e      	movs	r3, #30
 8002976:	18fb      	adds	r3, r7, r3
 8002978:	2201      	movs	r2, #1
 800297a:	701a      	strb	r2, [r3, #0]
        break;
 800297c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d01e      	beq.n	80029c2 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	085a      	lsrs	r2, r3, #1
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	18d2      	adds	r2, r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	0019      	movs	r1, r3
 8002994:	0010      	movs	r0, r2
 8002996:	f7fd fbb7 	bl	8000108 <__udivsi3>
 800299a:	0003      	movs	r3, r0
 800299c:	b29b      	uxth	r3, r3
 800299e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	2b0f      	cmp	r3, #15
 80029a4:	d909      	bls.n	80029ba <UART_SetConfig+0x242>
 80029a6:	693a      	ldr	r2, [r7, #16]
 80029a8:	2380      	movs	r3, #128	; 0x80
 80029aa:	025b      	lsls	r3, r3, #9
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d204      	bcs.n	80029ba <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	60da      	str	r2, [r3, #12]
 80029b8:	e003      	b.n	80029c2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80029ba:	231e      	movs	r3, #30
 80029bc:	18fb      	adds	r3, r7, r3
 80029be:	2201      	movs	r2, #1
 80029c0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80029ce:	231e      	movs	r3, #30
 80029d0:	18fb      	adds	r3, r7, r3
 80029d2:	781b      	ldrb	r3, [r3, #0]
}
 80029d4:	0018      	movs	r0, r3
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b008      	add	sp, #32
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	efff69f3 	.word	0xefff69f3
 80029e0:	ffffcfff 	.word	0xffffcfff
 80029e4:	fffff4ff 	.word	0xfffff4ff
 80029e8:	40013800 	.word	0x40013800
 80029ec:	40021000 	.word	0x40021000
 80029f0:	40004400 	.word	0x40004400
 80029f4:	007a1200 	.word	0x007a1200

080029f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	2201      	movs	r2, #1
 8002a06:	4013      	ands	r3, r2
 8002a08:	d00b      	beq.n	8002a22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	4a4a      	ldr	r2, [pc, #296]	; (8002b3c <UART_AdvFeatureConfig+0x144>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	0019      	movs	r1, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	2202      	movs	r2, #2
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d00b      	beq.n	8002a44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	4a43      	ldr	r2, [pc, #268]	; (8002b40 <UART_AdvFeatureConfig+0x148>)
 8002a34:	4013      	ands	r3, r2
 8002a36:	0019      	movs	r1, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	2204      	movs	r2, #4
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	d00b      	beq.n	8002a66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	4a3b      	ldr	r2, [pc, #236]	; (8002b44 <UART_AdvFeatureConfig+0x14c>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	0019      	movs	r1, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6a:	2208      	movs	r2, #8
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	d00b      	beq.n	8002a88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	4a34      	ldr	r2, [pc, #208]	; (8002b48 <UART_AdvFeatureConfig+0x150>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	0019      	movs	r1, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8c:	2210      	movs	r2, #16
 8002a8e:	4013      	ands	r3, r2
 8002a90:	d00b      	beq.n	8002aaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	4a2c      	ldr	r2, [pc, #176]	; (8002b4c <UART_AdvFeatureConfig+0x154>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	0019      	movs	r1, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	2220      	movs	r2, #32
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	d00b      	beq.n	8002acc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	4a25      	ldr	r2, [pc, #148]	; (8002b50 <UART_AdvFeatureConfig+0x158>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	0019      	movs	r1, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad0:	2240      	movs	r2, #64	; 0x40
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d01d      	beq.n	8002b12 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	4a1d      	ldr	r2, [pc, #116]	; (8002b54 <UART_AdvFeatureConfig+0x15c>)
 8002ade:	4013      	ands	r3, r2
 8002ae0:	0019      	movs	r1, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	430a      	orrs	r2, r1
 8002aec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002af2:	2380      	movs	r3, #128	; 0x80
 8002af4:	035b      	lsls	r3, r3, #13
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d10b      	bne.n	8002b12 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	4a15      	ldr	r2, [pc, #84]	; (8002b58 <UART_AdvFeatureConfig+0x160>)
 8002b02:	4013      	ands	r3, r2
 8002b04:	0019      	movs	r1, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	2280      	movs	r2, #128	; 0x80
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d00b      	beq.n	8002b34 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	4a0e      	ldr	r2, [pc, #56]	; (8002b5c <UART_AdvFeatureConfig+0x164>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	0019      	movs	r1, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	605a      	str	r2, [r3, #4]
  }
}
 8002b34:	46c0      	nop			; (mov r8, r8)
 8002b36:	46bd      	mov	sp, r7
 8002b38:	b002      	add	sp, #8
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	fffdffff 	.word	0xfffdffff
 8002b40:	fffeffff 	.word	0xfffeffff
 8002b44:	fffbffff 	.word	0xfffbffff
 8002b48:	ffff7fff 	.word	0xffff7fff
 8002b4c:	ffffefff 	.word	0xffffefff
 8002b50:	ffffdfff 	.word	0xffffdfff
 8002b54:	ffefffff 	.word	0xffefffff
 8002b58:	ff9fffff 	.word	0xff9fffff
 8002b5c:	fff7ffff 	.word	0xfff7ffff

08002b60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af02      	add	r7, sp, #8
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2280      	movs	r2, #128	; 0x80
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b70:	f7fd fe3e 	bl	80007f0 <HAL_GetTick>
 8002b74:	0003      	movs	r3, r0
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2208      	movs	r2, #8
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b08      	cmp	r3, #8
 8002b84:	d10c      	bne.n	8002ba0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2280      	movs	r2, #128	; 0x80
 8002b8a:	0391      	lsls	r1, r2, #14
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	4a17      	ldr	r2, [pc, #92]	; (8002bec <UART_CheckIdleState+0x8c>)
 8002b90:	9200      	str	r2, [sp, #0]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f000 f82c 	bl	8002bf0 <UART_WaitOnFlagUntilTimeout>
 8002b98:	1e03      	subs	r3, r0, #0
 8002b9a:	d001      	beq.n	8002ba0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e021      	b.n	8002be4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2204      	movs	r2, #4
 8002ba8:	4013      	ands	r3, r2
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d10c      	bne.n	8002bc8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2280      	movs	r2, #128	; 0x80
 8002bb2:	03d1      	lsls	r1, r2, #15
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	4a0d      	ldr	r2, [pc, #52]	; (8002bec <UART_CheckIdleState+0x8c>)
 8002bb8:	9200      	str	r2, [sp, #0]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f000 f818 	bl	8002bf0 <UART_WaitOnFlagUntilTimeout>
 8002bc0:	1e03      	subs	r3, r0, #0
 8002bc2:	d001      	beq.n	8002bc8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e00d      	b.n	8002be4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2220      	movs	r2, #32
 8002bcc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2274      	movs	r2, #116	; 0x74
 8002bde:	2100      	movs	r1, #0
 8002be0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	0018      	movs	r0, r3
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b004      	add	sp, #16
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	01ffffff 	.word	0x01ffffff

08002bf0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b094      	sub	sp, #80	; 0x50
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	603b      	str	r3, [r7, #0]
 8002bfc:	1dfb      	adds	r3, r7, #7
 8002bfe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c00:	e0a3      	b.n	8002d4a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c04:	3301      	adds	r3, #1
 8002c06:	d100      	bne.n	8002c0a <UART_WaitOnFlagUntilTimeout+0x1a>
 8002c08:	e09f      	b.n	8002d4a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c0a:	f7fd fdf1 	bl	80007f0 <HAL_GetTick>
 8002c0e:	0002      	movs	r2, r0
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d302      	bcc.n	8002c20 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d13d      	bne.n	8002c9c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c20:	f3ef 8310 	mrs	r3, PRIMASK
 8002c24:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c28:	647b      	str	r3, [r7, #68]	; 0x44
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c30:	f383 8810 	msr	PRIMASK, r3
}
 8002c34:	46c0      	nop			; (mov r8, r8)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	494c      	ldr	r1, [pc, #304]	; (8002d74 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002c42:	400a      	ands	r2, r1
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c48:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4c:	f383 8810 	msr	PRIMASK, r3
}
 8002c50:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c52:	f3ef 8310 	mrs	r3, PRIMASK
 8002c56:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c5a:	643b      	str	r3, [r7, #64]	; 0x40
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c62:	f383 8810 	msr	PRIMASK, r3
}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2101      	movs	r1, #1
 8002c74:	438a      	bics	r2, r1
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c7e:	f383 8810 	msr	PRIMASK, r3
}
 8002c82:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2220      	movs	r2, #32
 8002c88:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2274      	movs	r2, #116	; 0x74
 8002c94:	2100      	movs	r1, #0
 8002c96:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e067      	b.n	8002d6c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2204      	movs	r2, #4
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d050      	beq.n	8002d4a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	69da      	ldr	r2, [r3, #28]
 8002cae:	2380      	movs	r3, #128	; 0x80
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	2380      	movs	r3, #128	; 0x80
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d146      	bne.n	8002d4a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2280      	movs	r2, #128	; 0x80
 8002cc2:	0112      	lsls	r2, r2, #4
 8002cc4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cc6:	f3ef 8310 	mrs	r3, PRIMASK
 8002cca:	613b      	str	r3, [r7, #16]
  return(result);
 8002ccc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f383 8810 	msr	PRIMASK, r3
}
 8002cda:	46c0      	nop			; (mov r8, r8)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4923      	ldr	r1, [pc, #140]	; (8002d74 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002ce8:	400a      	ands	r2, r1
 8002cea:	601a      	str	r2, [r3, #0]
 8002cec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	f383 8810 	msr	PRIMASK, r3
}
 8002cf6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cf8:	f3ef 8310 	mrs	r3, PRIMASK
 8002cfc:	61fb      	str	r3, [r7, #28]
  return(result);
 8002cfe:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d00:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d02:	2301      	movs	r3, #1
 8002d04:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d06:	6a3b      	ldr	r3, [r7, #32]
 8002d08:	f383 8810 	msr	PRIMASK, r3
}
 8002d0c:	46c0      	nop			; (mov r8, r8)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2101      	movs	r1, #1
 8002d1a:	438a      	bics	r2, r1
 8002d1c:	609a      	str	r2, [r3, #8]
 8002d1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d20:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d24:	f383 8810 	msr	PRIMASK, r3
}
 8002d28:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2220      	movs	r2, #32
 8002d34:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2280      	movs	r2, #128	; 0x80
 8002d3a:	2120      	movs	r1, #32
 8002d3c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2274      	movs	r2, #116	; 0x74
 8002d42:	2100      	movs	r1, #0
 8002d44:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e010      	b.n	8002d6c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	4013      	ands	r3, r2
 8002d54:	68ba      	ldr	r2, [r7, #8]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	425a      	negs	r2, r3
 8002d5a:	4153      	adcs	r3, r2
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	001a      	movs	r2, r3
 8002d60:	1dfb      	adds	r3, r7, #7
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d100      	bne.n	8002d6a <UART_WaitOnFlagUntilTimeout+0x17a>
 8002d68:	e74b      	b.n	8002c02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b014      	add	sp, #80	; 0x50
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	fffffe5f 	.word	0xfffffe5f

08002d78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08e      	sub	sp, #56	; 0x38
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d80:	f3ef 8310 	mrs	r3, PRIMASK
 8002d84:	617b      	str	r3, [r7, #20]
  return(result);
 8002d86:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d88:	637b      	str	r3, [r7, #52]	; 0x34
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	f383 8810 	msr	PRIMASK, r3
}
 8002d94:	46c0      	nop			; (mov r8, r8)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4925      	ldr	r1, [pc, #148]	; (8002e38 <UART_EndRxTransfer+0xc0>)
 8002da2:	400a      	ands	r2, r1
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002da8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	f383 8810 	msr	PRIMASK, r3
}
 8002db0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002db2:	f3ef 8310 	mrs	r3, PRIMASK
 8002db6:	623b      	str	r3, [r7, #32]
  return(result);
 8002db8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dba:	633b      	str	r3, [r7, #48]	; 0x30
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	f383 8810 	msr	PRIMASK, r3
}
 8002dc6:	46c0      	nop			; (mov r8, r8)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689a      	ldr	r2, [r3, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	438a      	bics	r2, r1
 8002dd6:	609a      	str	r2, [r3, #8]
 8002dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dda:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dde:	f383 8810 	msr	PRIMASK, r3
}
 8002de2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d118      	bne.n	8002e1e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dec:	f3ef 8310 	mrs	r3, PRIMASK
 8002df0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002df2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002df4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002df6:	2301      	movs	r3, #1
 8002df8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f383 8810 	msr	PRIMASK, r3
}
 8002e00:	46c0      	nop			; (mov r8, r8)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2110      	movs	r1, #16
 8002e0e:	438a      	bics	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]
 8002e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	f383 8810 	msr	PRIMASK, r3
}
 8002e1c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2220      	movs	r2, #32
 8002e22:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8002e30:	46c0      	nop			; (mov r8, r8)
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b00e      	add	sp, #56	; 0x38
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	fffffedf 	.word	0xfffffedf

08002e3c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	225a      	movs	r2, #90	; 0x5a
 8002e4e:	2100      	movs	r1, #0
 8002e50:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2252      	movs	r2, #82	; 0x52
 8002e56:	2100      	movs	r1, #0
 8002e58:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f7ff fc77 	bl	8002750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	46bd      	mov	sp, r7
 8002e66:	b004      	add	sp, #16
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b086      	sub	sp, #24
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e72:	f3ef 8310 	mrs	r3, PRIMASK
 8002e76:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e78:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f383 8810 	msr	PRIMASK, r3
}
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2140      	movs	r1, #64	; 0x40
 8002e94:	438a      	bics	r2, r1
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	f383 8810 	msr	PRIMASK, r3
}
 8002ea2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f7ff fc44 	bl	8002740 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002eb8:	46c0      	nop			; (mov r8, r8)
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	b006      	add	sp, #24
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002ec8:	46c0      	nop			; (mov r8, r8)
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b002      	add	sp, #8
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <Btn_press_short_Callback>:
{

}

__weak void Btn_press_short_Callback(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	000a      	movs	r2, r1
 8002eda:	1cbb      	adds	r3, r7, #2
 8002edc:	801a      	strh	r2, [r3, #0]

}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	b002      	add	sp, #8
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <Btn_release_Callback>:

__weak void Btn_release_Callback(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b082      	sub	sp, #8
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
 8002eee:	000a      	movs	r2, r1
 8002ef0:	1cbb      	adds	r3, r7, #2
 8002ef2:	801a      	strh	r2, [r3, #0]

}
 8002ef4:	46c0      	nop			; (mov r8, r8)
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b002      	add	sp, #8
 8002efa:	bd80      	pop	{r7, pc}

08002efc <Btn_press_timeout_Callback>:

__weak void Btn_press_timeout_Callback(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	000a      	movs	r2, r1
 8002f06:	1cbb      	adds	r3, r7, #2
 8002f08:	801a      	strh	r2, [r3, #0]

}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	b002      	add	sp, #8
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <Btn_Handle>:

void Btn_Handle(Btn_Typedef *BtnX)
{
 8002f12:	b5b0      	push	{r4, r5, r7, lr}
 8002f14:	b084      	sub	sp, #16
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
//*****************Loc nhieu******************//
	uint8_t status = HAL_GPIO_ReadPin(BtnX->GPIOx, BtnX->GPIO_Pin);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	691a      	ldr	r2, [r3, #16]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	8a9b      	ldrh	r3, [r3, #20]
 8002f22:	250f      	movs	r5, #15
 8002f24:	197c      	adds	r4, r7, r5
 8002f26:	0019      	movs	r1, r3
 8002f28:	0010      	movs	r0, r2
 8002f2a:	f7fd ff2f 	bl	8000d8c <HAL_GPIO_ReadPin>
 8002f2e:	0003      	movs	r3, r0
 8002f30:	7023      	strb	r3, [r4, #0]
	if (status != BtnX->Btn_filter)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	789b      	ldrb	r3, [r3, #2]
 8002f36:	197a      	adds	r2, r7, r5
 8002f38:	7812      	ldrb	r2, [r2, #0]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d00b      	beq.n	8002f56 <Btn_Handle+0x44>
	{
		BtnX->Btn_filter = status;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	197a      	adds	r2, r7, r5
 8002f42:	7812      	ldrb	r2, [r2, #0]
 8002f44:	709a      	strb	r2, [r3, #2]
		BtnX->Is_debouncing = 1;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	70da      	strb	r2, [r3, #3]
		BtnX->Time_debounce = HAL_GetTick();
 8002f4c:	f7fd fc50 	bl	80007f0 <HAL_GetTick>
 8002f50:	0002      	movs	r2, r0
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	609a      	str	r2, [r3, #8]
	}

//*****************Xac nhan tin hieu******************//
	if (BtnX->Is_debouncing && (HAL_GetTick()-BtnX->Time_debounce >= 15))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	78db      	ldrb	r3, [r3, #3]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00e      	beq.n	8002f7c <Btn_Handle+0x6a>
 8002f5e:	f7fd fc47 	bl	80007f0 <HAL_GetTick>
 8002f62:	0002      	movs	r2, r0
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b0e      	cmp	r3, #14
 8002f6c:	d906      	bls.n	8002f7c <Btn_Handle+0x6a>
	{
		BtnX->Btn_current = BtnX->Btn_filter;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	789a      	ldrb	r2, [r3, #2]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	701a      	strb	r2, [r3, #0]
		BtnX->Is_debouncing = 0;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	70da      	strb	r2, [r3, #3]
	}

//*****************Nhan nha******************//
	if (BtnX->Btn_current != BtnX->Btn_last)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	781a      	ldrb	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	785b      	ldrb	r3, [r3, #1]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d035      	beq.n	8002ff4 <Btn_Handle+0xe2>
	{
		if (BtnX->Btn_current == 0)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d110      	bne.n	8002fb2 <Btn_Handle+0xa0>
		{
			BtnX->Is_press_timeout = 1;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	711a      	strb	r2, [r3, #4]
			Btn_press_Callback(BtnX->GPIOx,BtnX->GPIO_Pin);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	691a      	ldr	r2, [r3, #16]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	8a9b      	ldrh	r3, [r3, #20]
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	0010      	movs	r0, r2
 8002fa2:	f000 fa2d 	bl	8003400 <Btn_press_Callback>
			BtnX->Time_start_press = HAL_GetTick();
 8002fa6:	f7fd fc23 	bl	80007f0 <HAL_GetTick>
 8002faa:	0002      	movs	r2, r0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	60da      	str	r2, [r3, #12]
 8002fb0:	e01c      	b.n	8002fec <Btn_Handle+0xda>
		} else
		{
			if (HAL_GetTick() - BtnX->Time_start_press <= 1000)
 8002fb2:	f7fd fc1d 	bl	80007f0 <HAL_GetTick>
 8002fb6:	0002      	movs	r2, r0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	1ad2      	subs	r2, r2, r3
 8002fbe:	23fa      	movs	r3, #250	; 0xfa
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d807      	bhi.n	8002fd6 <Btn_Handle+0xc4>
			{
				Btn_press_short_Callback(BtnX->GPIOx,BtnX->GPIO_Pin);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691a      	ldr	r2, [r3, #16]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	8a9b      	ldrh	r3, [r3, #20]
 8002fce:	0019      	movs	r1, r3
 8002fd0:	0010      	movs	r0, r2
 8002fd2:	f7ff ff7d 	bl	8002ed0 <Btn_press_short_Callback>
			}
			Btn_release_Callback(BtnX->GPIOx,BtnX->GPIO_Pin);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	8a9b      	ldrh	r3, [r3, #20]
 8002fde:	0019      	movs	r1, r3
 8002fe0:	0010      	movs	r0, r2
 8002fe2:	f7ff ff80 	bl	8002ee6 <Btn_release_Callback>
			BtnX->Is_press_timeout = 0;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	711a      	strb	r2, [r3, #4]
		}
		BtnX->Btn_last = BtnX->Btn_current;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	781a      	ldrb	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	705a      	strb	r2, [r3, #1]
	}
	//*****************Nhan giu******************//
	if (BtnX->Is_press_timeout && (HAL_GetTick() - BtnX->Time_start_press >= 2000))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	791b      	ldrb	r3, [r3, #4]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d014      	beq.n	8003026 <Btn_Handle+0x114>
 8002ffc:	f7fd fbf8 	bl	80007f0 <HAL_GetTick>
 8003000:	0002      	movs	r2, r0
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	1ad2      	subs	r2, r2, r3
 8003008:	23fa      	movs	r3, #250	; 0xfa
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	429a      	cmp	r2, r3
 800300e:	d30a      	bcc.n	8003026 <Btn_Handle+0x114>
	{
		Btn_press_timeout_Callback(BtnX->GPIOx,BtnX->GPIO_Pin);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691a      	ldr	r2, [r3, #16]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	8a9b      	ldrh	r3, [r3, #20]
 8003018:	0019      	movs	r1, r3
 800301a:	0010      	movs	r0, r2
 800301c:	f7ff ff6e 	bl	8002efc <Btn_press_timeout_Callback>
		BtnX->Is_press_timeout = 0;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	711a      	strb	r2, [r3, #4]
	}
}
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	46bd      	mov	sp, r7
 800302a:	b004      	add	sp, #16
 800302c:	bdb0      	pop	{r4, r5, r7, pc}

0800302e <Btn_Init>:

void Btn_Init(Btn_Typedef *BtnX, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b084      	sub	sp, #16
 8003032:	af00      	add	r7, sp, #0
 8003034:	60f8      	str	r0, [r7, #12]
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	1dbb      	adds	r3, r7, #6
 800303a:	801a      	strh	r2, [r3, #0]
	BtnX->GPIOx = GPIOx;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	68ba      	ldr	r2, [r7, #8]
 8003040:	611a      	str	r2, [r3, #16]
	BtnX->GPIO_Pin = GPIO_Pin;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	1dba      	adds	r2, r7, #6
 8003046:	8812      	ldrh	r2, [r2, #0]
 8003048:	829a      	strh	r2, [r3, #20]

}
 800304a:	46c0      	nop			; (mov r8, r8)
 800304c:	46bd      	mov	sp, r7
 800304e:	b004      	add	sp, #16
 8003050:	bd80      	pop	{r7, pc}

08003052 <clearCube>:
#include "clear_cube.h"
#include "main.h"
#include "transmit_data.h"

void clearCube(SPI_HandleTypeDef hspi1)
{
 8003052:	b084      	sub	sp, #16
 8003054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003056:	b09d      	sub	sp, #116	; 0x74
 8003058:	af18      	add	r7, sp, #96	; 0x60
 800305a:	2428      	movs	r4, #40	; 0x28
 800305c:	193c      	adds	r4, r7, r4
 800305e:	6020      	str	r0, [r4, #0]
 8003060:	6061      	str	r1, [r4, #4]
 8003062:	60a2      	str	r2, [r4, #8]
 8003064:	60e3      	str	r3, [r4, #12]
	uint8_t column[8], layer;
	layer = 0x00;
 8003066:	230b      	movs	r3, #11
 8003068:	18fb      	adds	r3, r7, r3
 800306a:	2200      	movs	r2, #0
 800306c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 8; i ++)
 800306e:	2300      	movs	r3, #0
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	e007      	b.n	8003084 <clearCube+0x32>
	{
		column[i] = 0x00;
 8003074:	003a      	movs	r2, r7
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	18d3      	adds	r3, r2, r3
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 8; i ++)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	3301      	adds	r3, #1
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b07      	cmp	r3, #7
 8003088:	ddf4      	ble.n	8003074 <clearCube+0x22>
	}
	TransmitData(column, layer, hspi1);
 800308a:	2328      	movs	r3, #40	; 0x28
 800308c:	18fc      	adds	r4, r7, r3
 800308e:	230b      	movs	r3, #11
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	781e      	ldrb	r6, [r3, #0]
 8003094:	003d      	movs	r5, r7
 8003096:	466b      	mov	r3, sp
 8003098:	0018      	movs	r0, r3
 800309a:	0023      	movs	r3, r4
 800309c:	3308      	adds	r3, #8
 800309e:	225c      	movs	r2, #92	; 0x5c
 80030a0:	0019      	movs	r1, r3
 80030a2:	f000 fce9 	bl	8003a78 <memcpy>
 80030a6:	6822      	ldr	r2, [r4, #0]
 80030a8:	6863      	ldr	r3, [r4, #4]
 80030aa:	0031      	movs	r1, r6
 80030ac:	0028      	movs	r0, r5
 80030ae:	f000 fc7b 	bl	80039a8 <TransmitData>
}
 80030b2:	46c0      	nop			; (mov r8, r8)
 80030b4:	46bd      	mov	sp, r7
 80030b6:	b005      	add	sp, #20
 80030b8:	bcf0      	pop	{r4, r5, r6, r7}
 80030ba:	bc08      	pop	{r3}
 80030bc:	b004      	add	sp, #16
 80030be:	4718      	bx	r3

080030c0 <GrowShrinkCube_Handle>:
static uint32_t time_start = 0;
uint8_t column[4][8];
uint8_t layer_gs[4];

void GrowShrinkCube_Handle(SPI_HandleTypeDef hspi1) //ok
{
 80030c0:	b084      	sub	sp, #16
 80030c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030c4:	b09f      	sub	sp, #124	; 0x7c
 80030c6:	af18      	add	r7, sp, #96	; 0x60
 80030c8:	2430      	movs	r4, #48	; 0x30
 80030ca:	193c      	adds	r4, r7, r4
 80030cc:	6020      	str	r0, [r4, #0]
 80030ce:	6061      	str	r1, [r4, #4]
 80030d0:	60a2      	str	r2, [r4, #8]
 80030d2:	60e3      	str	r3, [r4, #12]
	uint8_t temp[8];
	column[0][0] = column[0][1] = column[0][2] = column[0][3] = column[0][4] = column[0][5] = column[0][6] = column[0][7] = 0xff;
 80030d4:	4bac      	ldr	r3, [pc, #688]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030d6:	22ff      	movs	r2, #255	; 0xff
 80030d8:	71da      	strb	r2, [r3, #7]
 80030da:	4bab      	ldr	r3, [pc, #684]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030dc:	79da      	ldrb	r2, [r3, #7]
 80030de:	4baa      	ldr	r3, [pc, #680]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030e0:	719a      	strb	r2, [r3, #6]
 80030e2:	4ba9      	ldr	r3, [pc, #676]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030e4:	799a      	ldrb	r2, [r3, #6]
 80030e6:	4ba8      	ldr	r3, [pc, #672]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030e8:	715a      	strb	r2, [r3, #5]
 80030ea:	4ba7      	ldr	r3, [pc, #668]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030ec:	795a      	ldrb	r2, [r3, #5]
 80030ee:	4ba6      	ldr	r3, [pc, #664]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030f0:	711a      	strb	r2, [r3, #4]
 80030f2:	4ba5      	ldr	r3, [pc, #660]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030f4:	791a      	ldrb	r2, [r3, #4]
 80030f6:	4ba4      	ldr	r3, [pc, #656]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030f8:	70da      	strb	r2, [r3, #3]
 80030fa:	4ba3      	ldr	r3, [pc, #652]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80030fc:	78da      	ldrb	r2, [r3, #3]
 80030fe:	4ba2      	ldr	r3, [pc, #648]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003100:	709a      	strb	r2, [r3, #2]
 8003102:	4ba1      	ldr	r3, [pc, #644]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003104:	789a      	ldrb	r2, [r3, #2]
 8003106:	4ba0      	ldr	r3, [pc, #640]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003108:	705a      	strb	r2, [r3, #1]
 800310a:	4b9f      	ldr	r3, [pc, #636]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800310c:	785a      	ldrb	r2, [r3, #1]
 800310e:	4b9e      	ldr	r3, [pc, #632]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003110:	701a      	strb	r2, [r3, #0]
	column[1][1] = column[1][2] = column[1][3] = column[1][4] = column[1][5] = column[1][6] = 0x7e;
 8003112:	4b9d      	ldr	r3, [pc, #628]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003114:	227e      	movs	r2, #126	; 0x7e
 8003116:	739a      	strb	r2, [r3, #14]
 8003118:	4b9b      	ldr	r3, [pc, #620]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800311a:	7b9a      	ldrb	r2, [r3, #14]
 800311c:	4b9a      	ldr	r3, [pc, #616]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800311e:	735a      	strb	r2, [r3, #13]
 8003120:	4b99      	ldr	r3, [pc, #612]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003122:	7b5a      	ldrb	r2, [r3, #13]
 8003124:	4b98      	ldr	r3, [pc, #608]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003126:	731a      	strb	r2, [r3, #12]
 8003128:	4b97      	ldr	r3, [pc, #604]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800312a:	7b1a      	ldrb	r2, [r3, #12]
 800312c:	4b96      	ldr	r3, [pc, #600]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800312e:	72da      	strb	r2, [r3, #11]
 8003130:	4b95      	ldr	r3, [pc, #596]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003132:	7ada      	ldrb	r2, [r3, #11]
 8003134:	4b94      	ldr	r3, [pc, #592]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003136:	729a      	strb	r2, [r3, #10]
 8003138:	4b93      	ldr	r3, [pc, #588]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800313a:	7a9a      	ldrb	r2, [r3, #10]
 800313c:	4b92      	ldr	r3, [pc, #584]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800313e:	725a      	strb	r2, [r3, #9]
    column[2][2] = column[2][3] = column[2][4] = column[2][5] = 0x3c;
 8003140:	4b91      	ldr	r3, [pc, #580]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003142:	223c      	movs	r2, #60	; 0x3c
 8003144:	755a      	strb	r2, [r3, #21]
 8003146:	4b90      	ldr	r3, [pc, #576]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003148:	7d5a      	ldrb	r2, [r3, #21]
 800314a:	4b8f      	ldr	r3, [pc, #572]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800314c:	751a      	strb	r2, [r3, #20]
 800314e:	4b8e      	ldr	r3, [pc, #568]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003150:	7d1a      	ldrb	r2, [r3, #20]
 8003152:	4b8d      	ldr	r3, [pc, #564]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003154:	74da      	strb	r2, [r3, #19]
 8003156:	4b8c      	ldr	r3, [pc, #560]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003158:	7cda      	ldrb	r2, [r3, #19]
 800315a:	4b8b      	ldr	r3, [pc, #556]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800315c:	749a      	strb	r2, [r3, #18]
    column[3][3] = column[3][4] = 0x18;
 800315e:	4b8a      	ldr	r3, [pc, #552]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003160:	2218      	movs	r2, #24
 8003162:	771a      	strb	r2, [r3, #28]
 8003164:	4b88      	ldr	r3, [pc, #544]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003166:	7f1a      	ldrb	r2, [r3, #28]
 8003168:	4b87      	ldr	r3, [pc, #540]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 800316a:	76da      	strb	r2, [r3, #27]

    layer_gs[0] = 0xff;
 800316c:	4b87      	ldr	r3, [pc, #540]	; (800338c <GrowShrinkCube_Handle+0x2cc>)
 800316e:	22ff      	movs	r2, #255	; 0xff
 8003170:	701a      	strb	r2, [r3, #0]
    layer_gs[1] = 0x7e;
 8003172:	4b86      	ldr	r3, [pc, #536]	; (800338c <GrowShrinkCube_Handle+0x2cc>)
 8003174:	227e      	movs	r2, #126	; 0x7e
 8003176:	705a      	strb	r2, [r3, #1]
    layer_gs[2] = 0x3c;
 8003178:	4b84      	ldr	r3, [pc, #528]	; (800338c <GrowShrinkCube_Handle+0x2cc>)
 800317a:	223c      	movs	r2, #60	; 0x3c
 800317c:	709a      	strb	r2, [r3, #2]
    layer_gs[3] = 0x18;
 800317e:	4b83      	ldr	r3, [pc, #524]	; (800338c <GrowShrinkCube_Handle+0x2cc>)
 8003180:	2218      	movs	r2, #24
 8003182:	70da      	strb	r2, [r3, #3]

	switch (size_cube)
 8003184:	4b82      	ldr	r3, [pc, #520]	; (8003390 <GrowShrinkCube_Handle+0x2d0>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b03      	cmp	r3, #3
 800318a:	d100      	bne.n	800318e <GrowShrinkCube_Handle+0xce>
 800318c:	e0b5      	b.n	80032fa <GrowShrinkCube_Handle+0x23a>
 800318e:	dd00      	ble.n	8003192 <GrowShrinkCube_Handle+0xd2>
 8003190:	e0ea      	b.n	8003368 <GrowShrinkCube_Handle+0x2a8>
 8003192:	2b02      	cmp	r3, #2
 8003194:	d100      	bne.n	8003198 <GrowShrinkCube_Handle+0xd8>
 8003196:	e078      	b.n	800328a <GrowShrinkCube_Handle+0x1ca>
 8003198:	dd00      	ble.n	800319c <GrowShrinkCube_Handle+0xdc>
 800319a:	e0e5      	b.n	8003368 <GrowShrinkCube_Handle+0x2a8>
 800319c:	2b00      	cmp	r3, #0
 800319e:	d002      	beq.n	80031a6 <GrowShrinkCube_Handle+0xe6>
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d039      	beq.n	8003218 <GrowShrinkCube_Handle+0x158>
				time_start = HAL_GetTick();
				size_cube = TWO_X_TWO_CUBE;
			}
			break;
		default:
			break;
 80031a4:	e0e0      	b.n	8003368 <GrowShrinkCube_Handle+0x2a8>
			if (HAL_GetTick() - time_start >= time_todo2)
 80031a6:	f7fd fb23 	bl	80007f0 <HAL_GetTick>
 80031aa:	0002      	movs	r2, r0
 80031ac:	4b79      	ldr	r3, [pc, #484]	; (8003394 <GrowShrinkCube_Handle+0x2d4>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	22c8      	movs	r2, #200	; 0xc8
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d200      	bcs.n	80031ba <GrowShrinkCube_Handle+0xfa>
 80031b8:	e0d8      	b.n	800336c <GrowShrinkCube_Handle+0x2ac>
				for (int j = 0; j < 8; j++)
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
 80031be:	e01f      	b.n	8003200 <GrowShrinkCube_Handle+0x140>
					temp[j] = column[3][j];
 80031c0:	4a71      	ldr	r2, [pc, #452]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	18d3      	adds	r3, r2, r3
 80031c6:	3318      	adds	r3, #24
 80031c8:	7819      	ldrb	r1, [r3, #0]
 80031ca:	003a      	movs	r2, r7
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	18d3      	adds	r3, r2, r3
 80031d0:	1c0a      	adds	r2, r1, #0
 80031d2:	701a      	strb	r2, [r3, #0]
					TransmitData(temp, layer_gs[3], hspi1);
 80031d4:	4b6d      	ldr	r3, [pc, #436]	; (800338c <GrowShrinkCube_Handle+0x2cc>)
 80031d6:	78de      	ldrb	r6, [r3, #3]
 80031d8:	2330      	movs	r3, #48	; 0x30
 80031da:	18fc      	adds	r4, r7, r3
 80031dc:	003d      	movs	r5, r7
 80031de:	466b      	mov	r3, sp
 80031e0:	0018      	movs	r0, r3
 80031e2:	0023      	movs	r3, r4
 80031e4:	3308      	adds	r3, #8
 80031e6:	225c      	movs	r2, #92	; 0x5c
 80031e8:	0019      	movs	r1, r3
 80031ea:	f000 fc45 	bl	8003a78 <memcpy>
 80031ee:	6822      	ldr	r2, [r4, #0]
 80031f0:	6863      	ldr	r3, [r4, #4]
 80031f2:	0031      	movs	r1, r6
 80031f4:	0028      	movs	r0, r5
 80031f6:	f000 fbd7 	bl	80039a8 <TransmitData>
				for (int j = 0; j < 8; j++)
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	3301      	adds	r3, #1
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	2b07      	cmp	r3, #7
 8003204:	dddc      	ble.n	80031c0 <GrowShrinkCube_Handle+0x100>
				time_start = HAL_GetTick();
 8003206:	f7fd faf3 	bl	80007f0 <HAL_GetTick>
 800320a:	0002      	movs	r2, r0
 800320c:	4b61      	ldr	r3, [pc, #388]	; (8003394 <GrowShrinkCube_Handle+0x2d4>)
 800320e:	601a      	str	r2, [r3, #0]
				size_cube = FOUR_X_FOUR_CUBE;
 8003210:	4b5f      	ldr	r3, [pc, #380]	; (8003390 <GrowShrinkCube_Handle+0x2d0>)
 8003212:	2201      	movs	r2, #1
 8003214:	701a      	strb	r2, [r3, #0]
			break;
 8003216:	e0a9      	b.n	800336c <GrowShrinkCube_Handle+0x2ac>
			if (HAL_GetTick() - time_start >= time_todo2)
 8003218:	f7fd faea 	bl	80007f0 <HAL_GetTick>
 800321c:	0002      	movs	r2, r0
 800321e:	4b5d      	ldr	r3, [pc, #372]	; (8003394 <GrowShrinkCube_Handle+0x2d4>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	22c8      	movs	r2, #200	; 0xc8
 8003226:	4293      	cmp	r3, r2
 8003228:	d200      	bcs.n	800322c <GrowShrinkCube_Handle+0x16c>
 800322a:	e0a1      	b.n	8003370 <GrowShrinkCube_Handle+0x2b0>
				for (int j = 0; j < 8; j++)
 800322c:	2300      	movs	r3, #0
 800322e:	613b      	str	r3, [r7, #16]
 8003230:	e01f      	b.n	8003272 <GrowShrinkCube_Handle+0x1b2>
					temp[j] = column[2][j];
 8003232:	4a55      	ldr	r2, [pc, #340]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	18d3      	adds	r3, r2, r3
 8003238:	3310      	adds	r3, #16
 800323a:	7819      	ldrb	r1, [r3, #0]
 800323c:	003a      	movs	r2, r7
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	18d3      	adds	r3, r2, r3
 8003242:	1c0a      	adds	r2, r1, #0
 8003244:	701a      	strb	r2, [r3, #0]
					TransmitData(temp, layer_gs[2], hspi1);
 8003246:	4b51      	ldr	r3, [pc, #324]	; (800338c <GrowShrinkCube_Handle+0x2cc>)
 8003248:	789e      	ldrb	r6, [r3, #2]
 800324a:	2330      	movs	r3, #48	; 0x30
 800324c:	18fc      	adds	r4, r7, r3
 800324e:	003d      	movs	r5, r7
 8003250:	466b      	mov	r3, sp
 8003252:	0018      	movs	r0, r3
 8003254:	0023      	movs	r3, r4
 8003256:	3308      	adds	r3, #8
 8003258:	225c      	movs	r2, #92	; 0x5c
 800325a:	0019      	movs	r1, r3
 800325c:	f000 fc0c 	bl	8003a78 <memcpy>
 8003260:	6822      	ldr	r2, [r4, #0]
 8003262:	6863      	ldr	r3, [r4, #4]
 8003264:	0031      	movs	r1, r6
 8003266:	0028      	movs	r0, r5
 8003268:	f000 fb9e 	bl	80039a8 <TransmitData>
				for (int j = 0; j < 8; j++)
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	3301      	adds	r3, #1
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	2b07      	cmp	r3, #7
 8003276:	dddc      	ble.n	8003232 <GrowShrinkCube_Handle+0x172>
				time_start = HAL_GetTick();
 8003278:	f7fd faba 	bl	80007f0 <HAL_GetTick>
 800327c:	0002      	movs	r2, r0
 800327e:	4b45      	ldr	r3, [pc, #276]	; (8003394 <GrowShrinkCube_Handle+0x2d4>)
 8003280:	601a      	str	r2, [r3, #0]
				size_cube = SIX_X_SIX_CUBE;
 8003282:	4b43      	ldr	r3, [pc, #268]	; (8003390 <GrowShrinkCube_Handle+0x2d0>)
 8003284:	2202      	movs	r2, #2
 8003286:	701a      	strb	r2, [r3, #0]
			break;
 8003288:	e072      	b.n	8003370 <GrowShrinkCube_Handle+0x2b0>
			if (HAL_GetTick() - time_start >= time_todo2)
 800328a:	f7fd fab1 	bl	80007f0 <HAL_GetTick>
 800328e:	0002      	movs	r2, r0
 8003290:	4b40      	ldr	r3, [pc, #256]	; (8003394 <GrowShrinkCube_Handle+0x2d4>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	22c8      	movs	r2, #200	; 0xc8
 8003298:	4293      	cmp	r3, r2
 800329a:	d36b      	bcc.n	8003374 <GrowShrinkCube_Handle+0x2b4>
				for (int j = 0; j < 8; j++)
 800329c:	2300      	movs	r3, #0
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	e01f      	b.n	80032e2 <GrowShrinkCube_Handle+0x222>
					temp[j] = column[1][j];
 80032a2:	4a39      	ldr	r2, [pc, #228]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	18d3      	adds	r3, r2, r3
 80032a8:	3308      	adds	r3, #8
 80032aa:	7819      	ldrb	r1, [r3, #0]
 80032ac:	003a      	movs	r2, r7
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	18d3      	adds	r3, r2, r3
 80032b2:	1c0a      	adds	r2, r1, #0
 80032b4:	701a      	strb	r2, [r3, #0]
					TransmitData(temp, layer_gs[1], hspi1);
 80032b6:	4b35      	ldr	r3, [pc, #212]	; (800338c <GrowShrinkCube_Handle+0x2cc>)
 80032b8:	785e      	ldrb	r6, [r3, #1]
 80032ba:	2330      	movs	r3, #48	; 0x30
 80032bc:	18fc      	adds	r4, r7, r3
 80032be:	003d      	movs	r5, r7
 80032c0:	466b      	mov	r3, sp
 80032c2:	0018      	movs	r0, r3
 80032c4:	0023      	movs	r3, r4
 80032c6:	3308      	adds	r3, #8
 80032c8:	225c      	movs	r2, #92	; 0x5c
 80032ca:	0019      	movs	r1, r3
 80032cc:	f000 fbd4 	bl	8003a78 <memcpy>
 80032d0:	6822      	ldr	r2, [r4, #0]
 80032d2:	6863      	ldr	r3, [r4, #4]
 80032d4:	0031      	movs	r1, r6
 80032d6:	0028      	movs	r0, r5
 80032d8:	f000 fb66 	bl	80039a8 <TransmitData>
				for (int j = 0; j < 8; j++)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	3301      	adds	r3, #1
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2b07      	cmp	r3, #7
 80032e6:	dddc      	ble.n	80032a2 <GrowShrinkCube_Handle+0x1e2>
				time_start = HAL_GetTick();
 80032e8:	f7fd fa82 	bl	80007f0 <HAL_GetTick>
 80032ec:	0002      	movs	r2, r0
 80032ee:	4b29      	ldr	r3, [pc, #164]	; (8003394 <GrowShrinkCube_Handle+0x2d4>)
 80032f0:	601a      	str	r2, [r3, #0]
				size_cube = EIGHT_X_EIGHT_CUBE;
 80032f2:	4b27      	ldr	r3, [pc, #156]	; (8003390 <GrowShrinkCube_Handle+0x2d0>)
 80032f4:	2203      	movs	r2, #3
 80032f6:	701a      	strb	r2, [r3, #0]
			break;
 80032f8:	e03c      	b.n	8003374 <GrowShrinkCube_Handle+0x2b4>
			if (HAL_GetTick() - time_start >= time_todo2)
 80032fa:	f7fd fa79 	bl	80007f0 <HAL_GetTick>
 80032fe:	0002      	movs	r2, r0
 8003300:	4b24      	ldr	r3, [pc, #144]	; (8003394 <GrowShrinkCube_Handle+0x2d4>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	22c8      	movs	r2, #200	; 0xc8
 8003308:	4293      	cmp	r3, r2
 800330a:	d335      	bcc.n	8003378 <GrowShrinkCube_Handle+0x2b8>
				for (int j = 0; j < 8; j++)
 800330c:	2300      	movs	r3, #0
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	e01e      	b.n	8003350 <GrowShrinkCube_Handle+0x290>
					temp[j] = column[0][j];
 8003312:	4a1d      	ldr	r2, [pc, #116]	; (8003388 <GrowShrinkCube_Handle+0x2c8>)
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	18d3      	adds	r3, r2, r3
 8003318:	7819      	ldrb	r1, [r3, #0]
 800331a:	003a      	movs	r2, r7
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	18d3      	adds	r3, r2, r3
 8003320:	1c0a      	adds	r2, r1, #0
 8003322:	701a      	strb	r2, [r3, #0]
					TransmitData(temp, layer_gs[0], hspi1);
 8003324:	4b19      	ldr	r3, [pc, #100]	; (800338c <GrowShrinkCube_Handle+0x2cc>)
 8003326:	781e      	ldrb	r6, [r3, #0]
 8003328:	2330      	movs	r3, #48	; 0x30
 800332a:	18fc      	adds	r4, r7, r3
 800332c:	003d      	movs	r5, r7
 800332e:	466b      	mov	r3, sp
 8003330:	0018      	movs	r0, r3
 8003332:	0023      	movs	r3, r4
 8003334:	3308      	adds	r3, #8
 8003336:	225c      	movs	r2, #92	; 0x5c
 8003338:	0019      	movs	r1, r3
 800333a:	f000 fb9d 	bl	8003a78 <memcpy>
 800333e:	6822      	ldr	r2, [r4, #0]
 8003340:	6863      	ldr	r3, [r4, #4]
 8003342:	0031      	movs	r1, r6
 8003344:	0028      	movs	r0, r5
 8003346:	f000 fb2f 	bl	80039a8 <TransmitData>
				for (int j = 0; j < 8; j++)
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	3301      	adds	r3, #1
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2b07      	cmp	r3, #7
 8003354:	dddd      	ble.n	8003312 <GrowShrinkCube_Handle+0x252>
				time_start = HAL_GetTick();
 8003356:	f7fd fa4b 	bl	80007f0 <HAL_GetTick>
 800335a:	0002      	movs	r2, r0
 800335c:	4b0d      	ldr	r3, [pc, #52]	; (8003394 <GrowShrinkCube_Handle+0x2d4>)
 800335e:	601a      	str	r2, [r3, #0]
				size_cube = TWO_X_TWO_CUBE;
 8003360:	4b0b      	ldr	r3, [pc, #44]	; (8003390 <GrowShrinkCube_Handle+0x2d0>)
 8003362:	2200      	movs	r2, #0
 8003364:	701a      	strb	r2, [r3, #0]
			break;
 8003366:	e007      	b.n	8003378 <GrowShrinkCube_Handle+0x2b8>
			break;
 8003368:	46c0      	nop			; (mov r8, r8)
 800336a:	e006      	b.n	800337a <GrowShrinkCube_Handle+0x2ba>
			break;
 800336c:	46c0      	nop			; (mov r8, r8)
 800336e:	e004      	b.n	800337a <GrowShrinkCube_Handle+0x2ba>
			break;
 8003370:	46c0      	nop			; (mov r8, r8)
 8003372:	e002      	b.n	800337a <GrowShrinkCube_Handle+0x2ba>
			break;
 8003374:	46c0      	nop			; (mov r8, r8)
 8003376:	e000      	b.n	800337a <GrowShrinkCube_Handle+0x2ba>
			break;
 8003378:	46c0      	nop			; (mov r8, r8)
	}
}
 800337a:	46c0      	nop			; (mov r8, r8)
 800337c:	46bd      	mov	sp, r7
 800337e:	b007      	add	sp, #28
 8003380:	bcf0      	pop	{r4, r5, r6, r7}
 8003382:	bc08      	pop	{r3}
 8003384:	b004      	add	sp, #16
 8003386:	4718      	bx	r3
 8003388:	20000134 	.word	0x20000134
 800338c:	20000154 	.word	0x20000154
 8003390:	2000012c 	.word	0x2000012c
 8003394:	20000130 	.word	0x20000130

08003398 <GrowShrinkCube_Set_State>:

void GrowShrinkCube_Set_State()
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
	currentEffect = GROW_SHRINK_CUBE;
 800339e:	4b14      	ldr	r3, [pc, #80]	; (80033f0 <GrowShrinkCube_Set_State+0x58>)
 80033a0:	2203      	movs	r2, #3
 80033a2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++)
 80033a4:	2300      	movs	r3, #0
 80033a6:	607b      	str	r3, [r7, #4]
 80033a8:	e018      	b.n	80033dc <GrowShrinkCube_Set_State+0x44>
	{
		layer_gs[i] = 0;
 80033aa:	4a12      	ldr	r2, [pc, #72]	; (80033f4 <GrowShrinkCube_Set_State+0x5c>)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	18d3      	adds	r3, r2, r3
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 8; j++)
 80033b4:	2300      	movs	r3, #0
 80033b6:	603b      	str	r3, [r7, #0]
 80033b8:	e00a      	b.n	80033d0 <GrowShrinkCube_Set_State+0x38>
		{
			column[i][j] = 0;
 80033ba:	4a0f      	ldr	r2, [pc, #60]	; (80033f8 <GrowShrinkCube_Set_State+0x60>)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	18d2      	adds	r2, r2, r3
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	18d3      	adds	r3, r2, r3
 80033c6:	2200      	movs	r2, #0
 80033c8:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 8; j++)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	3301      	adds	r3, #1
 80033ce:	603b      	str	r3, [r7, #0]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	2b07      	cmp	r3, #7
 80033d4:	ddf1      	ble.n	80033ba <GrowShrinkCube_Set_State+0x22>
	for (int i = 0; i < 4; i++)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	3301      	adds	r3, #1
 80033da:	607b      	str	r3, [r7, #4]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b03      	cmp	r3, #3
 80033e0:	dde3      	ble.n	80033aa <GrowShrinkCube_Set_State+0x12>
		}
	}
	size_cube = EIGHT_X_EIGHT_CUBE;
 80033e2:	4b06      	ldr	r3, [pc, #24]	; (80033fc <GrowShrinkCube_Set_State+0x64>)
 80033e4:	2203      	movs	r2, #3
 80033e6:	701a      	strb	r2, [r3, #0]
}
 80033e8:	46c0      	nop			; (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b002      	add	sp, #8
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20000158 	.word	0x20000158
 80033f4:	20000154 	.word	0x20000154
 80033f8:	20000134 	.word	0x20000134
 80033fc:	2000012c 	.word	0x2000012c

08003400 <Btn_press_Callback>:
#include "led_cube_handle.h"

Cube_Status currentEffect = TURN_OFF_ALL_LEDS;

void Btn_press_Callback(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	000a      	movs	r2, r1
 800340a:	1cbb      	adds	r3, r7, #2
 800340c:	801a      	strh	r2, [r3, #0]
	switch(currentEffect){
 800340e:	4b10      	ldr	r3, [pc, #64]	; (8003450 <Btn_press_Callback+0x50>)
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	2b03      	cmp	r3, #3
 8003414:	d012      	beq.n	800343c <Btn_press_Callback+0x3c>
 8003416:	dc15      	bgt.n	8003444 <Btn_press_Callback+0x44>
 8003418:	2b02      	cmp	r3, #2
 800341a:	d00c      	beq.n	8003436 <Btn_press_Callback+0x36>
 800341c:	dc12      	bgt.n	8003444 <Btn_press_Callback+0x44>
 800341e:	2b00      	cmp	r3, #0
 8003420:	d002      	beq.n	8003428 <Btn_press_Callback+0x28>
 8003422:	2b01      	cmp	r3, #1
 8003424:	d004      	beq.n	8003430 <Btn_press_Callback+0x30>
		break;
	case GROW_SHRINK_CUBE:
		currentEffect = TURN_OFF_ALL_LEDS;
		break;
	default:
		break;
 8003426:	e00d      	b.n	8003444 <Btn_press_Callback+0x44>
		currentEffect = TURN_ON_ALL_LEDS;
 8003428:	4b09      	ldr	r3, [pc, #36]	; (8003450 <Btn_press_Callback+0x50>)
 800342a:	2201      	movs	r2, #1
 800342c:	701a      	strb	r2, [r3, #0]
		break;
 800342e:	e00a      	b.n	8003446 <Btn_press_Callback+0x46>
		PlaneCube_Set_State();
 8003430:	f000 fa8a 	bl	8003948 <PlaneCube_Set_State>
		break;
 8003434:	e007      	b.n	8003446 <Btn_press_Callback+0x46>
		GrowShrinkCube_Set_State();
 8003436:	f7ff ffaf 	bl	8003398 <GrowShrinkCube_Set_State>
		break;
 800343a:	e004      	b.n	8003446 <Btn_press_Callback+0x46>
		currentEffect = TURN_OFF_ALL_LEDS;
 800343c:	4b04      	ldr	r3, [pc, #16]	; (8003450 <Btn_press_Callback+0x50>)
 800343e:	2200      	movs	r2, #0
 8003440:	701a      	strb	r2, [r3, #0]
		break;
 8003442:	e000      	b.n	8003446 <Btn_press_Callback+0x46>
		break;
 8003444:	46c0      	nop			; (mov r8, r8)
	}
}
 8003446:	46c0      	nop			; (mov r8, r8)
 8003448:	46bd      	mov	sp, r7
 800344a:	b002      	add	sp, #8
 800344c:	bd80      	pop	{r7, pc}
 800344e:	46c0      	nop			; (mov r8, r8)
 8003450:	20000158 	.word	0x20000158

08003454 <Led_cube_Handle>:

void Led_cube_Handle(Cube_Status cube_state,SPI_HandleTypeDef hspi1)
{
 8003454:	b084      	sub	sp, #16
 8003456:	b5b0      	push	{r4, r5, r7, lr}
 8003458:	b098      	sub	sp, #96	; 0x60
 800345a:	af16      	add	r7, sp, #88	; 0x58
 800345c:	0004      	movs	r4, r0
 800345e:	2004      	movs	r0, #4
 8003460:	2518      	movs	r5, #24
 8003462:	1940      	adds	r0, r0, r5
 8003464:	19c0      	adds	r0, r0, r7
 8003466:	6001      	str	r1, [r0, #0]
 8003468:	6042      	str	r2, [r0, #4]
 800346a:	6083      	str	r3, [r0, #8]
 800346c:	1dfb      	adds	r3, r7, #7
 800346e:	1c22      	adds	r2, r4, #0
 8003470:	701a      	strb	r2, [r3, #0]
	switch (cube_state) {
 8003472:	1dfb      	adds	r3, r7, #7
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2b03      	cmp	r3, #3
 8003478:	d041      	beq.n	80034fe <Led_cube_Handle+0xaa>
 800347a:	dc53      	bgt.n	8003524 <Led_cube_Handle+0xd0>
 800347c:	2b02      	cmp	r3, #2
 800347e:	d02b      	beq.n	80034d8 <Led_cube_Handle+0x84>
 8003480:	dc50      	bgt.n	8003524 <Led_cube_Handle+0xd0>
 8003482:	2b00      	cmp	r3, #0
 8003484:	d002      	beq.n	800348c <Led_cube_Handle+0x38>
 8003486:	2b01      	cmp	r3, #1
 8003488:	d013      	beq.n	80034b2 <Led_cube_Handle+0x5e>
			break;
		case GROW_SHRINK_CUBE:
			GrowShrinkCube_Handle(hspi1);
			break;
		default:
			break;
 800348a:	e04b      	b.n	8003524 <Led_cube_Handle+0xd0>
			clearCube(hspi1);
 800348c:	2304      	movs	r3, #4
 800348e:	2218      	movs	r2, #24
 8003490:	189b      	adds	r3, r3, r2
 8003492:	19dc      	adds	r4, r3, r7
 8003494:	466b      	mov	r3, sp
 8003496:	0018      	movs	r0, r3
 8003498:	0023      	movs	r3, r4
 800349a:	3310      	adds	r3, #16
 800349c:	2254      	movs	r2, #84	; 0x54
 800349e:	0019      	movs	r1, r3
 80034a0:	f000 faea 	bl	8003a78 <memcpy>
 80034a4:	6820      	ldr	r0, [r4, #0]
 80034a6:	6861      	ldr	r1, [r4, #4]
 80034a8:	68a2      	ldr	r2, [r4, #8]
 80034aa:	68e3      	ldr	r3, [r4, #12]
 80034ac:	f7ff fdd1 	bl	8003052 <clearCube>
			break;
 80034b0:	e039      	b.n	8003526 <Led_cube_Handle+0xd2>
			lightCube(hspi1);
 80034b2:	2304      	movs	r3, #4
 80034b4:	2218      	movs	r2, #24
 80034b6:	189b      	adds	r3, r3, r2
 80034b8:	19dc      	adds	r4, r3, r7
 80034ba:	466b      	mov	r3, sp
 80034bc:	0018      	movs	r0, r3
 80034be:	0023      	movs	r3, r4
 80034c0:	3310      	adds	r3, #16
 80034c2:	2254      	movs	r2, #84	; 0x54
 80034c4:	0019      	movs	r1, r3
 80034c6:	f000 fad7 	bl	8003a78 <memcpy>
 80034ca:	6820      	ldr	r0, [r4, #0]
 80034cc:	6861      	ldr	r1, [r4, #4]
 80034ce:	68a2      	ldr	r2, [r4, #8]
 80034d0:	68e3      	ldr	r3, [r4, #12]
 80034d2:	f000 f82f 	bl	8003534 <lightCube>
			break;
 80034d6:	e026      	b.n	8003526 <Led_cube_Handle+0xd2>
			PlaneCube_Handle(hspi1);
 80034d8:	2304      	movs	r3, #4
 80034da:	2218      	movs	r2, #24
 80034dc:	189b      	adds	r3, r3, r2
 80034de:	19dc      	adds	r4, r3, r7
 80034e0:	466b      	mov	r3, sp
 80034e2:	0018      	movs	r0, r3
 80034e4:	0023      	movs	r3, r4
 80034e6:	3310      	adds	r3, #16
 80034e8:	2254      	movs	r2, #84	; 0x54
 80034ea:	0019      	movs	r1, r3
 80034ec:	f000 fac4 	bl	8003a78 <memcpy>
 80034f0:	6820      	ldr	r0, [r4, #0]
 80034f2:	6861      	ldr	r1, [r4, #4]
 80034f4:	68a2      	ldr	r2, [r4, #8]
 80034f6:	68e3      	ldr	r3, [r4, #12]
 80034f8:	f000 f85e 	bl	80035b8 <PlaneCube_Handle>
			break;
 80034fc:	e013      	b.n	8003526 <Led_cube_Handle+0xd2>
			GrowShrinkCube_Handle(hspi1);
 80034fe:	2304      	movs	r3, #4
 8003500:	2218      	movs	r2, #24
 8003502:	189b      	adds	r3, r3, r2
 8003504:	19dc      	adds	r4, r3, r7
 8003506:	466b      	mov	r3, sp
 8003508:	0018      	movs	r0, r3
 800350a:	0023      	movs	r3, r4
 800350c:	3310      	adds	r3, #16
 800350e:	2254      	movs	r2, #84	; 0x54
 8003510:	0019      	movs	r1, r3
 8003512:	f000 fab1 	bl	8003a78 <memcpy>
 8003516:	6820      	ldr	r0, [r4, #0]
 8003518:	6861      	ldr	r1, [r4, #4]
 800351a:	68a2      	ldr	r2, [r4, #8]
 800351c:	68e3      	ldr	r3, [r4, #12]
 800351e:	f7ff fdcf 	bl	80030c0 <GrowShrinkCube_Handle>
			break;
 8003522:	e000      	b.n	8003526 <Led_cube_Handle+0xd2>
			break;
 8003524:	46c0      	nop			; (mov r8, r8)
	}
}
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	46bd      	mov	sp, r7
 800352a:	b002      	add	sp, #8
 800352c:	bcb0      	pop	{r4, r5, r7}
 800352e:	bc08      	pop	{r3}
 8003530:	b004      	add	sp, #16
 8003532:	4718      	bx	r3

08003534 <lightCube>:
#include "light_cube.h"

void lightCube(SPI_HandleTypeDef hspi1)
{
 8003534:	b084      	sub	sp, #16
 8003536:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003538:	b09f      	sub	sp, #124	; 0x7c
 800353a:	af18      	add	r7, sp, #96	; 0x60
 800353c:	2430      	movs	r4, #48	; 0x30
 800353e:	193c      	adds	r4, r7, r4
 8003540:	6020      	str	r0, [r4, #0]
 8003542:	6061      	str	r1, [r4, #4]
 8003544:	60a2      	str	r2, [r4, #8]
 8003546:	60e3      	str	r3, [r4, #12]
	uint8_t column[8], layer;
	for (int i = 0;  i < 8; i++)
 8003548:	2300      	movs	r3, #0
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	e029      	b.n	80035a2 <lightCube+0x6e>
	{
		for (int j = 0; j < 8; j++)
 800354e:	2300      	movs	r3, #0
 8003550:	613b      	str	r3, [r7, #16]
 8003552:	e007      	b.n	8003564 <lightCube+0x30>
		{
			column[i] = 0xff;
 8003554:	1d3a      	adds	r2, r7, #4
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	18d3      	adds	r3, r2, r3
 800355a:	22ff      	movs	r2, #255	; 0xff
 800355c:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 8; j++)
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	3301      	adds	r3, #1
 8003562:	613b      	str	r3, [r7, #16]
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	2b07      	cmp	r3, #7
 8003568:	ddf4      	ble.n	8003554 <lightCube+0x20>
		}
		layer = 0x80 >> i;
 800356a:	2280      	movs	r2, #128	; 0x80
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	411a      	asrs	r2, r3
 8003570:	210f      	movs	r1, #15
 8003572:	187b      	adds	r3, r7, r1
 8003574:	701a      	strb	r2, [r3, #0]
		TransmitData(column, layer,hspi1);
 8003576:	2330      	movs	r3, #48	; 0x30
 8003578:	18fc      	adds	r4, r7, r3
 800357a:	187b      	adds	r3, r7, r1
 800357c:	781e      	ldrb	r6, [r3, #0]
 800357e:	1d3d      	adds	r5, r7, #4
 8003580:	466b      	mov	r3, sp
 8003582:	0018      	movs	r0, r3
 8003584:	0023      	movs	r3, r4
 8003586:	3308      	adds	r3, #8
 8003588:	225c      	movs	r2, #92	; 0x5c
 800358a:	0019      	movs	r1, r3
 800358c:	f000 fa74 	bl	8003a78 <memcpy>
 8003590:	6822      	ldr	r2, [r4, #0]
 8003592:	6863      	ldr	r3, [r4, #4]
 8003594:	0031      	movs	r1, r6
 8003596:	0028      	movs	r0, r5
 8003598:	f000 fa06 	bl	80039a8 <TransmitData>
	for (int i = 0;  i < 8; i++)
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	3301      	adds	r3, #1
 80035a0:	617b      	str	r3, [r7, #20]
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	2b07      	cmp	r3, #7
 80035a6:	ddd2      	ble.n	800354e <lightCube+0x1a>
	}
}
 80035a8:	46c0      	nop			; (mov r8, r8)
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b007      	add	sp, #28
 80035b0:	bcf0      	pop	{r4, r5, r6, r7}
 80035b2:	bc08      	pop	{r3}
 80035b4:	b004      	add	sp, #16
 80035b6:	4718      	bx	r3

080035b8 <PlaneCube_Handle>:
static uint32_t timer = 0;
uint8_t layer;
static uint8_t column_y[8] = {};
static int i = 0;

void PlaneCube_Handle(SPI_HandleTypeDef hspi1){
 80035b8:	b084      	sub	sp, #16
 80035ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035bc:	b0a1      	sub	sp, #132	; 0x84
 80035be:	af18      	add	r7, sp, #96	; 0x60
 80035c0:	2438      	movs	r4, #56	; 0x38
 80035c2:	193c      	adds	r4, r7, r4
 80035c4:	6020      	str	r0, [r4, #0]
 80035c6:	6061      	str	r1, [r4, #4]
 80035c8:	60a2      	str	r2, [r4, #8]
 80035ca:	60e3      	str	r3, [r4, #12]
	switch(way_state){
 80035cc:	4bd7      	ldr	r3, [pc, #860]	; (800392c <PlaneCube_Handle+0x374>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d100      	bne.n	80035d6 <PlaneCube_Handle+0x1e>
 80035d4:	e11b      	b.n	800380e <PlaneCube_Handle+0x256>
 80035d6:	dd00      	ble.n	80035da <PlaneCube_Handle+0x22>
 80035d8:	e199      	b.n	800390e <PlaneCube_Handle+0x356>
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d002      	beq.n	80035e4 <PlaneCube_Handle+0x2c>
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d071      	beq.n	80036c6 <PlaneCube_Handle+0x10e>
			timer = HAL_GetTick();
		}
	}
		break;
	default:
		break;
 80035e2:	e194      	b.n	800390e <PlaneCube_Handle+0x356>
		uint8_t column[8] = {};
 80035e4:	240c      	movs	r4, #12
 80035e6:	193b      	adds	r3, r7, r4
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]
 80035ec:	2200      	movs	r2, #0
 80035ee:	605a      	str	r2, [r3, #4]
		layer = 0xff;
 80035f0:	4bcf      	ldr	r3, [pc, #828]	; (8003930 <PlaneCube_Handle+0x378>)
 80035f2:	22ff      	movs	r2, #255	; 0xff
 80035f4:	701a      	strb	r2, [r3, #0]
		if (HAL_GetTick() - timer >= time_todo1)
 80035f6:	f7fd f8fb 	bl	80007f0 <HAL_GetTick>
 80035fa:	0002      	movs	r2, r0
 80035fc:	4bcd      	ldr	r3, [pc, #820]	; (8003934 <PlaneCube_Handle+0x37c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2264      	movs	r2, #100	; 0x64
 8003604:	4293      	cmp	r3, r2
 8003606:	d200      	bcs.n	800360a <PlaneCube_Handle+0x52>
 8003608:	e183      	b.n	8003912 <PlaneCube_Handle+0x35a>
			if (way)
 800360a:	4bcb      	ldr	r3, [pc, #812]	; (8003938 <PlaneCube_Handle+0x380>)
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d027      	beq.n	8003662 <PlaneCube_Handle+0xaa>
				column[i] = 0xff;
 8003612:	4bca      	ldr	r3, [pc, #808]	; (800393c <PlaneCube_Handle+0x384>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	0020      	movs	r0, r4
 8003618:	183a      	adds	r2, r7, r0
 800361a:	21ff      	movs	r1, #255	; 0xff
 800361c:	54d1      	strb	r1, [r2, r3]
				TransmitData(column, layer, hspi1);
 800361e:	4bc4      	ldr	r3, [pc, #784]	; (8003930 <PlaneCube_Handle+0x378>)
 8003620:	781e      	ldrb	r6, [r3, #0]
 8003622:	2338      	movs	r3, #56	; 0x38
 8003624:	18fc      	adds	r4, r7, r3
 8003626:	183d      	adds	r5, r7, r0
 8003628:	466b      	mov	r3, sp
 800362a:	0018      	movs	r0, r3
 800362c:	0023      	movs	r3, r4
 800362e:	3308      	adds	r3, #8
 8003630:	225c      	movs	r2, #92	; 0x5c
 8003632:	0019      	movs	r1, r3
 8003634:	f000 fa20 	bl	8003a78 <memcpy>
 8003638:	6822      	ldr	r2, [r4, #0]
 800363a:	6863      	ldr	r3, [r4, #4]
 800363c:	0031      	movs	r1, r6
 800363e:	0028      	movs	r0, r5
 8003640:	f000 f9b2 	bl	80039a8 <TransmitData>
				if (column[7] == 0xff) way = 0;
 8003644:	200c      	movs	r0, #12
 8003646:	183b      	adds	r3, r7, r0
 8003648:	79db      	ldrb	r3, [r3, #7]
 800364a:	2bff      	cmp	r3, #255	; 0xff
 800364c:	d103      	bne.n	8003656 <PlaneCube_Handle+0x9e>
 800364e:	4bba      	ldr	r3, [pc, #744]	; (8003938 <PlaneCube_Handle+0x380>)
 8003650:	2200      	movs	r2, #0
 8003652:	701a      	strb	r2, [r3, #0]
 8003654:	e031      	b.n	80036ba <PlaneCube_Handle+0x102>
				else i++;
 8003656:	4bb9      	ldr	r3, [pc, #740]	; (800393c <PlaneCube_Handle+0x384>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	1c5a      	adds	r2, r3, #1
 800365c:	4bb7      	ldr	r3, [pc, #732]	; (800393c <PlaneCube_Handle+0x384>)
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	e02b      	b.n	80036ba <PlaneCube_Handle+0x102>
				column[--i] = 0xff;
 8003662:	4bb6      	ldr	r3, [pc, #728]	; (800393c <PlaneCube_Handle+0x384>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	1e5a      	subs	r2, r3, #1
 8003668:	4bb4      	ldr	r3, [pc, #720]	; (800393c <PlaneCube_Handle+0x384>)
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	4bb3      	ldr	r3, [pc, #716]	; (800393c <PlaneCube_Handle+0x384>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	200c      	movs	r0, #12
 8003672:	183a      	adds	r2, r7, r0
 8003674:	21ff      	movs	r1, #255	; 0xff
 8003676:	54d1      	strb	r1, [r2, r3]
				TransmitData(column, layer, hspi1);
 8003678:	4bad      	ldr	r3, [pc, #692]	; (8003930 <PlaneCube_Handle+0x378>)
 800367a:	781e      	ldrb	r6, [r3, #0]
 800367c:	2338      	movs	r3, #56	; 0x38
 800367e:	18fc      	adds	r4, r7, r3
 8003680:	183d      	adds	r5, r7, r0
 8003682:	466b      	mov	r3, sp
 8003684:	0018      	movs	r0, r3
 8003686:	0023      	movs	r3, r4
 8003688:	3308      	adds	r3, #8
 800368a:	225c      	movs	r2, #92	; 0x5c
 800368c:	0019      	movs	r1, r3
 800368e:	f000 f9f3 	bl	8003a78 <memcpy>
 8003692:	6822      	ldr	r2, [r4, #0]
 8003694:	6863      	ldr	r3, [r4, #4]
 8003696:	0031      	movs	r1, r6
 8003698:	0028      	movs	r0, r5
 800369a:	f000 f985 	bl	80039a8 <TransmitData>
				if (column[0] == 0xff)
 800369e:	200c      	movs	r0, #12
 80036a0:	183b      	adds	r3, r7, r0
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	2bff      	cmp	r3, #255	; 0xff
 80036a6:	d108      	bne.n	80036ba <PlaneCube_Handle+0x102>
						way = 1;
 80036a8:	4ba3      	ldr	r3, [pc, #652]	; (8003938 <PlaneCube_Handle+0x380>)
 80036aa:	2201      	movs	r2, #1
 80036ac:	701a      	strb	r2, [r3, #0]
						i = 0;
 80036ae:	4ba3      	ldr	r3, [pc, #652]	; (800393c <PlaneCube_Handle+0x384>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]
						way_state = OY;
 80036b4:	4b9d      	ldr	r3, [pc, #628]	; (800392c <PlaneCube_Handle+0x374>)
 80036b6:	2201      	movs	r2, #1
 80036b8:	701a      	strb	r2, [r3, #0]
			timer = HAL_GetTick();
 80036ba:	f7fd f899 	bl	80007f0 <HAL_GetTick>
 80036be:	0002      	movs	r2, r0
 80036c0:	4b9c      	ldr	r3, [pc, #624]	; (8003934 <PlaneCube_Handle+0x37c>)
 80036c2:	601a      	str	r2, [r3, #0]
		break;
 80036c4:	e125      	b.n	8003912 <PlaneCube_Handle+0x35a>
		layer = 0xff;
 80036c6:	4b9a      	ldr	r3, [pc, #616]	; (8003930 <PlaneCube_Handle+0x378>)
 80036c8:	22ff      	movs	r2, #255	; 0xff
 80036ca:	701a      	strb	r2, [r3, #0]
		if (column_y[0] == 0)
 80036cc:	4b9c      	ldr	r3, [pc, #624]	; (8003940 <PlaneCube_Handle+0x388>)
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d125      	bne.n	8003720 <PlaneCube_Handle+0x168>
			for (int j = 0; j < 8; j++)
 80036d4:	2300      	movs	r3, #0
 80036d6:	61fb      	str	r3, [r7, #28]
 80036d8:	e007      	b.n	80036ea <PlaneCube_Handle+0x132>
				column_y[j] = 1;
 80036da:	4a99      	ldr	r2, [pc, #612]	; (8003940 <PlaneCube_Handle+0x388>)
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	18d3      	adds	r3, r2, r3
 80036e0:	2201      	movs	r2, #1
 80036e2:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < 8; j++)
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	3301      	adds	r3, #1
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	2b07      	cmp	r3, #7
 80036ee:	ddf4      	ble.n	80036da <PlaneCube_Handle+0x122>
			TransmitData(column_y, layer, hspi1);
 80036f0:	4b8f      	ldr	r3, [pc, #572]	; (8003930 <PlaneCube_Handle+0x378>)
 80036f2:	781e      	ldrb	r6, [r3, #0]
 80036f4:	2338      	movs	r3, #56	; 0x38
 80036f6:	18fc      	adds	r4, r7, r3
 80036f8:	4d91      	ldr	r5, [pc, #580]	; (8003940 <PlaneCube_Handle+0x388>)
 80036fa:	466b      	mov	r3, sp
 80036fc:	0018      	movs	r0, r3
 80036fe:	0023      	movs	r3, r4
 8003700:	3308      	adds	r3, #8
 8003702:	225c      	movs	r2, #92	; 0x5c
 8003704:	0019      	movs	r1, r3
 8003706:	f000 f9b7 	bl	8003a78 <memcpy>
 800370a:	6822      	ldr	r2, [r4, #0]
 800370c:	6863      	ldr	r3, [r4, #4]
 800370e:	0031      	movs	r1, r6
 8003710:	0028      	movs	r0, r5
 8003712:	f000 f949 	bl	80039a8 <TransmitData>
			timer = HAL_GetTick();
 8003716:	f7fd f86b 	bl	80007f0 <HAL_GetTick>
 800371a:	0002      	movs	r2, r0
 800371c:	4b85      	ldr	r3, [pc, #532]	; (8003934 <PlaneCube_Handle+0x37c>)
 800371e:	601a      	str	r2, [r3, #0]
		if (HAL_GetTick() - timer >= time_todo1)
 8003720:	f7fd f866 	bl	80007f0 <HAL_GetTick>
 8003724:	0002      	movs	r2, r0
 8003726:	4b83      	ldr	r3, [pc, #524]	; (8003934 <PlaneCube_Handle+0x37c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2264      	movs	r2, #100	; 0x64
 800372e:	4293      	cmp	r3, r2
 8003730:	d200      	bcs.n	8003734 <PlaneCube_Handle+0x17c>
 8003732:	e0f0      	b.n	8003916 <PlaneCube_Handle+0x35e>
			if (way)
 8003734:	4b80      	ldr	r3, [pc, #512]	; (8003938 <PlaneCube_Handle+0x380>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d02e      	beq.n	800379a <PlaneCube_Handle+0x1e2>
				for (int j = 0; j < 8; j++)
 800373c:	2300      	movs	r3, #0
 800373e:	61bb      	str	r3, [r7, #24]
 8003740:	e00d      	b.n	800375e <PlaneCube_Handle+0x1a6>
					column_y[j] <<= 1;
 8003742:	4a7f      	ldr	r2, [pc, #508]	; (8003940 <PlaneCube_Handle+0x388>)
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	18d3      	adds	r3, r2, r3
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	18db      	adds	r3, r3, r3
 800374c:	b2d9      	uxtb	r1, r3
 800374e:	4a7c      	ldr	r2, [pc, #496]	; (8003940 <PlaneCube_Handle+0x388>)
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	18d3      	adds	r3, r2, r3
 8003754:	1c0a      	adds	r2, r1, #0
 8003756:	701a      	strb	r2, [r3, #0]
				for (int j = 0; j < 8; j++)
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	3301      	adds	r3, #1
 800375c:	61bb      	str	r3, [r7, #24]
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	2b07      	cmp	r3, #7
 8003762:	ddee      	ble.n	8003742 <PlaneCube_Handle+0x18a>
				TransmitData(column_y, layer, hspi1);
 8003764:	4b72      	ldr	r3, [pc, #456]	; (8003930 <PlaneCube_Handle+0x378>)
 8003766:	781e      	ldrb	r6, [r3, #0]
 8003768:	2338      	movs	r3, #56	; 0x38
 800376a:	18fc      	adds	r4, r7, r3
 800376c:	4d74      	ldr	r5, [pc, #464]	; (8003940 <PlaneCube_Handle+0x388>)
 800376e:	466b      	mov	r3, sp
 8003770:	0018      	movs	r0, r3
 8003772:	0023      	movs	r3, r4
 8003774:	3308      	adds	r3, #8
 8003776:	225c      	movs	r2, #92	; 0x5c
 8003778:	0019      	movs	r1, r3
 800377a:	f000 f97d 	bl	8003a78 <memcpy>
 800377e:	6822      	ldr	r2, [r4, #0]
 8003780:	6863      	ldr	r3, [r4, #4]
 8003782:	0031      	movs	r1, r6
 8003784:	0028      	movs	r0, r5
 8003786:	f000 f90f 	bl	80039a8 <TransmitData>
				if (column_y[0] == 0x80) way = 0;
 800378a:	4b6d      	ldr	r3, [pc, #436]	; (8003940 <PlaneCube_Handle+0x388>)
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b80      	cmp	r3, #128	; 0x80
 8003790:	d137      	bne.n	8003802 <PlaneCube_Handle+0x24a>
 8003792:	4b69      	ldr	r3, [pc, #420]	; (8003938 <PlaneCube_Handle+0x380>)
 8003794:	2200      	movs	r2, #0
 8003796:	701a      	strb	r2, [r3, #0]
 8003798:	e033      	b.n	8003802 <PlaneCube_Handle+0x24a>
				for (int j = 0; j < 8; j++)
 800379a:	2300      	movs	r3, #0
 800379c:	617b      	str	r3, [r7, #20]
 800379e:	e00d      	b.n	80037bc <PlaneCube_Handle+0x204>
					column_y[j] >>= 1;
 80037a0:	4a67      	ldr	r2, [pc, #412]	; (8003940 <PlaneCube_Handle+0x388>)
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	18d3      	adds	r3, r2, r3
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	085b      	lsrs	r3, r3, #1
 80037aa:	b2d9      	uxtb	r1, r3
 80037ac:	4a64      	ldr	r2, [pc, #400]	; (8003940 <PlaneCube_Handle+0x388>)
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	18d3      	adds	r3, r2, r3
 80037b2:	1c0a      	adds	r2, r1, #0
 80037b4:	701a      	strb	r2, [r3, #0]
				for (int j = 0; j < 8; j++)
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	3301      	adds	r3, #1
 80037ba:	617b      	str	r3, [r7, #20]
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	2b07      	cmp	r3, #7
 80037c0:	ddee      	ble.n	80037a0 <PlaneCube_Handle+0x1e8>
				TransmitData(column_y, layer, hspi1);
 80037c2:	4b5b      	ldr	r3, [pc, #364]	; (8003930 <PlaneCube_Handle+0x378>)
 80037c4:	781e      	ldrb	r6, [r3, #0]
 80037c6:	2338      	movs	r3, #56	; 0x38
 80037c8:	18fc      	adds	r4, r7, r3
 80037ca:	4d5d      	ldr	r5, [pc, #372]	; (8003940 <PlaneCube_Handle+0x388>)
 80037cc:	466b      	mov	r3, sp
 80037ce:	0018      	movs	r0, r3
 80037d0:	0023      	movs	r3, r4
 80037d2:	3308      	adds	r3, #8
 80037d4:	225c      	movs	r2, #92	; 0x5c
 80037d6:	0019      	movs	r1, r3
 80037d8:	f000 f94e 	bl	8003a78 <memcpy>
 80037dc:	6822      	ldr	r2, [r4, #0]
 80037de:	6863      	ldr	r3, [r4, #4]
 80037e0:	0031      	movs	r1, r6
 80037e2:	0028      	movs	r0, r5
 80037e4:	f000 f8e0 	bl	80039a8 <TransmitData>
				if (column_y[0] == 0x00)
 80037e8:	4b55      	ldr	r3, [pc, #340]	; (8003940 <PlaneCube_Handle+0x388>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d108      	bne.n	8003802 <PlaneCube_Handle+0x24a>
					layer = 0;
 80037f0:	4b4f      	ldr	r3, [pc, #316]	; (8003930 <PlaneCube_Handle+0x378>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	701a      	strb	r2, [r3, #0]
					way = 1;
 80037f6:	4b50      	ldr	r3, [pc, #320]	; (8003938 <PlaneCube_Handle+0x380>)
 80037f8:	2201      	movs	r2, #1
 80037fa:	701a      	strb	r2, [r3, #0]
					way_state = OZ;
 80037fc:	4b4b      	ldr	r3, [pc, #300]	; (800392c <PlaneCube_Handle+0x374>)
 80037fe:	2202      	movs	r2, #2
 8003800:	701a      	strb	r2, [r3, #0]
			timer = HAL_GetTick();
 8003802:	f7fc fff5 	bl	80007f0 <HAL_GetTick>
 8003806:	0002      	movs	r2, r0
 8003808:	4b4a      	ldr	r3, [pc, #296]	; (8003934 <PlaneCube_Handle+0x37c>)
 800380a:	601a      	str	r2, [r3, #0]
		break;
 800380c:	e083      	b.n	8003916 <PlaneCube_Handle+0x35e>
		uint8_t column[8] = {0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff};
 800380e:	1d3b      	adds	r3, r7, #4
 8003810:	4a4c      	ldr	r2, [pc, #304]	; (8003944 <PlaneCube_Handle+0x38c>)
 8003812:	ca03      	ldmia	r2!, {r0, r1}
 8003814:	c303      	stmia	r3!, {r0, r1}
		if(layer == 0)
 8003816:	4b46      	ldr	r3, [pc, #280]	; (8003930 <PlaneCube_Handle+0x378>)
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d11a      	bne.n	8003854 <PlaneCube_Handle+0x29c>
			layer = 1;
 800381e:	4b44      	ldr	r3, [pc, #272]	; (8003930 <PlaneCube_Handle+0x378>)
 8003820:	2201      	movs	r2, #1
 8003822:	701a      	strb	r2, [r3, #0]
			TransmitData(column, layer, hspi1);
 8003824:	4b42      	ldr	r3, [pc, #264]	; (8003930 <PlaneCube_Handle+0x378>)
 8003826:	781e      	ldrb	r6, [r3, #0]
 8003828:	2338      	movs	r3, #56	; 0x38
 800382a:	18fc      	adds	r4, r7, r3
 800382c:	1d3d      	adds	r5, r7, #4
 800382e:	466b      	mov	r3, sp
 8003830:	0018      	movs	r0, r3
 8003832:	0023      	movs	r3, r4
 8003834:	3308      	adds	r3, #8
 8003836:	225c      	movs	r2, #92	; 0x5c
 8003838:	0019      	movs	r1, r3
 800383a:	f000 f91d 	bl	8003a78 <memcpy>
 800383e:	6822      	ldr	r2, [r4, #0]
 8003840:	6863      	ldr	r3, [r4, #4]
 8003842:	0031      	movs	r1, r6
 8003844:	0028      	movs	r0, r5
 8003846:	f000 f8af 	bl	80039a8 <TransmitData>
			timer = HAL_GetTick();
 800384a:	f7fc ffd1 	bl	80007f0 <HAL_GetTick>
 800384e:	0002      	movs	r2, r0
 8003850:	4b38      	ldr	r3, [pc, #224]	; (8003934 <PlaneCube_Handle+0x37c>)
 8003852:	601a      	str	r2, [r3, #0]
		if(HAL_GetTick() - timer >= time_todo1)
 8003854:	f7fc ffcc 	bl	80007f0 <HAL_GetTick>
 8003858:	0002      	movs	r2, r0
 800385a:	4b36      	ldr	r3, [pc, #216]	; (8003934 <PlaneCube_Handle+0x37c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2264      	movs	r2, #100	; 0x64
 8003862:	4293      	cmp	r3, r2
 8003864:	d359      	bcc.n	800391a <PlaneCube_Handle+0x362>
			if(way)
 8003866:	4b34      	ldr	r3, [pc, #208]	; (8003938 <PlaneCube_Handle+0x380>)
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d020      	beq.n	80038b0 <PlaneCube_Handle+0x2f8>
				layer <<= 1;
 800386e:	4b30      	ldr	r3, [pc, #192]	; (8003930 <PlaneCube_Handle+0x378>)
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	18db      	adds	r3, r3, r3
 8003874:	b2da      	uxtb	r2, r3
 8003876:	4b2e      	ldr	r3, [pc, #184]	; (8003930 <PlaneCube_Handle+0x378>)
 8003878:	701a      	strb	r2, [r3, #0]
				TransmitData(column, layer, hspi1);
 800387a:	4b2d      	ldr	r3, [pc, #180]	; (8003930 <PlaneCube_Handle+0x378>)
 800387c:	781e      	ldrb	r6, [r3, #0]
 800387e:	2338      	movs	r3, #56	; 0x38
 8003880:	18fc      	adds	r4, r7, r3
 8003882:	1d3d      	adds	r5, r7, #4
 8003884:	466b      	mov	r3, sp
 8003886:	0018      	movs	r0, r3
 8003888:	0023      	movs	r3, r4
 800388a:	3308      	adds	r3, #8
 800388c:	225c      	movs	r2, #92	; 0x5c
 800388e:	0019      	movs	r1, r3
 8003890:	f000 f8f2 	bl	8003a78 <memcpy>
 8003894:	6822      	ldr	r2, [r4, #0]
 8003896:	6863      	ldr	r3, [r4, #4]
 8003898:	0031      	movs	r1, r6
 800389a:	0028      	movs	r0, r5
 800389c:	f000 f884 	bl	80039a8 <TransmitData>
				if(layer == 0x80) way = 0;
 80038a0:	4b23      	ldr	r3, [pc, #140]	; (8003930 <PlaneCube_Handle+0x378>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	2b80      	cmp	r3, #128	; 0x80
 80038a6:	d12c      	bne.n	8003902 <PlaneCube_Handle+0x34a>
 80038a8:	4b23      	ldr	r3, [pc, #140]	; (8003938 <PlaneCube_Handle+0x380>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	701a      	strb	r2, [r3, #0]
 80038ae:	e028      	b.n	8003902 <PlaneCube_Handle+0x34a>
				layer >>= 1;
 80038b0:	4b1f      	ldr	r3, [pc, #124]	; (8003930 <PlaneCube_Handle+0x378>)
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	085b      	lsrs	r3, r3, #1
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	4b1d      	ldr	r3, [pc, #116]	; (8003930 <PlaneCube_Handle+0x378>)
 80038ba:	701a      	strb	r2, [r3, #0]
				TransmitData(column, layer, hspi1);
 80038bc:	4b1c      	ldr	r3, [pc, #112]	; (8003930 <PlaneCube_Handle+0x378>)
 80038be:	781e      	ldrb	r6, [r3, #0]
 80038c0:	2338      	movs	r3, #56	; 0x38
 80038c2:	18fc      	adds	r4, r7, r3
 80038c4:	1d3d      	adds	r5, r7, #4
 80038c6:	466b      	mov	r3, sp
 80038c8:	0018      	movs	r0, r3
 80038ca:	0023      	movs	r3, r4
 80038cc:	3308      	adds	r3, #8
 80038ce:	225c      	movs	r2, #92	; 0x5c
 80038d0:	0019      	movs	r1, r3
 80038d2:	f000 f8d1 	bl	8003a78 <memcpy>
 80038d6:	6822      	ldr	r2, [r4, #0]
 80038d8:	6863      	ldr	r3, [r4, #4]
 80038da:	0031      	movs	r1, r6
 80038dc:	0028      	movs	r0, r5
 80038de:	f000 f863 	bl	80039a8 <TransmitData>
				if(layer == 0x01)
 80038e2:	4b13      	ldr	r3, [pc, #76]	; (8003930 <PlaneCube_Handle+0x378>)
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d10b      	bne.n	8003902 <PlaneCube_Handle+0x34a>
					i = 0;
 80038ea:	4b14      	ldr	r3, [pc, #80]	; (800393c <PlaneCube_Handle+0x384>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
					way = 1;
 80038f0:	4b11      	ldr	r3, [pc, #68]	; (8003938 <PlaneCube_Handle+0x380>)
 80038f2:	2201      	movs	r2, #1
 80038f4:	701a      	strb	r2, [r3, #0]
					way_state = OX;
 80038f6:	4b0d      	ldr	r3, [pc, #52]	; (800392c <PlaneCube_Handle+0x374>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	701a      	strb	r2, [r3, #0]
					layer = 0;
 80038fc:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <PlaneCube_Handle+0x378>)
 80038fe:	2200      	movs	r2, #0
 8003900:	701a      	strb	r2, [r3, #0]
			timer = HAL_GetTick();
 8003902:	f7fc ff75 	bl	80007f0 <HAL_GetTick>
 8003906:	0002      	movs	r2, r0
 8003908:	4b0a      	ldr	r3, [pc, #40]	; (8003934 <PlaneCube_Handle+0x37c>)
 800390a:	601a      	str	r2, [r3, #0]
		break;
 800390c:	e005      	b.n	800391a <PlaneCube_Handle+0x362>
		break;
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	e004      	b.n	800391c <PlaneCube_Handle+0x364>
		break;
 8003912:	46c0      	nop			; (mov r8, r8)
 8003914:	e002      	b.n	800391c <PlaneCube_Handle+0x364>
		break;
 8003916:	46c0      	nop			; (mov r8, r8)
 8003918:	e000      	b.n	800391c <PlaneCube_Handle+0x364>
		break;
 800391a:	46c0      	nop			; (mov r8, r8)
	}



}
 800391c:	46c0      	nop			; (mov r8, r8)
 800391e:	46bd      	mov	sp, r7
 8003920:	b009      	add	sp, #36	; 0x24
 8003922:	bcf0      	pop	{r4, r5, r6, r7}
 8003924:	bc08      	pop	{r3}
 8003926:	b004      	add	sp, #16
 8003928:	4718      	bx	r3
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	20000159 	.word	0x20000159
 8003930:	20000160 	.word	0x20000160
 8003934:	2000015c 	.word	0x2000015c
 8003938:	2000015a 	.word	0x2000015a
 800393c:	2000016c 	.word	0x2000016c
 8003940:	20000164 	.word	0x20000164
 8003944:	08003ad4 	.word	0x08003ad4

08003948 <PlaneCube_Set_State>:

void PlaneCube_Set_State(){
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
	currentEffect = SWEEP_ALL_LEDS;
 800394e:	4b10      	ldr	r3, [pc, #64]	; (8003990 <PlaneCube_Set_State+0x48>)
 8003950:	2202      	movs	r2, #2
 8003952:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < 8; j++)
 8003954:	2300      	movs	r3, #0
 8003956:	607b      	str	r3, [r7, #4]
 8003958:	e007      	b.n	800396a <PlaneCube_Set_State+0x22>
	{
		column_y[j] = 0;
 800395a:	4a0e      	ldr	r2, [pc, #56]	; (8003994 <PlaneCube_Set_State+0x4c>)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	18d3      	adds	r3, r2, r3
 8003960:	2200      	movs	r2, #0
 8003962:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < 8; j++)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3301      	adds	r3, #1
 8003968:	607b      	str	r3, [r7, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b07      	cmp	r3, #7
 800396e:	ddf4      	ble.n	800395a <PlaneCube_Set_State+0x12>
	}
	i = 0;
 8003970:	4b09      	ldr	r3, [pc, #36]	; (8003998 <PlaneCube_Set_State+0x50>)
 8003972:	2200      	movs	r2, #0
 8003974:	601a      	str	r2, [r3, #0]
	way = 1;
 8003976:	4b09      	ldr	r3, [pc, #36]	; (800399c <PlaneCube_Set_State+0x54>)
 8003978:	2201      	movs	r2, #1
 800397a:	701a      	strb	r2, [r3, #0]
	layer = 0;
 800397c:	4b08      	ldr	r3, [pc, #32]	; (80039a0 <PlaneCube_Set_State+0x58>)
 800397e:	2200      	movs	r2, #0
 8003980:	701a      	strb	r2, [r3, #0]
	way_state = OX;
 8003982:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <PlaneCube_Set_State+0x5c>)
 8003984:	2200      	movs	r2, #0
 8003986:	701a      	strb	r2, [r3, #0]
}
 8003988:	46c0      	nop			; (mov r8, r8)
 800398a:	46bd      	mov	sp, r7
 800398c:	b002      	add	sp, #8
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20000158 	.word	0x20000158
 8003994:	20000164 	.word	0x20000164
 8003998:	2000016c 	.word	0x2000016c
 800399c:	2000015a 	.word	0x2000015a
 80039a0:	20000160 	.word	0x20000160
 80039a4:	20000159 	.word	0x20000159

080039a8 <TransmitData>:
#include "transmit_data.h"


void TransmitData(uint8_t column_data[], uint8_t layer_data,SPI_HandleTypeDef hspi1) //ok
{
 80039a8:	b082      	sub	sp, #8
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b086      	sub	sp, #24
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
 80039b2:	0008      	movs	r0, r1
 80039b4:	2120      	movs	r1, #32
 80039b6:	1879      	adds	r1, r7, r1
 80039b8:	600a      	str	r2, [r1, #0]
 80039ba:	604b      	str	r3, [r1, #4]
 80039bc:	1cfb      	adds	r3, r7, #3
 80039be:	1c02      	adds	r2, r0, #0
 80039c0:	701a      	strb	r2, [r3, #0]

	uint8_t dataOut[9];
	dataOut[0] = layer_data;
 80039c2:	2308      	movs	r3, #8
 80039c4:	18fb      	adds	r3, r7, r3
 80039c6:	1cfa      	adds	r2, r7, #3
 80039c8:	7812      	ldrb	r2, [r2, #0]
 80039ca:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i < 9; i++)
 80039cc:	2301      	movs	r3, #1
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	e00d      	b.n	80039ee <TransmitData+0x46>
	{
		dataOut[i] = column_data[i-1];
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	3b01      	subs	r3, #1
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	18d3      	adds	r3, r2, r3
 80039da:	7819      	ldrb	r1, [r3, #0]
 80039dc:	2308      	movs	r3, #8
 80039de:	18fa      	adds	r2, r7, r3
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	18d3      	adds	r3, r2, r3
 80039e4:	1c0a      	adds	r2, r1, #0
 80039e6:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i < 9; i++)
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	3301      	adds	r3, #1
 80039ec:	617b      	str	r3, [r7, #20]
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	2b08      	cmp	r3, #8
 80039f2:	ddee      	ble.n	80039d2 <TransmitData+0x2a>
	}
	HAL_GPIO_WritePin(LATCH_PIN_GPIO_Port, LATCH_PIN_Pin, GPIO_PIN_RESET);
 80039f4:	2390      	movs	r3, #144	; 0x90
 80039f6:	05db      	lsls	r3, r3, #23
 80039f8:	2200      	movs	r2, #0
 80039fa:	2140      	movs	r1, #64	; 0x40
 80039fc:	0018      	movs	r0, r3
 80039fe:	f7fd f9e2 	bl	8000dc6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,dataOut, 9, 100);
 8003a02:	2308      	movs	r3, #8
 8003a04:	18f9      	adds	r1, r7, r3
 8003a06:	2320      	movs	r3, #32
 8003a08:	18f8      	adds	r0, r7, r3
 8003a0a:	2364      	movs	r3, #100	; 0x64
 8003a0c:	2209      	movs	r2, #9
 8003a0e:	f7fe f89d 	bl	8001b4c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LATCH_PIN_GPIO_Port, LATCH_PIN_Pin, GPIO_PIN_SET);
 8003a12:	2390      	movs	r3, #144	; 0x90
 8003a14:	05db      	lsls	r3, r3, #23
 8003a16:	2201      	movs	r2, #1
 8003a18:	2140      	movs	r1, #64	; 0x40
 8003a1a:	0018      	movs	r0, r3
 8003a1c:	f7fd f9d3 	bl	8000dc6 <HAL_GPIO_WritePin>
}
 8003a20:	46c0      	nop			; (mov r8, r8)
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b006      	add	sp, #24
 8003a26:	bc80      	pop	{r7}
 8003a28:	bc08      	pop	{r3}
 8003a2a:	b002      	add	sp, #8
 8003a2c:	4718      	bx	r3
	...

08003a30 <__libc_init_array>:
 8003a30:	b570      	push	{r4, r5, r6, lr}
 8003a32:	2600      	movs	r6, #0
 8003a34:	4d0c      	ldr	r5, [pc, #48]	; (8003a68 <__libc_init_array+0x38>)
 8003a36:	4c0d      	ldr	r4, [pc, #52]	; (8003a6c <__libc_init_array+0x3c>)
 8003a38:	1b64      	subs	r4, r4, r5
 8003a3a:	10a4      	asrs	r4, r4, #2
 8003a3c:	42a6      	cmp	r6, r4
 8003a3e:	d109      	bne.n	8003a54 <__libc_init_array+0x24>
 8003a40:	2600      	movs	r6, #0
 8003a42:	f000 f82b 	bl	8003a9c <_init>
 8003a46:	4d0a      	ldr	r5, [pc, #40]	; (8003a70 <__libc_init_array+0x40>)
 8003a48:	4c0a      	ldr	r4, [pc, #40]	; (8003a74 <__libc_init_array+0x44>)
 8003a4a:	1b64      	subs	r4, r4, r5
 8003a4c:	10a4      	asrs	r4, r4, #2
 8003a4e:	42a6      	cmp	r6, r4
 8003a50:	d105      	bne.n	8003a5e <__libc_init_array+0x2e>
 8003a52:	bd70      	pop	{r4, r5, r6, pc}
 8003a54:	00b3      	lsls	r3, r6, #2
 8003a56:	58eb      	ldr	r3, [r5, r3]
 8003a58:	4798      	blx	r3
 8003a5a:	3601      	adds	r6, #1
 8003a5c:	e7ee      	b.n	8003a3c <__libc_init_array+0xc>
 8003a5e:	00b3      	lsls	r3, r6, #2
 8003a60:	58eb      	ldr	r3, [r5, r3]
 8003a62:	4798      	blx	r3
 8003a64:	3601      	adds	r6, #1
 8003a66:	e7f2      	b.n	8003a4e <__libc_init_array+0x1e>
 8003a68:	08003af4 	.word	0x08003af4
 8003a6c:	08003af4 	.word	0x08003af4
 8003a70:	08003af4 	.word	0x08003af4
 8003a74:	08003af8 	.word	0x08003af8

08003a78 <memcpy>:
 8003a78:	2300      	movs	r3, #0
 8003a7a:	b510      	push	{r4, lr}
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d100      	bne.n	8003a82 <memcpy+0xa>
 8003a80:	bd10      	pop	{r4, pc}
 8003a82:	5ccc      	ldrb	r4, [r1, r3]
 8003a84:	54c4      	strb	r4, [r0, r3]
 8003a86:	3301      	adds	r3, #1
 8003a88:	e7f8      	b.n	8003a7c <memcpy+0x4>

08003a8a <memset>:
 8003a8a:	0003      	movs	r3, r0
 8003a8c:	1882      	adds	r2, r0, r2
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d100      	bne.n	8003a94 <memset+0xa>
 8003a92:	4770      	bx	lr
 8003a94:	7019      	strb	r1, [r3, #0]
 8003a96:	3301      	adds	r3, #1
 8003a98:	e7f9      	b.n	8003a8e <memset+0x4>
	...

08003a9c <_init>:
 8003a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aa2:	bc08      	pop	{r3}
 8003aa4:	469e      	mov	lr, r3
 8003aa6:	4770      	bx	lr

08003aa8 <_fini>:
 8003aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aaa:	46c0      	nop			; (mov r8, r8)
 8003aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aae:	bc08      	pop	{r3}
 8003ab0:	469e      	mov	lr, r3
 8003ab2:	4770      	bx	lr
