###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 10:24:37 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[0] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.315
- Arrival Time                  6.647
= Slack Time                    3.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.668 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.001 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.201 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.761 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.125 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.307 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.512 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.620 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.950 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.065 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.142 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.655 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.802 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.925 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.271 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.487 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.670 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.101 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.226 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.511 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.577 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.911 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.161 | 
     | UART_RX_dut/U49                | A1 v -> Y v | AO22X1M   | 0.116 | 0.405 |   5.898 |    9.566 | 
     | UART_RX_dut/U48                | A v -> Y v  | AND2X2M   | 0.058 | 0.157 |   6.055 |    9.723 | 
     | UART_RX_dut/U47                | B v -> Y v  | MX2X2M    | 0.095 | 0.234 |   6.289 |    9.958 | 
     | Data_Sync_dut/U3               | A1 v -> Y v | AO22X1M   | 0.115 | 0.357 |   6.647 |   10.315 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | D v         | SDFFRQX2M | 0.115 | 0.000 |   6.647 |   10.315 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.668 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.635 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.605 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.434 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.247 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.077 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.030 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.946 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.778 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.895 |   -2.774 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[7] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.315
- Arrival Time                  6.634
= Slack Time                    3.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.681 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.014 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.214 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.774 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.138 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.320 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.525 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.633 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.963 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.078 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.155 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.668 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.815 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.938 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.283 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.500 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.683 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.114 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.239 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.524 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.590 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.924 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.174 | 
     | UART_RX_dut/U70                | A1 v -> Y v | AO22X1M   | 0.124 | 0.413 |   5.906 |    9.587 | 
     | UART_RX_dut/U69                | A v -> Y v  | AND2X2M   | 0.058 | 0.160 |   6.066 |    9.747 | 
     | UART_RX_dut/U68                | B v -> Y v  | MX2X2M    | 0.096 | 0.236 |   6.301 |    9.982 | 
     | Data_Sync_dut/U10              | A0 v -> Y v | AO22X1M   | 0.115 | 0.332 |   6.634 |   10.315 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | D v         | SDFFRQX2M | 0.115 | 0.000 |   6.634 |   10.315 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.681 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.648 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.618 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.447 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.260 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.090 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.042 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.959 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.790 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.895 |   -2.787 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[5] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.314
- Arrival Time                  6.629
= Slack Time                    3.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.684 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.017 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.217 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.777 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.141 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.324 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.528 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.637 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.967 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.081 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.159 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.671 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.818 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.941 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.287 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.503 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.686 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.117 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.243 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.527 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.594 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.927 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.177 | 
     | UART_RX_dut/U64                | A1 v -> Y v | AO22X1M   | 0.113 | 0.401 |   5.894 |    9.578 | 
     | UART_RX_dut/U63                | A v -> Y v  | AND2X2M   | 0.062 | 0.161 |   6.055 |    9.739 | 
     | UART_RX_dut/U62                | B v -> Y v  | MX2X2M    | 0.098 | 0.239 |   6.294 |    9.978 | 
     | Data_Sync_dut/U8               | A0 v -> Y v | AO22X1M   | 0.118 | 0.335 |   6.629 |   10.314 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | D v         | SDFFRQX2M | 0.118 | 0.000 |   6.629 |   10.314 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.684 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.651 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.622 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.450 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.263 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.093 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.046 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.962 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.794 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | CK ^        | SDFFRQX2M  | 0.218 | 0.003 |   0.894 |   -2.790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[4] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.893
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.314
- Arrival Time                  6.614
= Slack Time                    3.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.700 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.033 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.232 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.793 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.156 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.339 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.543 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.652 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.982 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.096 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.174 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.686 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.834 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.957 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.302 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.518 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.702 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.132 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.258 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.543 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.609 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.943 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.193 | 
     | UART_RX_dut/U61                | A1 v -> Y v | AO22X1M   | 0.117 | 0.405 |   5.898 |    9.597 | 
     | UART_RX_dut/U60                | A v -> Y v  | AND2X2M   | 0.059 | 0.158 |   6.056 |    9.756 | 
     | UART_RX_dut/U59                | B v -> Y v  | MX2X2M    | 0.090 | 0.230 |   6.286 |    9.986 | 
     | Data_Sync_dut/U7               | A0 v -> Y v | AO22X1M   | 0.113 | 0.329 |   6.614 |   10.314 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | D v         | SDFFRQX2M | 0.113 | 0.000 |   6.614 |   10.314 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.700 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.667 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.637 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.465 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.278 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.108 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.061 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.978 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.809 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | CK ^        | SDFFRQX2M  | 0.218 | 0.003 |   0.893 |   -2.806 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[1] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.317
- Arrival Time                  6.612
= Slack Time                    3.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.704 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.037 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.237 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.797 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.161 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.344 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.548 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.657 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.987 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.101 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.179 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.691 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.838 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.961 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.307 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.523 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.706 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.137 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.263 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.547 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.614 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.948 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.197 | 
     | UART_RX_dut/U52                | A1 v -> Y v | AO22X1M   | 0.122 | 0.411 |   5.904 |    9.609 | 
     | UART_RX_dut/U51                | A v -> Y v  | AND2X2M   | 0.058 | 0.159 |   6.063 |    9.767 | 
     | UART_RX_dut/U50                | B v -> Y v  | MX2X2M    | 0.089 | 0.228 |   6.292 |    9.996 | 
     | Data_Sync_dut/U4               | A0 v -> Y v | AO22X1M   | 0.106 | 0.321 |   6.612 |   10.317 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | D v         | SDFFRQX2M | 0.106 | 0.000 |   6.612 |   10.317 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.704 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.671 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.641 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.470 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.283 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.113 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.066 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.982 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.814 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.894 |   -2.810 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[3] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.314
- Arrival Time                  6.606
= Slack Time                    3.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.708 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.041 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.241 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.801 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.165 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.348 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.552 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.661 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.991 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.105 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.183 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.695 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.842 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.965 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.311 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.527 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.710 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.141 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.267 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.551 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.618 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.952 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.201 | 
     | UART_RX_dut/U58                | A1 v -> Y v | AO22X1M   | 0.115 | 0.403 |   5.896 |    9.604 | 
     | UART_RX_dut/U57                | A v -> Y v  | AND2X2M   | 0.058 | 0.157 |   6.053 |    9.761 | 
     | UART_RX_dut/U56                | B v -> Y v  | MX2X2M    | 0.087 | 0.226 |   6.278 |    9.987 | 
     | Data_Sync_dut/U6               | A0 v -> Y v | AO22X1M   | 0.113 | 0.328 |   6.606 |   10.314 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | D v         | SDFFRQX2M | 0.113 | 0.000 |   6.606 |   10.314 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.708 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.675 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.646 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.474 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.287 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.117 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.070 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.986 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.818 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | CK ^        | SDFFRQX2M  | 0.218 | 0.003 |   0.894 |   -2.815 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[6] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.316
- Arrival Time                  6.606
= Slack Time                    3.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.710 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.043 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.243 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.803 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.167 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.350 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.554 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.662 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.992 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.107 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.184 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.697 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.844 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.967 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.313 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.529 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.712 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.143 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.269 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.553 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.620 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.953 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.203 | 
     | UART_RX_dut/U67                | A1 v -> Y v | AO22X1M   | 0.117 | 0.405 |   5.898 |    9.608 | 
     | UART_RX_dut/U66                | A v -> Y v  | AND2X2M   | 0.057 | 0.156 |   6.054 |    9.765 | 
     | UART_RX_dut/U65                | B v -> Y v  | MX2X2M    | 0.090 | 0.228 |   6.283 |    9.993 | 
     | Data_Sync_dut/U9               | A0 v -> Y v | AO22X1M   | 0.108 | 0.323 |   6.606 |   10.316 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | D v         | SDFFRQX2M | 0.108 | 0.000 |   6.606 |   10.316 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.710 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.677 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.647 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.476 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.289 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.119 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.072 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.988 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.820 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.894 |   -2.816 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[2] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.316
- Arrival Time                  6.593
= Slack Time                    3.723
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.723 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.056 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.256 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.816 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.180 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.363 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.567 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.675 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    6.005 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.120 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.197 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.710 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.857 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.980 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.326 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.542 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.725 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.156 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.282 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.566 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.633 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.966 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.216 | 
     | UART_RX_dut/U55                | A1 v -> Y v | AO22X1M   | 0.115 | 0.403 |   5.896 |    9.619 | 
     | UART_RX_dut/U54                | A v -> Y v  | AND2X2M   | 0.057 | 0.156 |   6.052 |    9.775 | 
     | UART_RX_dut/U53                | B v -> Y v  | MX2X2M    | 0.083 | 0.222 |   6.274 |    9.997 | 
     | Data_Sync_dut/U5               | A0 v -> Y v | AO22X1M   | 0.106 | 0.319 |   6.593 |   10.316 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | D v         | SDFFRQX2M | 0.106 | 0.000 |   6.593 |   10.316 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.723 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.690 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.660 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.489 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.302 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.132 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.085 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.001 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.833 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.894 |   -2.829 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.447
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.245
- Arrival Time                  5.676
= Slack Time                    4.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.569 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    4.827 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.161 |   0.419 |    4.988 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.990 | 0.651 |   1.070 |    5.639 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.044 | 0.698 |   1.767 |    6.336 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.031 | 0.766 |   2.533 |    7.102 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.419 | 0.460 |   2.994 |    7.563 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.899 | 0.612 |   3.606 |    8.175 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.087 | 0.720 |   4.326 |    8.895 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U385              | S0 ^ -> Y v  | MX4X1M     | 0.216 | 0.616 |   4.942 |    9.511 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U70               | C v -> Y v   | MX4X1M     | 0.132 | 0.385 |   5.327 |    9.896 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U69               | A0N v -> Y v | OAI2BB2X1M | 0.253 | 0.348 |   5.676 |   10.245 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] | D v          | SEDFFX2M   | 0.253 | 0.000 |   5.676 |   10.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.569 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.536 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.506 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.335 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.148 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.978 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.930 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.847 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.682 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] | CK ^        | SEDFFX2M   | 0.226 | 0.005 |   0.892 |   -3.677 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.449
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.243
- Arrival Time                  5.657
= Slack Time                    4.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.586 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    4.844 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.161 |   0.419 |    5.004 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.990 | 0.651 |   1.070 |    5.656 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.044 | 0.698 |   1.768 |    6.353 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.031 | 0.766 |   2.533 |    7.119 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.419 | 0.460 |   2.994 |    7.580 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.899 | 0.612 |   3.606 |    8.192 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.087 | 0.720 |   4.326 |    8.912 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U88               | S0 ^ -> Y v  | MX4X1M     | 0.208 | 0.608 |   4.933 |    9.519 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U86               | D v -> Y v   | MX4X1M     | 0.114 | 0.374 |   5.307 |    9.893 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U85               | A0N v -> Y v | OAI2BB2X1M | 0.265 | 0.350 |   5.657 |   10.243 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] | D v          | SEDFFX2M   | 0.265 | 0.000 |   5.657 |   10.243 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.586 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.553 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.523 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.352 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.165 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.994 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.947 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.864 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.699 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] | CK ^        | SEDFFX2M   | 0.226 | 0.005 |   0.892 |   -3.694 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.891
- Setup                         0.443
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.249
- Arrival Time                  5.663
= Slack Time                    4.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.586 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    4.844 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.161 |   0.419 |    5.004 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.990 | 0.651 |   1.070 |    5.656 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.044 | 0.698 |   1.767 |    6.353 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.031 | 0.766 |   2.533 |    7.119 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.419 | 0.460 |   2.994 |    7.580 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.899 | 0.612 |   3.606 |    8.192 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.087 | 0.720 |   4.326 |    8.911 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U395              | S0 ^ -> Y v  | MX4X1M     | 0.193 | 0.593 |   4.918 |    9.504 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U82               | D v -> Y v   | MX4X1M     | 0.145 | 0.404 |   5.322 |    9.908 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U81               | A0N v -> Y v | OAI2BB2X1M | 0.235 | 0.340 |   5.663 |   10.248 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] | D v          | SEDFFX2M   | 0.235 | 0.000 |   5.663 |   10.249 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.586 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.553 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.523 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.352 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.165 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.994 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.947 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.864 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.699 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] | CK ^        | SEDFFX2M   | 0.226 | 0.004 |   0.891 |   -3.694 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.446
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.246
- Arrival Time                  5.655
= Slack Time                    4.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.592 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    4.850 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.161 |   0.419 |    5.010 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.990 | 0.651 |   1.070 |    5.661 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.044 | 0.698 |   1.767 |    6.359 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.031 | 0.766 |   2.533 |    7.125 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.419 | 0.460 |   2.994 |    7.585 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.899 | 0.612 |   3.606 |    8.198 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.087 | 0.720 |   4.326 |    8.917 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U393              | S0 ^ -> Y v  | MX4X1M     | 0.210 | 0.609 |   4.935 |    9.526 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U62               | D v -> Y v   | MX4X1M     | 0.119 | 0.379 |   5.314 |    9.905 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U61               | A0N v -> Y v | OAI2BB2X1M | 0.248 | 0.341 |   5.655 |   10.246 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] | D v          | SEDFFX2M   | 0.248 | 0.000 |   5.655 |   10.246 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.592 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.558 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.529 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.357 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.170 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.000 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.953 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.870 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.704 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] | CK ^        | SEDFFX2M   | 0.226 | 0.005 |   0.892 |   -3.700 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[0] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.447
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.245
- Arrival Time                  5.646
= Slack Time                    4.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.600 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    4.858 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.161 |   0.419 |    5.018 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.990 | 0.651 |   1.070 |    5.670 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.044 | 0.698 |   1.767 |    6.367 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.031 | 0.766 |   2.533 |    7.133 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.419 | 0.460 |   2.994 |    7.594 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.899 | 0.612 |   3.606 |    8.206 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.087 | 0.720 |   4.326 |    8.925 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U382              | S0 ^ -> Y v  | MX4X1M     | 0.182 | 0.591 |   4.917 |    9.517 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U78               | C v -> Y v   | MX4X1M     | 0.135 | 0.378 |   5.295 |    9.895 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U77               | A0N v -> Y v | OAI2BB2X1M | 0.255 | 0.350 |   5.645 |   10.245 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] | D v          | SEDFFX2M   | 0.255 | 0.000 |   5.646 |   10.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.600 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.567 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.537 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.365 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.178 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.008 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.961 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.878 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.713 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] | CK ^        | SEDFFX2M   | 0.226 | 0.005 |   0.892 |   -3.708 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[7] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.443
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.249
- Arrival Time                  5.625
= Slack Time                    4.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.624 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    4.882 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.161 |   0.419 |    5.043 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.990 | 0.651 |   1.070 |    5.694 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.044 | 0.698 |   1.767 |    6.392 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.031 | 0.766 |   2.533 |    7.158 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.419 | 0.460 |   2.994 |    7.618 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.899 | 0.612 |   3.606 |    8.230 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.087 | 0.720 |   4.326 |    8.950 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U389              | S0 ^ -> Y v  | MX4X1M     | 0.152 | 0.563 |   4.888 |    9.513 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U74               | C v -> Y v   | MX4X1M     | 0.156 | 0.393 |   5.281 |    9.906 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U73               | A0N v -> Y v | OAI2BB2X1M | 0.233 | 0.343 |   5.625 |   10.249 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | D v          | SEDFFX2M   | 0.233 | 0.000 |   5.625 |   10.249 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.624 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.591 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.562 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.390 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.203 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.033 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.986 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.902 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.737 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | CK ^        | SEDFFX2M   | 0.226 | 0.005 |   0.892 |   -3.733 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[6] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.443
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.249
- Arrival Time                  5.623
= Slack Time                    4.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.626 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    4.884 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.161 |   0.419 |    5.045 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.990 | 0.651 |   1.070 |    5.696 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.044 | 0.698 |   1.767 |    6.394 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.031 | 0.766 |   2.533 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.419 | 0.460 |   2.994 |    7.620 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.899 | 0.612 |   3.606 |    8.232 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.087 | 0.720 |   4.326 |    8.952 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U67               | S0 ^ -> Y v  | MX4X1M     | 0.160 | 0.570 |   4.895 |    9.522 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U66               | A v -> Y v   | MX4X1M     | 0.166 | 0.381 |   5.276 |    9.903 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U65               | A0N v -> Y v | OAI2BB2X1M | 0.233 | 0.346 |   5.623 |   10.249 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] | D v          | SEDFFX2M   | 0.233 | 0.000 |   5.623 |   10.249 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.626 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.593 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.563 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.392 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.205 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.035 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.988 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.904 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.739 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] | CK ^        | SEDFFX2M   | 0.226 | 0.005 |   0.892 |   -3.735 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[5] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.442
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.250
- Arrival Time                  5.619
= Slack Time                    4.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.631 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    4.889 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.161 |   0.419 |    5.050 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.990 | 0.651 |   1.070 |    5.701 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.044 | 0.698 |   1.767 |    6.399 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.031 | 0.766 |   2.533 |    7.165 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.419 | 0.460 |   2.994 |    7.625 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.899 | 0.612 |   3.606 |    8.237 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.087 | 0.720 |   4.326 |    8.957 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U91               | S0 ^ -> Y v  | MX4X1M     | 0.164 | 0.578 |   4.904 |    9.535 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U90               | A v -> Y v   | MX4X1M     | 0.157 | 0.374 |   5.278 |    9.909 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U89               | A0N v -> Y v | OAI2BB2X1M | 0.228 | 0.341 |   5.619 |   10.250 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] | D v          | SEDFFX1M   | 0.228 | 0.000 |   5.619 |   10.250 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.631 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.598 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.568 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.397 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.210 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.040 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.993 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.909 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.744 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] | CK ^        | SEDFFX1M   | 0.226 | 0.004 |   0.892 |   -3.740 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Data_Sync_dut/\FF_Stage_reg[0] /CK 
Endpoint:   Data_Sync_dut/\FF_Stage_reg[0] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.883
- Setup                         0.277
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.407
- Arrival Time                  5.715
= Slack Time                    4.692
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    4.691 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    5.024 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    5.224 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    5.784 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    6.148 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    6.331 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    6.535 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    6.644 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    6.974 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    7.088 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    7.166 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    7.678 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    7.826 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    7.948 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    8.294 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    8.510 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    8.694 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    9.124 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    9.250 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    9.534 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    9.601 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    9.935 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |   10.185 | 
     | UART_RX_dut/U31                | A v -> Y ^  | NOR3X2M   | 0.273 | 0.222 |   5.715 |   10.406 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | D ^         | SDFFRQX2M | 0.273 | 0.000 |   5.715 |   10.407 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.692 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.658 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.629 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.457 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.270 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.100 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.053 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.970 | 
     | REF_CLK_M__L5_I0               | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.814 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | CK ^        | SDFFRQX2M  | 0.209 | 0.006 |   0.883 |   -3.808 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.289
- Arrival Time                  5.322
= Slack Time                    4.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.967 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.225 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.392 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.111 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.853 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.129 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.501 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.788 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.038 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.243 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.386 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.520 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.770 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.920 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.249 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.403 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.622 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.128 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U115                | B0 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.161 |   5.322 |   10.289 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | D v         | SDFFRQX2M  | 0.168 | 0.000 |   5.322 |   10.289 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.967 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.934 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.904 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.733 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.546 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.376 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.328 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.245 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.089 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | CK ^        | SDFFRQX2M  | 0.209 | 0.003 |   0.881 |   -4.086 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.882
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.290
- Arrival Time                  5.319
= Slack Time                    4.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.971 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.229 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.396 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.115 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.857 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.133 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.506 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.792 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.043 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.247 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.390 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.525 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.774 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.925 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.253 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.408 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.626 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.132 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U329                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.158 |   5.319 |   10.290 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | D v         | SDFFRQX2M  | 0.164 | 0.000 |   5.319 |   10.290 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.971 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.938 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.909 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.737 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.550 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.380 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.333 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.249 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.094 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.881 |   -4.090 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.290
- Arrival Time                  5.319
= Slack Time                    4.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.971 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.229 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.396 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.116 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.857 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.133 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.506 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.792 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.043 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.247 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.390 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.525 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.774 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.925 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.253 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.408 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.626 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.132 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U330                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.158 |   5.319 |   10.290 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | D v         | SDFFRQX2M  | 0.164 | 0.000 |   5.319 |   10.290 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.971 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.938 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.909 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.737 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.550 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.380 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.333 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.249 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.094 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.881 |   -4.090 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.905
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.315
- Arrival Time                  5.338
= Slack Time                    4.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.977 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.235 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.402 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.122 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.863 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.139 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.512 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.798 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.049 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.253 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.396 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.531 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.780 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.931 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.259 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.414 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.632 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.138 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U164                | B0 ^ -> Y v | OAI2BB2X1M | 0.179 | 0.177 |   5.338 |   10.315 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | D v         | SDFFRQX2M  | 0.179 | 0.000 |   5.338 |   10.315 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.977 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.944 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.915 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.743 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.556 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.386 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.339 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.255 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -4.077 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | CK ^        | SDFFRQX2M  | 0.235 | 0.004 |   0.905 |   -4.072 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.292
- Arrival Time                  5.311
= Slack Time                    4.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.980 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.238 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.405 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.124 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.866 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.142 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.515 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.801 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.052 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.275 |    8.256 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.399 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.534 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.802 |    8.783 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.934 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.262 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.417 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.635 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.141 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U116                | B0 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.150 |   5.311 |   10.292 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | D v         | SDFFRQX2M  | 0.157 | 0.000 |   5.311 |   10.292 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.980 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.947 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.918 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.746 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.559 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.389 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.342 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.258 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.103 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.881 |   -4.099 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[13][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.905
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.317
- Arrival Time                  5.330
= Slack Time                    4.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.987 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.245 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.412 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.131 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.872 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.149 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.521 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.808 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.058 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.262 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.406 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.540 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.789 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.940 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.268 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.423 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.642 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.148 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U332                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.169 |   5.330 |   10.317 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | D v         | SDFFRQX2M  | 0.171 | 0.000 |   5.330 |   10.317 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.987 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.954 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.924 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.753 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.566 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.395 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.348 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.265 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -4.086 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | CK ^        | SDFFRQX2M  | 0.235 | 0.005 |   0.905 |   -4.082 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.305
- Arrival Time                  5.317
= Slack Time                    4.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.988 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.246 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.413 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.132 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.874 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.150 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.523 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.809 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.060 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.264 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.407 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.541 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.791 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.942 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.270 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.425 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.643 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.149 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U163                | B0 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.156 |   5.317 |   10.305 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | D v         | SDFFRQX2M  | 0.161 | 0.000 |   5.317 |   10.305 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.988 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.955 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.925 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.754 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.567 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.397 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.350 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.266 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -4.101 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -4.096 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.305
- Arrival Time                  5.316
= Slack Time                    4.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.989 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.247 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.414 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.133 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.875 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.151 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.523 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.810 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.060 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.264 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.408 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.542 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.791 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.942 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.271 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.425 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.644 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.150 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U331                | B0 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.155 |   5.316 |   10.305 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | D v         | SDFFRQX2M  | 0.160 | 0.000 |   5.316 |   10.305 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.989 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.956 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.926 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.755 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.568 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.398 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.350 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.267 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -4.102 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -4.097 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.887
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.296
- Arrival Time                  5.307
= Slack Time                    4.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    4.989 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.296 | 0.258 |   0.258 |    5.247 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.070 | 0.167 |   0.425 |    5.414 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.128 | 0.719 |   1.144 |    6.134 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 0.997 | 0.741 |   1.886 |    6.875 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.910 | 0.639 |   2.524 |    7.514 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.361 | 0.399 |   2.923 |    7.913 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.145 | 0.154 |   3.077 |    8.067 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.459 |   3.536 |    8.526 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.223 | 0.222 |   3.758 |    8.747 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.868 | 0.536 |   4.293 |    9.283 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U400             | S0 ^ -> Y v | MX4X1M    | 0.224 | 0.577 |   4.870 |    9.860 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U417             | D v -> Y v  | MX4X1M    | 0.167 | 0.436 |   5.306 |   10.296 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | D v         | SDFFRQX2M | 0.167 | 0.000 |   5.307 |   10.296 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.989 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.956 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.927 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.755 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.568 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.398 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.351 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.267 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.216 | 0.159 |   0.881 |   -4.108 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | CK ^        | SDFFRQX2M  | 0.216 | 0.006 |   0.887 |   -4.103 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.882
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.292
- Arrival Time                  5.298
= Slack Time                    4.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.994 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.252 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.419 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.138 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.880 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.156 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.815 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.066 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.270 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.413 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.797 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.948 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.276 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.431 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.646 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.142 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U326                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.150 |   5.298 |   10.292 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.298 |   10.292 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.994 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.961 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.932 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.760 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.573 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.403 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.356 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.272 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.117 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.882 |   -4.113 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.882
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.292
- Arrival Time                  5.298
= Slack Time                    4.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.995 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.253 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.419 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.139 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.880 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.157 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.815 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.066 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.270 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.413 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.797 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.948 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.276 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.431 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.646 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.142 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U325                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.150 |   5.297 |   10.292 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.298 |   10.292 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.995 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.961 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.932 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.760 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.573 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.403 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.356 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.273 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.117 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.882 |   -4.113 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.291
- Arrival Time                  5.297
= Slack Time                    4.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.995 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.253 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.420 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.139 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.881 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.157 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.816 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.066 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.270 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.414 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.797 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.948 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.277 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.431 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.647 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.142 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U113                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.149 |   5.297 |   10.291 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.297 |   10.291 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.995 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.962 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.932 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.761 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.574 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.404 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.356 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.273 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.117 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | CK ^        | SDFFRQX2M  | 0.209 | 0.003 |   0.881 |   -4.114 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  5.310
= Slack Time                    4.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.996 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.254 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.421 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.140 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.881 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.158 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.530 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.817 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.067 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.271 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.415 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.549 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.798 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.949 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.277 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.432 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.651 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.157 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U361                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.149 |   5.310 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.310 |   10.306 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.996 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.963 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.933 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.761 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.575 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.404 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.357 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.274 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -4.109 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -4.103 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.308
- Arrival Time                  5.311
= Slack Time                    4.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.998 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.256 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.422 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.142 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.883 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.532 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.818 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.069 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.273 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.416 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.800 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.951 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.279 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.434 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.653 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.158 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U139                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.150 |   5.311 |   10.308 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.311 |   10.308 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.997 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.964 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.935 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.763 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.576 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.406 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.359 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.275 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -4.108 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | CK ^        | SDFFRQX2M  | 0.225 | 0.006 |   0.895 |   -4.102 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.308
- Arrival Time                  5.310
= Slack Time                    4.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.998 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.256 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.422 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.142 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.883 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.532 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.819 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.069 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.273 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.417 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.800 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.951 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.279 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.434 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.653 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.159 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U140                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.149 |   5.310 |   10.308 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.310 |   10.308 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.998 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.965 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.935 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.763 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.576 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.406 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.359 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.276 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -4.108 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | CK ^        | SDFFRQX2M  | 0.225 | 0.005 |   0.895 |   -4.103 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.902
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.316
- Arrival Time                  5.318
= Slack Time                    4.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.998 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.256 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.423 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.142 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.884 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.532 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.819 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.070 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.274 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.417 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.801 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.952 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.280 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.435 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.653 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.159 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U363                | B0 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.157 |   5.318 |   10.316 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | D v         | SDFFRQX2M  | 0.160 | 0.000 |   5.318 |   10.316 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.998 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.965 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.935 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.764 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.577 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.407 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.360 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.276 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -4.098 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | CK ^        | SDFFRQX2M  | 0.235 | 0.002 |   0.902 |   -4.096 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  5.308
= Slack Time                    4.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.998 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.256 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.423 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.142 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.884 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.533 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.819 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.070 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.274 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.417 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.801 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.952 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.280 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.435 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.653 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.159 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U362                | B0 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.147 |   5.308 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | D v         | SDFFRQX2M  | 0.153 | 0.000 |   5.308 |   10.306 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.998 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.965 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.935 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.764 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.577 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.407 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.360 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.276 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -4.111 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -4.106 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.304
- Arrival Time                  5.305
= Slack Time                    4.999
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.999 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.257 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.424 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.143 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.885 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.161 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.533 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.820 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.071 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.275 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.418 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.552 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.802 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.953 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.281 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.436 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.651 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.147 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U136                | B0 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.157 |   5.305 |   10.304 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | D v         | SDFFRQX2M  | 0.161 | 0.000 |   5.305 |   10.304 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.999 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.966 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.936 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.765 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.578 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.408 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.361 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.277 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -4.110 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | CK ^        | SDFFRQX2M  | 0.225 | 0.002 |   0.892 |   -4.107 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.309
- Arrival Time                  5.308
= Slack Time                    5.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.001 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.259 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.426 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.145 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.886 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.163 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.535 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.822 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.072 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.276 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.420 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.554 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.803 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.954 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.282 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.437 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.656 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.162 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U138                | B0 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.147 |   5.308 |   10.309 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | D v         | SDFFRQX2M  | 0.153 | 0.000 |   5.308 |   10.309 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.001 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.968 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.938 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.766 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.579 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.409 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.362 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.279 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -4.111 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | CK ^        | SDFFRQX2M  | 0.225 | 0.006 |   0.895 |   -4.106 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.905
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.319
- Arrival Time                  5.317
= Slack Time                    5.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.003 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.261 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.428 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.147 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.889 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.165 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.537 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.824 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.074 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.278 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.422 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.556 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.805 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.956 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.285 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.439 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.658 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.164 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U364                | B0 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.156 |   5.316 |   10.319 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | D v         | SDFFRQX2M  | 0.159 | 0.000 |   5.317 |   10.319 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.003 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.970 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.940 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.769 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.582 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.411 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.364 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.281 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -4.102 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | CK ^        | SDFFRQX2M  | 0.235 | 0.005 |   0.905 |   -4.098 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.890
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.304
- Arrival Time                  5.300
= Slack Time                    5.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.004 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.262 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.428 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.148 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.889 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.166 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.538 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.825 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.075 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.279 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.423 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.557 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.806 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.957 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.285 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.440 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.655 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.151 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U327                | B0 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.152 |   5.300 |   10.304 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | D v         | SDFFRQX2M  | 0.156 | 0.000 |   5.300 |   10.304 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.004 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.970 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.941 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.769 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.582 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.412 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.365 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.282 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -4.117 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | CK ^        | SDFFRQX2M  | 0.226 | 0.003 |   0.890 |   -4.113 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.893
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.305
- Arrival Time                  5.301
= Slack Time                    5.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.005 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.263 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.429 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.149 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.890 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.167 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.539 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.825 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.076 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.275 |    8.280 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.423 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.558 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.807 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.958 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.286 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.441 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.656 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.152 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U133                | B0 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.153 |   5.301 |   10.305 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | D v         | SDFFRQX2M  | 0.158 | 0.000 |   5.301 |   10.305 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.005 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.971 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.942 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.770 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.583 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.413 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.366 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.283 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -4.115 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | CK ^        | SDFFRQX2M  | 0.225 | 0.003 |   0.893 |   -4.112 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.882
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.294
- Arrival Time                  5.289
= Slack Time                    5.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.005 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.263 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.429 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.149 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.890 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.167 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.539 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.825 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.076 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.275 |    8.280 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.423 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.558 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.802 |    8.807 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.958 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.286 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.441 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.656 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.152 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U114                | B0 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.141 |   5.289 |   10.294 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | D v         | SDFFRQX2M  | 0.148 | 0.000 |   5.289 |   10.294 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.005 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.971 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.942 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.770 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.583 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.413 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.366 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.283 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.127 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.882 |   -4.123 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.309
- Arrival Time                  5.304
= Slack Time                    5.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.005 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.263 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.430 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.150 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.891 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.167 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.540 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.826 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.077 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.281 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.424 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.559 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.808 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.959 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.287 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.442 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   4.655 |    9.660 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   5.161 |   10.166 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U137                | B0 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.143 |   5.304 |   10.309 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | D v         | SDFFRQX2M  | 0.150 | 0.000 |   5.304 |   10.309 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.005 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.972 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.943 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.771 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.584 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.414 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.367 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.283 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -4.116 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | CK ^        | SDFFRQX2M  | 0.225 | 0.005 |   0.895 |   -4.111 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.891
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.304
- Arrival Time                  5.298
= Slack Time                    5.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.006 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.264 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.431 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.150 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.892 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.168 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.540 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.827 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.078 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.282 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.425 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.559 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.809 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.960 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.288 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.443 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.658 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.154 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U357                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.150 |   5.298 |   10.304 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.298 |   10.304 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.006 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.973 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.943 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.772 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.585 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.415 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.367 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.284 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -4.119 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | CK ^        | SDFFRQX2M  | 0.226 | 0.004 |   0.891 |   -4.115 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  5.298
= Slack Time                    5.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.008 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.266 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.432 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.152 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.893 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.170 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.542 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.828 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.079 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.283 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.426 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.561 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.810 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.961 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.289 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.444 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.659 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.155 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U358                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.151 |   5.298 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.298 |   10.306 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.008 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.974 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.945 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.773 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.586 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.416 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.369 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.286 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -4.120 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -4.115 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.891
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  5.292
= Slack Time                    5.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.014 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.272 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.439 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.158 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.900 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.176 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.835 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.085 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.290 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.433 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.567 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.817 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.968 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.296 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.451 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.666 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.162 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U161                | B0 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.144 |   5.292 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] | D v         | SDFFRQX2M  | 0.150 | 0.000 |   5.292 |   10.306 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.014 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.981 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.951 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.780 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.593 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.423 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.375 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.292 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -4.127 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] | CK ^        | SDFFRQX2M  | 0.226 | 0.004 |   0.891 |   -4.123 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.307
- Arrival Time                  5.290
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.017 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.275 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.442 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.161 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.903 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.179 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.552 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.838 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.089 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.293 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.436 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.570 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.820 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.971 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.299 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.454 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.669 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.165 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U134                | B0 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.142 |   5.290 |   10.307 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] | D v         | SDFFRQX2M  | 0.148 | 0.000 |   5.290 |   10.307 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.017 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.984 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.954 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.783 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.596 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.426 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.379 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.295 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -4.128 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] | CK ^        | SDFFRQX2M  | 0.225 | 0.003 |   0.892 |   -4.125 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.293
- Arrival Time                  5.275
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    5.018 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.296 | 0.258 |   0.258 |    5.276 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.070 | 0.167 |   0.425 |    5.442 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.128 | 0.719 |   1.144 |    6.162 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 0.997 | 0.741 |   1.886 |    6.903 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.910 | 0.639 |   2.525 |    7.542 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.361 | 0.399 |   2.923 |    7.941 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.145 | 0.154 |   3.078 |    8.095 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.459 |   3.536 |    8.554 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.223 | 0.222 |   3.758 |    8.775 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.868 | 0.536 |   4.293 |    9.311 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U411             | S0 ^ -> Y v | MX4X1M    | 0.214 | 0.569 |   4.862 |    9.880 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U409             | D v -> Y v  | MX4X1M    | 0.148 | 0.413 |   5.275 |   10.293 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | D v         | SDFFRQX2M | 0.148 | 0.000 |   5.275 |   10.293 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.018 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.984 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.955 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.783 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.596 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.426 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.379 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.296 | 
     | REF_CLK_M__L5_I0                                | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -4.140 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | CK ^        | SDFFRQX2M  | 0.209 | 0.003 |   0.881 |   -4.137 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.886
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.301
- Arrival Time                  5.282
= Slack Time                    5.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    5.019 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.296 | 0.258 |   0.258 |    5.277 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.070 | 0.167 |   0.425 |    5.443 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.128 | 0.719 |   1.144 |    6.163 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 0.997 | 0.741 |   1.886 |    6.904 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.910 | 0.639 |   2.524 |    7.543 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.361 | 0.399 |   2.923 |    7.942 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.145 | 0.154 |   3.077 |    8.096 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.680 | 0.459 |   3.536 |    8.555 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.223 | 0.222 |   3.758 |    8.776 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.868 | 0.536 |   4.293 |    9.312 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U399             | S0 ^ -> Y v | MX4X1M    | 0.224 | 0.577 |   4.871 |    9.889 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U413             | D v -> Y v  | MX4X1M    | 0.143 | 0.411 |   5.282 |   10.301 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | D v         | SDFFRQX2M | 0.143 | 0.000 |   5.282 |   10.301 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.019 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.985 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.956 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.784 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.597 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.427 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.380 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.297 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.216 | 0.159 |   0.881 |   -4.137 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | CK ^        | SDFFRQX2M  | 0.216 | 0.005 |   0.886 |   -4.132 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.902
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.318
- Arrival Time                  5.294
= Slack Time                    5.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.024 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.282 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.449 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.168 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.910 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.186 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.559 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.845 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.096 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.275 |    8.300 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.443 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.578 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.827 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.978 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.461 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.676 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.172 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U359                | B0 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.146 |   5.294 |   10.318 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | D v         | SDFFRQX2M  | 0.150 | 0.000 |   5.294 |   10.318 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.024 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.991 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.962 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.790 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.603 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.433 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.386 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.302 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -4.124 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | CK ^        | SDFFRQX2M  | 0.235 | 0.002 |   0.902 |   -4.122 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.310
- Arrival Time                  5.286
= Slack Time                    5.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.025 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.283 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.449 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.169 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.910 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.187 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.559 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.845 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.096 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.300 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.443 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.578 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.827 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.953 |    8.978 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.436 |    9.461 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.676 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.172 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U135                | B0 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.138 |   5.286 |   10.310 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] | D v         | SDFFRQX2M  | 0.144 | 0.000 |   5.286 |   10.310 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.025 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.991 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.962 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.790 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.603 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.433 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.386 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.303 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -4.135 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] | CK ^        | SDFFRQX2M  | 0.225 | 0.005 |   0.895 |   -4.130 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.905
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.321
- Arrival Time                  5.292
= Slack Time                    5.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    5.029 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.296 | 0.258 |   0.258 |    5.287 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.070 | 0.167 |   0.425 |    5.454 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   1.144 |    6.173 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.741 |   1.886 |    6.915 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   2.162 |    7.191 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   2.534 |    7.564 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   2.821 |    7.850 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   3.071 |    8.101 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   3.276 |    8.305 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   3.419 |    8.448 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   3.553 |    8.582 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   3.803 |    8.832 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   3.954 |    8.983 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   4.282 |    9.311 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   4.437 |    9.466 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   4.652 |    9.681 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   5.148 |   10.177 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U360                | B0 ^ -> Y v | OAI2BB2X1M | 0.149 | 0.145 |   5.292 |   10.321 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2 | D v         | SDFFRQX2M  | 0.149 | 0.000 |   5.292 |   10.321 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -5.029 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -4.996 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -4.966 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -4.795 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -4.608 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -4.438 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -4.391 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -4.307 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -4.129 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2 | CK ^        | SDFFRQX2M  | 0.235 | 0.004 |   0.905 |   -4.124 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 

