INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sim_1/new/sorter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_tb'
