+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][32]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][24]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][22]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                               sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_req][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                             sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][21]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][13]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][15]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][25]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][31]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_cond][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                               sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][mem_be][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY_reg[0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                               sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][mem_be][1]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                               sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][mem_be][3]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                         sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][load_signext][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                              sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][jump_req][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][21]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][9]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][22]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                             sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_src][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[13]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][25]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][27]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][19]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                             sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[18]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                              sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                              sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_addr][1]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][13]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                     sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][7]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                              sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[9]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[29]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                              sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[7]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                     sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][6]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
