
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019b0 <.init>:
  4019b0:	stp	x29, x30, [sp, #-16]!
  4019b4:	mov	x29, sp
  4019b8:	bl	4024e0 <ferror@plt+0x650>
  4019bc:	ldp	x29, x30, [sp], #16
  4019c0:	ret

Disassembly of section .plt:

00000000004019d0 <memcpy@plt-0x20>:
  4019d0:	stp	x16, x30, [sp, #-16]!
  4019d4:	adrp	x16, 416000 <ferror@plt+0x14170>
  4019d8:	ldr	x17, [x16, #4088]
  4019dc:	add	x16, x16, #0xff8
  4019e0:	br	x17
  4019e4:	nop
  4019e8:	nop
  4019ec:	nop

00000000004019f0 <memcpy@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15170>
  4019f4:	ldr	x17, [x16]
  4019f8:	add	x16, x16, #0x0
  4019fc:	br	x17

0000000000401a00 <_exit@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a04:	ldr	x17, [x16, #8]
  401a08:	add	x16, x16, #0x8
  401a0c:	br	x17

0000000000401a10 <strtoul@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a14:	ldr	x17, [x16, #16]
  401a18:	add	x16, x16, #0x10
  401a1c:	br	x17

0000000000401a20 <strlen@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a24:	ldr	x17, [x16, #24]
  401a28:	add	x16, x16, #0x18
  401a2c:	br	x17

0000000000401a30 <fputs@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a34:	ldr	x17, [x16, #32]
  401a38:	add	x16, x16, #0x20
  401a3c:	br	x17

0000000000401a40 <exit@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a44:	ldr	x17, [x16, #40]
  401a48:	add	x16, x16, #0x28
  401a4c:	br	x17

0000000000401a50 <dup@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a54:	ldr	x17, [x16, #48]
  401a58:	add	x16, x16, #0x30
  401a5c:	br	x17

0000000000401a60 <scols_line_refer_data@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a64:	ldr	x17, [x16, #56]
  401a68:	add	x16, x16, #0x38
  401a6c:	br	x17

0000000000401a70 <strtoimax@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a74:	ldr	x17, [x16, #64]
  401a78:	add	x16, x16, #0x40
  401a7c:	br	x17

0000000000401a80 <strtoll@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a84:	ldr	x17, [x16, #72]
  401a88:	add	x16, x16, #0x48
  401a8c:	br	x17

0000000000401a90 <scols_table_set_name@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401a94:	ldr	x17, [x16, #80]
  401a98:	add	x16, x16, #0x50
  401a9c:	br	x17

0000000000401aa0 <strtod@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401aa4:	ldr	x17, [x16, #88]
  401aa8:	add	x16, x16, #0x58
  401aac:	br	x17

0000000000401ab0 <scols_table_enable_noheadings@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ab4:	ldr	x17, [x16, #96]
  401ab8:	add	x16, x16, #0x60
  401abc:	br	x17

0000000000401ac0 <scols_table_new_column@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ac4:	ldr	x17, [x16, #104]
  401ac8:	add	x16, x16, #0x68
  401acc:	br	x17

0000000000401ad0 <localtime_r@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ad4:	ldr	x17, [x16, #112]
  401ad8:	add	x16, x16, #0x70
  401adc:	br	x17

0000000000401ae0 <strftime@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ae4:	ldr	x17, [x16, #120]
  401ae8:	add	x16, x16, #0x78
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401af4:	ldr	x17, [x16, #128]
  401af8:	add	x16, x16, #0x80
  401afc:	br	x17

0000000000401b00 <fputc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b04:	ldr	x17, [x16, #136]
  401b08:	add	x16, x16, #0x88
  401b0c:	br	x17

0000000000401b10 <scols_table_enable_raw@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b14:	ldr	x17, [x16, #144]
  401b18:	add	x16, x16, #0x90
  401b1c:	br	x17

0000000000401b20 <strptime@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b24:	ldr	x17, [x16, #152]
  401b28:	add	x16, x16, #0x98
  401b2c:	br	x17

0000000000401b30 <snprintf@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b34:	ldr	x17, [x16, #160]
  401b38:	add	x16, x16, #0xa0
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b44:	ldr	x17, [x16, #168]
  401b48:	add	x16, x16, #0xa8
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b54:	ldr	x17, [x16, #176]
  401b58:	add	x16, x16, #0xb0
  401b5c:	br	x17

0000000000401b60 <time@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b64:	ldr	x17, [x16, #184]
  401b68:	add	x16, x16, #0xb8
  401b6c:	br	x17

0000000000401b70 <malloc@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b74:	ldr	x17, [x16, #192]
  401b78:	add	x16, x16, #0xc0
  401b7c:	br	x17

0000000000401b80 <strncmp@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b84:	ldr	x17, [x16, #200]
  401b88:	add	x16, x16, #0xc8
  401b8c:	br	x17

0000000000401b90 <bindtextdomain@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401b94:	ldr	x17, [x16, #208]
  401b98:	add	x16, x16, #0xd0
  401b9c:	br	x17

0000000000401ba0 <__libc_start_main@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ba4:	ldr	x17, [x16, #216]
  401ba8:	add	x16, x16, #0xd8
  401bac:	br	x17

0000000000401bb0 <fgetc@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401bb4:	ldr	x17, [x16, #224]
  401bb8:	add	x16, x16, #0xe0
  401bbc:	br	x17

0000000000401bc0 <gettimeofday@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401bc4:	ldr	x17, [x16, #232]
  401bc8:	add	x16, x16, #0xe8
  401bcc:	br	x17

0000000000401bd0 <gmtime_r@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401bd4:	ldr	x17, [x16, #240]
  401bd8:	add	x16, x16, #0xf0
  401bdc:	br	x17

0000000000401be0 <scols_new_table@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401be4:	ldr	x17, [x16, #248]
  401be8:	add	x16, x16, #0xf8
  401bec:	br	x17

0000000000401bf0 <uuid_variant@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401bf4:	ldr	x17, [x16, #256]
  401bf8:	add	x16, x16, #0x100
  401bfc:	br	x17

0000000000401c00 <strdup@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c04:	ldr	x17, [x16, #264]
  401c08:	add	x16, x16, #0x108
  401c0c:	br	x17

0000000000401c10 <scols_table_new_line@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c14:	ldr	x17, [x16, #272]
  401c18:	add	x16, x16, #0x110
  401c1c:	br	x17

0000000000401c20 <scols_unref_table@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c24:	ldr	x17, [x16, #280]
  401c28:	add	x16, x16, #0x118
  401c2c:	br	x17

0000000000401c30 <close@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c34:	ldr	x17, [x16, #288]
  401c38:	add	x16, x16, #0x120
  401c3c:	br	x17

0000000000401c40 <__gmon_start__@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c44:	ldr	x17, [x16, #296]
  401c48:	add	x16, x16, #0x128
  401c4c:	br	x17

0000000000401c50 <mktime@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c54:	ldr	x17, [x16, #304]
  401c58:	add	x16, x16, #0x130
  401c5c:	br	x17

0000000000401c60 <strtoumax@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c64:	ldr	x17, [x16, #312]
  401c68:	add	x16, x16, #0x138
  401c6c:	br	x17

0000000000401c70 <abort@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c74:	ldr	x17, [x16, #320]
  401c78:	add	x16, x16, #0x140
  401c7c:	br	x17

0000000000401c80 <feof@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c84:	ldr	x17, [x16, #328]
  401c88:	add	x16, x16, #0x148
  401c8c:	br	x17

0000000000401c90 <puts@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401c94:	ldr	x17, [x16, #336]
  401c98:	add	x16, x16, #0x150
  401c9c:	br	x17

0000000000401ca0 <memcmp@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ca4:	ldr	x17, [x16, #344]
  401ca8:	add	x16, x16, #0x158
  401cac:	br	x17

0000000000401cb0 <textdomain@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401cb4:	ldr	x17, [x16, #352]
  401cb8:	add	x16, x16, #0x160
  401cbc:	br	x17

0000000000401cc0 <getopt_long@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401cc4:	ldr	x17, [x16, #360]
  401cc8:	add	x16, x16, #0x168
  401ccc:	br	x17

0000000000401cd0 <strcmp@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401cd4:	ldr	x17, [x16, #368]
  401cd8:	add	x16, x16, #0x170
  401cdc:	br	x17

0000000000401ce0 <warn@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401ce4:	ldr	x17, [x16, #376]
  401ce8:	add	x16, x16, #0x178
  401cec:	br	x17

0000000000401cf0 <__ctype_b_loc@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401cf4:	ldr	x17, [x16, #384]
  401cf8:	add	x16, x16, #0x180
  401cfc:	br	x17

0000000000401d00 <strtol@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d04:	ldr	x17, [x16, #392]
  401d08:	add	x16, x16, #0x188
  401d0c:	br	x17

0000000000401d10 <free@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d14:	ldr	x17, [x16, #400]
  401d18:	add	x16, x16, #0x190
  401d1c:	br	x17

0000000000401d20 <scols_table_enable_json@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d24:	ldr	x17, [x16, #408]
  401d28:	add	x16, x16, #0x198
  401d2c:	br	x17

0000000000401d30 <strncasecmp@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d34:	ldr	x17, [x16, #416]
  401d38:	add	x16, x16, #0x1a0
  401d3c:	br	x17

0000000000401d40 <vasprintf@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d44:	ldr	x17, [x16, #424]
  401d48:	add	x16, x16, #0x1a8
  401d4c:	br	x17

0000000000401d50 <strndup@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d54:	ldr	x17, [x16, #432]
  401d58:	add	x16, x16, #0x1b0
  401d5c:	br	x17

0000000000401d60 <strspn@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d64:	ldr	x17, [x16, #440]
  401d68:	add	x16, x16, #0x1b8
  401d6c:	br	x17

0000000000401d70 <strchr@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d74:	ldr	x17, [x16, #448]
  401d78:	add	x16, x16, #0x1c0
  401d7c:	br	x17

0000000000401d80 <uuid_time@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d84:	ldr	x17, [x16, #456]
  401d88:	add	x16, x16, #0x1c8
  401d8c:	br	x17

0000000000401d90 <uuid_type@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401d94:	ldr	x17, [x16, #464]
  401d98:	add	x16, x16, #0x1d0
  401d9c:	br	x17

0000000000401da0 <__isoc99_scanf@plt>:
  401da0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401da4:	ldr	x17, [x16, #472]
  401da8:	add	x16, x16, #0x1d8
  401dac:	br	x17

0000000000401db0 <fflush@plt>:
  401db0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401db4:	ldr	x17, [x16, #480]
  401db8:	add	x16, x16, #0x1e0
  401dbc:	br	x17

0000000000401dc0 <scols_print_table@plt>:
  401dc0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401dc4:	ldr	x17, [x16, #488]
  401dc8:	add	x16, x16, #0x1e8
  401dcc:	br	x17

0000000000401dd0 <warnx@plt>:
  401dd0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401dd4:	ldr	x17, [x16, #496]
  401dd8:	add	x16, x16, #0x1f0
  401ddc:	br	x17

0000000000401de0 <uuid_parse@plt>:
  401de0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401de4:	ldr	x17, [x16, #504]
  401de8:	add	x16, x16, #0x1f8
  401dec:	br	x17

0000000000401df0 <dcgettext@plt>:
  401df0:	adrp	x16, 417000 <ferror@plt+0x15170>
  401df4:	ldr	x17, [x16, #512]
  401df8:	add	x16, x16, #0x200
  401dfc:	br	x17

0000000000401e00 <errx@plt>:
  401e00:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e04:	ldr	x17, [x16, #520]
  401e08:	add	x16, x16, #0x208
  401e0c:	br	x17

0000000000401e10 <strcspn@plt>:
  401e10:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e14:	ldr	x17, [x16, #528]
  401e18:	add	x16, x16, #0x210
  401e1c:	br	x17

0000000000401e20 <printf@plt>:
  401e20:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e24:	ldr	x17, [x16, #536]
  401e28:	add	x16, x16, #0x218
  401e2c:	br	x17

0000000000401e30 <__assert_fail@plt>:
  401e30:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e34:	ldr	x17, [x16, #544]
  401e38:	add	x16, x16, #0x220
  401e3c:	br	x17

0000000000401e40 <__errno_location@plt>:
  401e40:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e44:	ldr	x17, [x16, #552]
  401e48:	add	x16, x16, #0x228
  401e4c:	br	x17

0000000000401e50 <fprintf@plt>:
  401e50:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e54:	ldr	x17, [x16, #560]
  401e58:	add	x16, x16, #0x230
  401e5c:	br	x17

0000000000401e60 <scols_init_debug@plt>:
  401e60:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e64:	ldr	x17, [x16, #568]
  401e68:	add	x16, x16, #0x238
  401e6c:	br	x17

0000000000401e70 <err@plt>:
  401e70:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e74:	ldr	x17, [x16, #576]
  401e78:	add	x16, x16, #0x240
  401e7c:	br	x17

0000000000401e80 <setlocale@plt>:
  401e80:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e84:	ldr	x17, [x16, #584]
  401e88:	add	x16, x16, #0x248
  401e8c:	br	x17

0000000000401e90 <ferror@plt>:
  401e90:	adrp	x16, 417000 <ferror@plt+0x15170>
  401e94:	ldr	x17, [x16, #592]
  401e98:	add	x16, x16, #0x250
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	stp	x29, x30, [sp, #-160]!
  401ea4:	mov	x29, sp
  401ea8:	stp	x19, x20, [sp, #16]
  401eac:	adrp	x19, 404000 <ferror@plt+0x2170>
  401eb0:	add	x19, x19, #0xe9c
  401eb4:	stp	x21, x22, [sp, #32]
  401eb8:	mov	w21, w0
  401ebc:	mov	x22, x1
  401ec0:	mov	w0, #0x6                   	// #6
  401ec4:	adrp	x1, 405000 <ferror@plt+0x3170>
  401ec8:	add	x1, x1, #0xa1
  401ecc:	stp	x23, x24, [sp, #48]
  401ed0:	adrp	x20, 405000 <ferror@plt+0x3170>
  401ed4:	stp	x25, x26, [sp, #64]
  401ed8:	add	x20, x20, #0xa2
  401edc:	mov	w23, #0x0                   	// #0
  401ee0:	stp	x27, x28, [sp, #80]
  401ee4:	adrp	x27, 405000 <ferror@plt+0x3170>
  401ee8:	add	x27, x27, #0x17c
  401eec:	str	xzr, [sp, #112]
  401ef0:	bl	401e80 <setlocale@plt>
  401ef4:	adrp	x1, 404000 <ferror@plt+0x2170>
  401ef8:	add	x1, x1, #0xe8a
  401efc:	mov	x0, x19
  401f00:	bl	401b90 <bindtextdomain@plt>
  401f04:	mov	x0, x19
  401f08:	adrp	x19, 405000 <ferror@plt+0x3170>
  401f0c:	bl	401cb0 <textdomain@plt>
  401f10:	add	x19, x19, #0x188
  401f14:	adrp	x0, 402000 <ferror@plt+0x170>
  401f18:	add	x0, x0, #0x628
  401f1c:	bl	404d20 <ferror@plt+0x2e90>
  401f20:	mov	w24, #0x0                   	// #0
  401f24:	add	x3, x19, #0xb8
  401f28:	mov	w25, #0x0                   	// #0
  401f2c:	mov	x28, #0x0                   	// #0
  401f30:	mov	x2, x20
  401f34:	mov	x1, x22
  401f38:	mov	w0, w21
  401f3c:	mov	x4, #0x0                   	// #0
  401f40:	str	x3, [sp, #104]
  401f44:	bl	401cc0 <getopt_long@plt>
  401f48:	cmn	w0, #0x1
  401f4c:	b.eq	4022c0 <ferror@plt+0x430>  // b.none
  401f50:	add	x26, x19, #0x198
  401f54:	add	x1, sp, #0x70
  401f58:	ldr	x3, [sp, #104]
  401f5c:	b	401f90 <ferror@plt+0x100>
  401f60:	b.eq	401f7c <ferror@plt+0xec>  // b.none
  401f64:	add	x2, x2, #0x4
  401f68:	ldr	w4, [x2]
  401f6c:	cbz	w4, 401f88 <ferror@plt+0xf8>
  401f70:	cmp	w0, w4
  401f74:	b.ge	401f60 <ferror@plt+0xd0>  // b.tcont
  401f78:	b	401f88 <ferror@plt+0xf8>
  401f7c:	ldr	w2, [x1]
  401f80:	cbnz	w2, 401ff4 <ferror@plt+0x164>
  401f84:	str	w0, [x1]
  401f88:	add	x26, x26, #0x40
  401f8c:	add	x1, x1, #0x4
  401f90:	ldr	w2, [x26]
  401f94:	cbz	w2, 401fa0 <ferror@plt+0x110>
  401f98:	cmp	w0, w2
  401f9c:	b.ge	4020a4 <ferror@plt+0x214>  // b.tcont
  401fa0:	cmp	w0, #0x72
  401fa4:	b.gt	401fc0 <ferror@plt+0x130>
  401fa8:	cmp	w0, #0x67
  401fac:	b.gt	4020ac <ferror@plt+0x21c>
  401fb0:	cmp	w0, #0x4a
  401fb4:	b.eq	4022b0 <ferror@plt+0x420>  // b.none
  401fb8:	cmp	w0, #0x56
  401fbc:	b.eq	4020dc <ferror@plt+0x24c>  // b.none
  401fc0:	adrp	x0, 417000 <ferror@plt+0x15170>
  401fc4:	mov	w2, #0x5                   	// #5
  401fc8:	adrp	x1, 405000 <ferror@plt+0x3170>
  401fcc:	add	x1, x1, #0x7b
  401fd0:	ldr	x19, [x0, #624]
  401fd4:	mov	x0, #0x0                   	// #0
  401fd8:	bl	401df0 <dcgettext@plt>
  401fdc:	adrp	x1, 417000 <ferror@plt+0x15170>
  401fe0:	ldr	x2, [x1, #664]
  401fe4:	mov	x1, x0
  401fe8:	mov	x0, x19
  401fec:	bl	401e50 <fprintf@plt>
  401ff0:	b	40209c <ferror@plt+0x20c>
  401ff4:	cmp	w0, w2
  401ff8:	b.eq	401f88 <ferror@plt+0xf8>  // b.none
  401ffc:	adrp	x20, 417000 <ferror@plt+0x15170>
  402000:	mov	w2, #0x5                   	// #5
  402004:	adrp	x1, 404000 <ferror@plt+0x2170>
  402008:	mov	x0, #0x0                   	// #0
  40200c:	ldr	x21, [x20, #624]
  402010:	add	x1, x1, #0xea7
  402014:	bl	401df0 <dcgettext@plt>
  402018:	adrp	x23, 404000 <ferror@plt+0x2170>
  40201c:	adrp	x1, 417000 <ferror@plt+0x15170>
  402020:	adrp	x22, 405000 <ferror@plt+0x3170>
  402024:	add	x23, x23, #0xec9
  402028:	add	x22, x22, #0x101
  40202c:	ldr	x2, [x1, #664]
  402030:	mov	x1, x0
  402034:	mov	x0, x21
  402038:	mov	x21, #0x0                   	// #0
  40203c:	bl	401e50 <fprintf@plt>
  402040:	ldr	w0, [x26, x21]
  402044:	cbz	w0, 402090 <ferror@plt+0x200>
  402048:	add	x1, x19, #0xb8
  40204c:	b	402060 <ferror@plt+0x1d0>
  402050:	ldr	w3, [x1, #24]
  402054:	cmp	w0, w3
  402058:	b.eq	402480 <ferror@plt+0x5f0>  // b.none
  40205c:	add	x1, x1, #0x20
  402060:	ldr	x2, [x1]
  402064:	cbnz	x2, 402050 <ferror@plt+0x1c0>
  402068:	sub	w1, w0, #0x21
  40206c:	cmp	w1, #0x5d
  402070:	b.hi	402084 <ferror@plt+0x1f4>  // b.pmore
  402074:	mov	w2, w0
  402078:	mov	x1, x23
  40207c:	ldr	x0, [x20, #624]
  402080:	bl	401e50 <fprintf@plt>
  402084:	add	x21, x21, #0x4
  402088:	cmp	x21, #0x3c
  40208c:	b.ne	402040 <ferror@plt+0x1b0>  // b.any
  402090:	ldr	x1, [x20, #624]
  402094:	mov	w0, #0xa                   	// #10
  402098:	bl	401b00 <fputc@plt>
  40209c:	mov	w0, #0x1                   	// #1
  4020a0:	b	402108 <ferror@plt+0x278>
  4020a4:	mov	x2, x26
  4020a8:	b	401f68 <ferror@plt+0xd8>
  4020ac:	sub	w4, w0, #0x68
  4020b0:	cmp	w4, #0xa
  4020b4:	b.hi	401fc0 <ferror@plt+0x130>  // b.pmore
  4020b8:	ldrb	w0, [x27, w4, uxtw]
  4020bc:	adr	x1, 4020c8 <ferror@plt+0x238>
  4020c0:	add	x0, x1, w0, sxtb #2
  4020c4:	br	x0
  4020c8:	mov	w23, #0x1                   	// #1
  4020cc:	b	401f30 <ferror@plt+0xa0>
  4020d0:	adrp	x0, 417000 <ferror@plt+0x15170>
  4020d4:	ldr	x28, [x0, #632]
  4020d8:	b	401f30 <ferror@plt+0xa0>
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	adrp	x1, 404000 <ferror@plt+0x2170>
  4020e4:	mov	x0, #0x0                   	// #0
  4020e8:	add	x1, x1, #0xece
  4020ec:	bl	401df0 <dcgettext@plt>
  4020f0:	adrp	x1, 417000 <ferror@plt+0x15170>
  4020f4:	adrp	x2, 404000 <ferror@plt+0x2170>
  4020f8:	add	x2, x2, #0xeda
  4020fc:	ldr	x1, [x1, #664]
  402100:	bl	401e20 <printf@plt>
  402104:	mov	w0, #0x0                   	// #0
  402108:	bl	401a40 <exit@plt>
  40210c:	adrp	x20, 417000 <ferror@plt+0x15170>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 404000 <ferror@plt+0x2170>
  402118:	mov	x0, #0x0                   	// #0
  40211c:	add	x1, x1, #0xeec
  402120:	bl	401df0 <dcgettext@plt>
  402124:	ldr	x1, [x20, #648]
  402128:	adrp	x22, 405000 <ferror@plt+0x3170>
  40212c:	add	x19, x19, #0x38
  402130:	add	x22, x22, #0x49
  402134:	bl	401a30 <fputs@plt>
  402138:	mov	w2, #0x5                   	// #5
  40213c:	adrp	x1, 404000 <ferror@plt+0x2170>
  402140:	ldr	x21, [x20, #648]
  402144:	add	x1, x1, #0xef5
  402148:	mov	x0, #0x0                   	// #0
  40214c:	bl	401df0 <dcgettext@plt>
  402150:	adrp	x1, 417000 <ferror@plt+0x15170>
  402154:	ldr	x2, [x1, #664]
  402158:	mov	x1, x0
  40215c:	mov	x0, x21
  402160:	bl	401e50 <fprintf@plt>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 404000 <ferror@plt+0x2170>
  40216c:	mov	x0, #0x0                   	// #0
  402170:	add	x1, x1, #0xf0f
  402174:	bl	401df0 <dcgettext@plt>
  402178:	ldr	x1, [x20, #648]
  40217c:	bl	401a30 <fputs@plt>
  402180:	adrp	x1, 404000 <ferror@plt+0x2170>
  402184:	add	x1, x1, #0xf1a
  402188:	mov	w2, #0x5                   	// #5
  40218c:	mov	x0, #0x0                   	// #0
  402190:	bl	401df0 <dcgettext@plt>
  402194:	bl	401c90 <puts@plt>
  402198:	adrp	x1, 404000 <ferror@plt+0x2170>
  40219c:	add	x1, x1, #0xf49
  4021a0:	mov	w2, #0x5                   	// #5
  4021a4:	mov	x0, #0x0                   	// #0
  4021a8:	bl	401df0 <dcgettext@plt>
  4021ac:	bl	401c90 <puts@plt>
  4021b0:	adrp	x1, 404000 <ferror@plt+0x2170>
  4021b4:	add	x1, x1, #0xf76
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	mov	x0, #0x0                   	// #0
  4021c0:	bl	401df0 <dcgettext@plt>
  4021c4:	bl	401c90 <puts@plt>
  4021c8:	adrp	x1, 404000 <ferror@plt+0x2170>
  4021cc:	add	x1, x1, #0xfad
  4021d0:	mov	w2, #0x5                   	// #5
  4021d4:	mov	x0, #0x0                   	// #0
  4021d8:	bl	401df0 <dcgettext@plt>
  4021dc:	bl	401c90 <puts@plt>
  4021e0:	mov	w2, #0x5                   	// #5
  4021e4:	adrp	x1, 404000 <ferror@plt+0x2170>
  4021e8:	mov	x0, #0x0                   	// #0
  4021ec:	add	x1, x1, #0xfdf
  4021f0:	bl	401df0 <dcgettext@plt>
  4021f4:	mov	x21, x0
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	adrp	x1, 404000 <ferror@plt+0x2170>
  402200:	mov	x0, #0x0                   	// #0
  402204:	add	x1, x1, #0xff1
  402208:	bl	401df0 <dcgettext@plt>
  40220c:	mov	x4, x0
  402210:	adrp	x3, 405000 <ferror@plt+0x3170>
  402214:	add	x3, x3, #0x1
  402218:	mov	x2, x21
  40221c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402220:	adrp	x0, 405000 <ferror@plt+0x3170>
  402224:	add	x1, x1, #0x10
  402228:	add	x0, x0, #0x1c
  40222c:	bl	401e20 <printf@plt>
  402230:	mov	w2, #0x5                   	// #5
  402234:	adrp	x1, 405000 <ferror@plt+0x3170>
  402238:	mov	x0, #0x0                   	// #0
  40223c:	add	x1, x1, #0x2d
  402240:	bl	401df0 <dcgettext@plt>
  402244:	mov	x21, #0x0                   	// #0
  402248:	ldr	x1, [x20, #648]
  40224c:	bl	401a30 <fputs@plt>
  402250:	ldr	x1, [x19, #24]
  402254:	mov	w2, #0x5                   	// #5
  402258:	ldr	x23, [x20, #648]
  40225c:	mov	x0, #0x0                   	// #0
  402260:	ldr	x24, [x19]
  402264:	bl	401df0 <dcgettext@plt>
  402268:	add	x21, x21, #0x1
  40226c:	mov	x3, x0
  402270:	mov	x2, x24
  402274:	mov	x1, x22
  402278:	mov	x0, x23
  40227c:	bl	401e50 <fprintf@plt>
  402280:	add	x19, x19, #0x20
  402284:	cmp	x21, #0x4
  402288:	b.ne	402250 <ferror@plt+0x3c0>  // b.any
  40228c:	mov	w2, #0x5                   	// #5
  402290:	adrp	x1, 405000 <ferror@plt+0x3170>
  402294:	mov	x0, #0x0                   	// #0
  402298:	add	x1, x1, #0x53
  40229c:	bl	401df0 <dcgettext@plt>
  4022a0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4022a4:	add	x1, x1, #0x6e
  4022a8:	bl	401e20 <printf@plt>
  4022ac:	b	402104 <ferror@plt+0x274>
  4022b0:	mov	w25, #0x1                   	// #1
  4022b4:	b	401f30 <ferror@plt+0xa0>
  4022b8:	mov	w24, #0x1                   	// #1
  4022bc:	b	401f30 <ferror@plt+0xa0>
  4022c0:	adrp	x0, 417000 <ferror@plt+0x15170>
  4022c4:	mov	w20, #0x1                   	// #1
  4022c8:	mov	w4, #0x2                   	// #2
  4022cc:	ldr	w26, [x0, #640]
  4022d0:	adrp	x0, 417000 <ferror@plt+0x15170>
  4022d4:	add	x27, x0, #0x2a8
  4022d8:	ldr	x2, [x0, #680]
  4022dc:	add	x1, x27, #0x8
  4022e0:	sub	w21, w21, w26
  4022e4:	add	x3, x2, #0x1
  4022e8:	str	wzr, [x1, x2, lsl #2]
  4022ec:	str	w20, [x1, x3, lsl #2]
  4022f0:	add	x3, x2, #0x2
  4022f4:	str	w4, [x1, x3, lsl #2]
  4022f8:	add	x3, x2, #0x4
  4022fc:	add	x2, x2, #0x3
  402300:	str	x3, [x0, #680]
  402304:	mov	w0, #0x3                   	// #3
  402308:	str	w0, [x1, x2, lsl #2]
  40230c:	cbnz	x28, 402340 <ferror@plt+0x4b0>
  402310:	mov	w0, #0x0                   	// #0
  402314:	bl	401e60 <scols_init_debug@plt>
  402318:	bl	401be0 <scols_new_table@plt>
  40231c:	mov	x20, x0
  402320:	cbnz	x0, 402364 <ferror@plt+0x4d4>
  402324:	adrp	x1, 405000 <ferror@plt+0x3170>
  402328:	add	x1, x1, #0xaa
  40232c:	mov	w2, #0x5                   	// #5
  402330:	bl	401df0 <dcgettext@plt>
  402334:	mov	x1, x0
  402338:	mov	w0, #0x1                   	// #1
  40233c:	bl	401e70 <err@plt>
  402340:	adrp	x4, 402000 <ferror@plt+0x170>
  402344:	mov	x3, x27
  402348:	add	x4, x4, #0xa04
  40234c:	mov	x0, x28
  402350:	mov	x2, #0x8                   	// #8
  402354:	bl	403b24 <ferror@plt+0x1c94>
  402358:	tbz	w0, #31, 402310 <ferror@plt+0x480>
  40235c:	mov	w0, w20
  402360:	b	402400 <ferror@plt+0x570>
  402364:	cbz	w25, 402380 <ferror@plt+0x4f0>
  402368:	mov	w1, #0x1                   	// #1
  40236c:	bl	401d20 <scols_table_enable_json@plt>
  402370:	adrp	x1, 405000 <ferror@plt+0x3170>
  402374:	mov	x0, x20
  402378:	add	x1, x1, #0xca
  40237c:	bl	401a90 <scols_table_set_name@plt>
  402380:	mov	w1, w24
  402384:	mov	x0, x20
  402388:	add	x19, x19, #0x38
  40238c:	bl	401ab0 <scols_table_enable_noheadings@plt>
  402390:	mov	w1, w23
  402394:	mov	x23, #0x0                   	// #0
  402398:	mov	x0, x20
  40239c:	bl	401b10 <scols_table_enable_raw@plt>
  4023a0:	ldr	x0, [x27]
  4023a4:	cmp	x23, x0
  4023a8:	b.cc	40241c <ferror@plt+0x58c>  // b.lo, b.ul, b.last
  4023ac:	add	x22, x22, w26, sxtw #3
  4023b0:	sxtw	x21, w21
  4023b4:	mov	x19, #0x0                   	// #0
  4023b8:	cmp	x19, x21
  4023bc:	b.cc	40245c <ferror@plt+0x5cc>  // b.lo, b.ul, b.last
  4023c0:	cbnz	x21, 4023ec <ferror@plt+0x55c>
  4023c4:	adrp	x19, 405000 <ferror@plt+0x3170>
  4023c8:	add	x19, x19, #0xf3
  4023cc:	adrp	x21, 417000 <ferror@plt+0x15170>
  4023d0:	add	x1, sp, #0x78
  4023d4:	mov	x0, x19
  4023d8:	bl	401da0 <__isoc99_scanf@plt>
  4023dc:	cbz	w0, 4023ec <ferror@plt+0x55c>
  4023e0:	ldr	x0, [x21, #656]
  4023e4:	bl	401c80 <feof@plt>
  4023e8:	cbz	w0, 402470 <ferror@plt+0x5e0>
  4023ec:	mov	x0, x20
  4023f0:	bl	401dc0 <scols_print_table@plt>
  4023f4:	mov	x0, x20
  4023f8:	bl	401c20 <scols_unref_table@plt>
  4023fc:	mov	w0, #0x0                   	// #0
  402400:	ldp	x19, x20, [sp, #16]
  402404:	ldp	x21, x22, [sp, #32]
  402408:	ldp	x23, x24, [sp, #48]
  40240c:	ldp	x25, x26, [sp, #64]
  402410:	ldp	x27, x28, [sp, #80]
  402414:	ldp	x29, x30, [sp], #160
  402418:	ret
  40241c:	sxtw	x0, w23
  402420:	bl	4026e8 <ferror@plt+0x858>
  402424:	sbfiz	x0, x0, #5, #32
  402428:	add	x1, x19, x0
  40242c:	ldr	w2, [x1, #16]
  402430:	ldr	d0, [x1, #8]
  402434:	ldr	x1, [x19, x0]
  402438:	mov	x0, x20
  40243c:	bl	401ac0 <scols_table_new_column@plt>
  402440:	cbnz	x0, 402454 <ferror@plt+0x5c4>
  402444:	adrp	x1, 405000 <ferror@plt+0x3170>
  402448:	mov	w2, #0x5                   	// #5
  40244c:	add	x1, x1, #0xd0
  402450:	b	402330 <ferror@plt+0x4a0>
  402454:	add	x23, x23, #0x1
  402458:	b	4023a0 <ferror@plt+0x510>
  40245c:	ldr	x1, [x22, x19, lsl #3]
  402460:	mov	x0, x20
  402464:	add	x19, x19, #0x1
  402468:	bl	402764 <ferror@plt+0x8d4>
  40246c:	b	4023b8 <ferror@plt+0x528>
  402470:	add	x1, sp, #0x78
  402474:	mov	x0, x20
  402478:	bl	402764 <ferror@plt+0x8d4>
  40247c:	b	4023d0 <ferror@plt+0x540>
  402480:	ldr	x0, [x20, #624]
  402484:	mov	x1, x22
  402488:	bl	401e50 <fprintf@plt>
  40248c:	b	402084 <ferror@plt+0x1f4>
  402490:	mov	x29, #0x0                   	// #0
  402494:	mov	x30, #0x0                   	// #0
  402498:	mov	x5, x0
  40249c:	ldr	x1, [sp]
  4024a0:	add	x2, sp, #0x8
  4024a4:	mov	x6, sp
  4024a8:	movz	x0, #0x0, lsl #48
  4024ac:	movk	x0, #0x0, lsl #32
  4024b0:	movk	x0, #0x40, lsl #16
  4024b4:	movk	x0, #0x1ea0
  4024b8:	movz	x3, #0x0, lsl #48
  4024bc:	movk	x3, #0x0, lsl #32
  4024c0:	movk	x3, #0x40, lsl #16
  4024c4:	movk	x3, #0x4c98
  4024c8:	movz	x4, #0x0, lsl #48
  4024cc:	movk	x4, #0x0, lsl #32
  4024d0:	movk	x4, #0x40, lsl #16
  4024d4:	movk	x4, #0x4d18
  4024d8:	bl	401ba0 <__libc_start_main@plt>
  4024dc:	bl	401c70 <abort@plt>
  4024e0:	adrp	x0, 416000 <ferror@plt+0x14170>
  4024e4:	ldr	x0, [x0, #4064]
  4024e8:	cbz	x0, 4024f0 <ferror@plt+0x660>
  4024ec:	b	401c40 <__gmon_start__@plt>
  4024f0:	ret
  4024f4:	adrp	x0, 417000 <ferror@plt+0x15170>
  4024f8:	add	x1, x0, #0x270
  4024fc:	adrp	x0, 417000 <ferror@plt+0x15170>
  402500:	add	x0, x0, #0x270
  402504:	cmp	x1, x0
  402508:	b.eq	402534 <ferror@plt+0x6a4>  // b.none
  40250c:	sub	sp, sp, #0x10
  402510:	adrp	x1, 404000 <ferror@plt+0x2170>
  402514:	ldr	x1, [x1, #3400]
  402518:	str	x1, [sp, #8]
  40251c:	cbz	x1, 40252c <ferror@plt+0x69c>
  402520:	mov	x16, x1
  402524:	add	sp, sp, #0x10
  402528:	br	x16
  40252c:	add	sp, sp, #0x10
  402530:	ret
  402534:	ret
  402538:	adrp	x0, 417000 <ferror@plt+0x15170>
  40253c:	add	x1, x0, #0x270
  402540:	adrp	x0, 417000 <ferror@plt+0x15170>
  402544:	add	x0, x0, #0x270
  402548:	sub	x1, x1, x0
  40254c:	mov	x2, #0x2                   	// #2
  402550:	asr	x1, x1, #3
  402554:	sdiv	x1, x1, x2
  402558:	cbz	x1, 402584 <ferror@plt+0x6f4>
  40255c:	sub	sp, sp, #0x10
  402560:	adrp	x2, 404000 <ferror@plt+0x2170>
  402564:	ldr	x2, [x2, #3408]
  402568:	str	x2, [sp, #8]
  40256c:	cbz	x2, 40257c <ferror@plt+0x6ec>
  402570:	mov	x16, x2
  402574:	add	sp, sp, #0x10
  402578:	br	x16
  40257c:	add	sp, sp, #0x10
  402580:	ret
  402584:	ret
  402588:	stp	x29, x30, [sp, #-32]!
  40258c:	mov	x29, sp
  402590:	str	x19, [sp, #16]
  402594:	adrp	x19, 417000 <ferror@plt+0x15170>
  402598:	ldrb	w0, [x19, #672]
  40259c:	cbnz	w0, 4025ac <ferror@plt+0x71c>
  4025a0:	bl	4024f4 <ferror@plt+0x664>
  4025a4:	mov	w0, #0x1                   	// #1
  4025a8:	strb	w0, [x19, #672]
  4025ac:	ldr	x19, [sp, #16]
  4025b0:	ldp	x29, x30, [sp], #32
  4025b4:	ret
  4025b8:	b	402538 <ferror@plt+0x6a8>
  4025bc:	stp	x29, x30, [sp, #-32]!
  4025c0:	mov	x29, sp
  4025c4:	stp	x19, x20, [sp, #16]
  4025c8:	mov	x19, x0
  4025cc:	bl	401e40 <__errno_location@plt>
  4025d0:	str	wzr, [x0]
  4025d4:	mov	x20, x0
  4025d8:	mov	x0, x19
  4025dc:	bl	401e90 <ferror@plt>
  4025e0:	cbz	w0, 4025fc <ferror@plt+0x76c>
  4025e4:	ldr	w0, [x20]
  4025e8:	cmp	w0, #0x9
  4025ec:	csetm	w0, ne  // ne = any
  4025f0:	ldp	x19, x20, [sp, #16]
  4025f4:	ldp	x29, x30, [sp], #32
  4025f8:	ret
  4025fc:	mov	x0, x19
  402600:	bl	401db0 <fflush@plt>
  402604:	cbnz	w0, 4025e4 <ferror@plt+0x754>
  402608:	mov	x0, x19
  40260c:	bl	401b50 <fileno@plt>
  402610:	tbnz	w0, #31, 4025e4 <ferror@plt+0x754>
  402614:	bl	401a50 <dup@plt>
  402618:	tbnz	w0, #31, 4025e4 <ferror@plt+0x754>
  40261c:	bl	401c30 <close@plt>
  402620:	cbz	w0, 4025f0 <ferror@plt+0x760>
  402624:	b	4025e4 <ferror@plt+0x754>
  402628:	stp	x29, x30, [sp, #-16]!
  40262c:	adrp	x0, 417000 <ferror@plt+0x15170>
  402630:	mov	x29, sp
  402634:	ldr	x0, [x0, #648]
  402638:	bl	4025bc <ferror@plt+0x72c>
  40263c:	cbz	w0, 402684 <ferror@plt+0x7f4>
  402640:	bl	401e40 <__errno_location@plt>
  402644:	ldr	w0, [x0]
  402648:	cmp	w0, #0x20
  40264c:	b.eq	402684 <ferror@plt+0x7f4>  // b.none
  402650:	adrp	x1, 404000 <ferror@plt+0x2170>
  402654:	mov	w2, #0x5                   	// #5
  402658:	add	x1, x1, #0xd58
  40265c:	cbz	w0, 402674 <ferror@plt+0x7e4>
  402660:	mov	x0, #0x0                   	// #0
  402664:	bl	401df0 <dcgettext@plt>
  402668:	bl	401ce0 <warn@plt>
  40266c:	mov	w0, #0x1                   	// #1
  402670:	bl	401a00 <_exit@plt>
  402674:	mov	x0, #0x0                   	// #0
  402678:	bl	401df0 <dcgettext@plt>
  40267c:	bl	401dd0 <warnx@plt>
  402680:	b	40266c <ferror@plt+0x7dc>
  402684:	adrp	x0, 417000 <ferror@plt+0x15170>
  402688:	ldr	x0, [x0, #624]
  40268c:	bl	4025bc <ferror@plt+0x72c>
  402690:	cbnz	w0, 40266c <ferror@plt+0x7dc>
  402694:	ldp	x29, x30, [sp], #16
  402698:	ret
  40269c:	stp	x29, x30, [sp, #-16]!
  4026a0:	mov	x29, sp
  4026a4:	cbnz	x0, 4026c8 <ferror@plt+0x838>
  4026a8:	adrp	x3, 405000 <ferror@plt+0x3170>
  4026ac:	adrp	x1, 404000 <ferror@plt+0x2170>
  4026b0:	adrp	x0, 404000 <ferror@plt+0x2170>
  4026b4:	add	x3, x3, #0x188
  4026b8:	add	x1, x1, #0xd64
  4026bc:	add	x0, x0, #0xd77
  4026c0:	mov	w2, #0x4a                  	// #74
  4026c4:	bl	401e30 <__assert_fail@plt>
  4026c8:	bl	401c00 <strdup@plt>
  4026cc:	cbnz	x0, 4026e0 <ferror@plt+0x850>
  4026d0:	adrp	x1, 404000 <ferror@plt+0x2170>
  4026d4:	mov	w0, #0x1                   	// #1
  4026d8:	add	x1, x1, #0xd7b
  4026dc:	bl	401e70 <err@plt>
  4026e0:	ldp	x29, x30, [sp], #16
  4026e4:	ret
  4026e8:	stp	x29, x30, [sp, #-16]!
  4026ec:	adrp	x2, 417000 <ferror@plt+0x15170>
  4026f0:	add	x1, x2, #0x2a8
  4026f4:	mov	x29, sp
  4026f8:	ldr	x2, [x2, #680]
  4026fc:	cmp	x2, x0
  402700:	b.hi	402728 <ferror@plt+0x898>  // b.pmore
  402704:	adrp	x3, 405000 <ferror@plt+0x3170>
  402708:	add	x3, x3, #0x188
  40270c:	adrp	x1, 404000 <ferror@plt+0x2170>
  402710:	adrp	x0, 404000 <ferror@plt+0x2170>
  402714:	add	x3, x3, #0x8
  402718:	add	x1, x1, #0xd93
  40271c:	add	x0, x0, #0xdaa
  402720:	mov	w2, #0x83                  	// #131
  402724:	bl	401e30 <__assert_fail@plt>
  402728:	add	x1, x1, #0x8
  40272c:	ldr	w0, [x1, x0, lsl #2]
  402730:	cmp	w0, #0x3
  402734:	b.le	40275c <ferror@plt+0x8cc>
  402738:	adrp	x3, 405000 <ferror@plt+0x3170>
  40273c:	add	x3, x3, #0x188
  402740:	adrp	x1, 404000 <ferror@plt+0x2170>
  402744:	adrp	x0, 404000 <ferror@plt+0x2170>
  402748:	add	x3, x3, #0x8
  40274c:	add	x1, x1, #0xd93
  402750:	add	x0, x0, #0xdb9
  402754:	mov	w2, #0x84                  	// #132
  402758:	b	402724 <ferror@plt+0x894>
  40275c:	ldp	x29, x30, [sp], #16
  402760:	ret
  402764:	stp	x29, x30, [sp, #-160]!
  402768:	mov	x29, sp
  40276c:	stp	x19, x20, [sp, #16]
  402770:	stp	x21, x22, [sp, #32]
  402774:	stp	x23, x24, [sp, #48]
  402778:	str	x25, [sp, #64]
  40277c:	cbnz	x0, 4027a4 <ferror@plt+0x914>
  402780:	adrp	x3, 405000 <ferror@plt+0x3170>
  402784:	add	x3, x3, #0x188
  402788:	adrp	x1, 404000 <ferror@plt+0x2170>
  40278c:	adrp	x0, 404000 <ferror@plt+0x2170>
  402790:	add	x3, x3, #0x16
  402794:	add	x1, x1, #0xd93
  402798:	add	x0, x0, #0xddf
  40279c:	mov	w2, #0x95                  	// #149
  4027a0:	bl	401e30 <__assert_fail@plt>
  4027a4:	mov	x22, x1
  4027a8:	cbnz	x1, 4027d0 <ferror@plt+0x940>
  4027ac:	adrp	x3, 405000 <ferror@plt+0x3170>
  4027b0:	add	x3, x3, #0x188
  4027b4:	adrp	x1, 404000 <ferror@plt+0x2170>
  4027b8:	adrp	x0, 404000 <ferror@plt+0x2170>
  4027bc:	add	x3, x3, #0x16
  4027c0:	add	x1, x1, #0xd93
  4027c4:	add	x0, x0, #0xde2
  4027c8:	mov	w2, #0x96                  	// #150
  4027cc:	b	4027a0 <ferror@plt+0x910>
  4027d0:	adrp	x24, 417000 <ferror@plt+0x15170>
  4027d4:	add	x24, x24, #0x2a8
  4027d8:	mov	x1, #0x0                   	// #0
  4027dc:	bl	401c10 <scols_table_new_line@plt>
  4027e0:	str	x0, [x24, #40]
  4027e4:	cbnz	x0, 402804 <ferror@plt+0x974>
  4027e8:	adrp	x1, 404000 <ferror@plt+0x2170>
  4027ec:	add	x1, x1, #0xde7
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	bl	401df0 <dcgettext@plt>
  4027f8:	mov	x1, x0
  4027fc:	mov	w0, #0x1                   	// #1
  402800:	bl	401e00 <errx@plt>
  402804:	add	x1, sp, #0x50
  402808:	mov	x0, x22
  40280c:	bl	401de0 <uuid_parse@plt>
  402810:	mov	w19, w0
  402814:	cbnz	w0, 402860 <ferror@plt+0x9d0>
  402818:	add	x0, sp, #0x50
  40281c:	bl	401bf0 <uuid_variant@plt>
  402820:	mov	w20, w0
  402824:	add	x0, sp, #0x50
  402828:	bl	401d90 <uuid_type@plt>
  40282c:	mov	w21, w0
  402830:	adrp	x25, 405000 <ferror@plt+0x3170>
  402834:	add	x25, x25, #0x170
  402838:	mov	x23, #0x0                   	// #0
  40283c:	ldr	x0, [x24]
  402840:	cmp	x0, x23
  402844:	b.hi	402870 <ferror@plt+0x9e0>  // b.pmore
  402848:	ldp	x19, x20, [sp, #16]
  40284c:	ldp	x21, x22, [sp, #32]
  402850:	ldp	x23, x24, [sp, #48]
  402854:	ldr	x25, [sp, #64]
  402858:	ldp	x29, x30, [sp], #160
  40285c:	ret
  402860:	mov	w21, #0xffffffff            	// #-1
  402864:	mov	w19, #0x1                   	// #1
  402868:	mov	w20, w21
  40286c:	b	402830 <ferror@plt+0x9a0>
  402870:	mov	x0, x23
  402874:	bl	4026e8 <ferror@plt+0x858>
  402878:	cmp	w0, #0x3
  40287c:	b.hi	4029f8 <ferror@plt+0xb68>  // b.pmore
  402880:	ldrb	w0, [x25, w0, uxtw]
  402884:	adr	x1, 402890 <ferror@plt+0xa00>
  402888:	add	x0, x1, w0, sxtb #2
  40288c:	br	x0
  402890:	mov	x0, x22
  402894:	bl	40269c <ferror@plt+0x80c>
  402898:	mov	x2, x0
  40289c:	ldr	x0, [x24, #40]
  4028a0:	mov	x1, x23
  4028a4:	bl	401a60 <scols_line_refer_data@plt>
  4028a8:	cbz	w0, 4029fc <ferror@plt+0xb6c>
  4028ac:	adrp	x1, 404000 <ferror@plt+0x2170>
  4028b0:	mov	w2, #0x5                   	// #5
  4028b4:	add	x1, x1, #0xe5d
  4028b8:	mov	x0, #0x0                   	// #0
  4028bc:	b	4027f4 <ferror@plt+0x964>
  4028c0:	cbz	w19, 4028d4 <ferror@plt+0xa44>
  4028c4:	adrp	x1, 404000 <ferror@plt+0x2170>
  4028c8:	mov	w2, #0x5                   	// #5
  4028cc:	add	x1, x1, #0xe06
  4028d0:	b	40290c <ferror@plt+0xa7c>
  4028d4:	cmp	w20, #0x1
  4028d8:	b.eq	402974 <ferror@plt+0xae4>  // b.none
  4028dc:	cmp	w20, #0x2
  4028e0:	b.eq	4028f4 <ferror@plt+0xa64>  // b.none
  4028e4:	cbnz	w20, 402900 <ferror@plt+0xa70>
  4028e8:	adrp	x0, 404000 <ferror@plt+0x2170>
  4028ec:	add	x0, x0, #0xe0e
  4028f0:	b	402894 <ferror@plt+0xa04>
  4028f4:	adrp	x0, 404000 <ferror@plt+0x2170>
  4028f8:	add	x0, x0, #0xe16
  4028fc:	b	402894 <ferror@plt+0xa04>
  402900:	adrp	x1, 404000 <ferror@plt+0x2170>
  402904:	add	x1, x1, #0xe20
  402908:	mov	w2, #0x5                   	// #5
  40290c:	mov	x0, #0x0                   	// #0
  402910:	bl	401df0 <dcgettext@plt>
  402914:	b	402894 <ferror@plt+0xa04>
  402918:	cbnz	w19, 4028c4 <ferror@plt+0xa34>
  40291c:	cmp	w21, #0x5
  402920:	b.hi	4029b0 <ferror@plt+0xb20>  // b.pmore
  402924:	adrp	x0, 405000 <ferror@plt+0x3170>
  402928:	add	x0, x0, #0x174
  40292c:	ldrb	w0, [x0, w21, uxtw]
  402930:	adr	x1, 40293c <ferror@plt+0xaac>
  402934:	add	x0, x1, w0, sxtb #2
  402938:	br	x0
  40293c:	mov	x0, x22
  402940:	adrp	x1, 404000 <ferror@plt+0x2170>
  402944:	add	x1, x1, #0xe26
  402948:	bl	401d60 <strspn@plt>
  40294c:	mov	w2, #0x5                   	// #5
  402950:	cmp	x0, #0x24
  402954:	b.ne	4029b4 <ferror@plt+0xb24>  // b.any
  402958:	adrp	x1, 404000 <ferror@plt+0x2170>
  40295c:	add	x1, x1, #0xe29
  402960:	b	40290c <ferror@plt+0xa7c>
  402964:	adrp	x1, 404000 <ferror@plt+0x2170>
  402968:	mov	w2, #0x5                   	// #5
  40296c:	add	x1, x1, #0xe35
  402970:	b	40290c <ferror@plt+0xa7c>
  402974:	adrp	x0, 404000 <ferror@plt+0x2170>
  402978:	add	x0, x0, #0xe12
  40297c:	b	402894 <ferror@plt+0xa04>
  402980:	adrp	x1, 404000 <ferror@plt+0x2170>
  402984:	mov	w2, #0x5                   	// #5
  402988:	add	x1, x1, #0xe40
  40298c:	b	40290c <ferror@plt+0xa7c>
  402990:	adrp	x1, 404000 <ferror@plt+0x2170>
  402994:	mov	w2, #0x5                   	// #5
  402998:	add	x1, x1, #0xe4b
  40299c:	b	40290c <ferror@plt+0xa7c>
  4029a0:	adrp	x1, 404000 <ferror@plt+0x2170>
  4029a4:	mov	w2, #0x5                   	// #5
  4029a8:	add	x1, x1, #0xe52
  4029ac:	b	40290c <ferror@plt+0xa7c>
  4029b0:	mov	w2, #0x5                   	// #5
  4029b4:	adrp	x1, 404000 <ferror@plt+0x2170>
  4029b8:	add	x1, x1, #0xe2d
  4029bc:	b	40290c <ferror@plt+0xa7c>
  4029c0:	cbnz	w19, 4028c4 <ferror@plt+0xa34>
  4029c4:	cmp	w20, #0x1
  4029c8:	ccmp	w21, #0x1, #0x0, eq  // eq = none
  4029cc:	b.ne	4029fc <ferror@plt+0xb6c>  // b.any
  4029d0:	add	x1, sp, #0x60
  4029d4:	add	x0, sp, #0x50
  4029d8:	bl	401d80 <uuid_time@plt>
  4029dc:	add	x2, sp, #0x70
  4029e0:	add	x0, sp, #0x60
  4029e4:	mov	x3, #0x2a                  	// #42
  4029e8:	mov	w1, #0x17                  	// #23
  4029ec:	bl	404a5c <ferror@plt+0x2bcc>
  4029f0:	add	x0, sp, #0x70
  4029f4:	b	402894 <ferror@plt+0xa04>
  4029f8:	bl	401c70 <abort@plt>
  4029fc:	add	x23, x23, #0x1
  402a00:	b	40283c <ferror@plt+0x9ac>
  402a04:	stp	x29, x30, [sp, #-64]!
  402a08:	adrp	x3, 405000 <ferror@plt+0x3170>
  402a0c:	add	x3, x3, #0x188
  402a10:	mov	x29, sp
  402a14:	stp	x19, x20, [sp, #16]
  402a18:	stp	x21, x22, [sp, #32]
  402a1c:	str	x23, [sp, #48]
  402a20:	cbz	x0, 402a70 <ferror@plt+0xbe0>
  402a24:	mov	x21, x0
  402a28:	mov	x22, x1
  402a2c:	add	x20, x3, #0x38
  402a30:	mov	x19, #0x0                   	// #0
  402a34:	lsl	x0, x19, #5
  402a38:	mov	x2, x22
  402a3c:	ldr	x23, [x0, x20]
  402a40:	mov	x0, x21
  402a44:	mov	x1, x23
  402a48:	bl	401d30 <strncasecmp@plt>
  402a4c:	cbnz	w0, 402a8c <ferror@plt+0xbfc>
  402a50:	ldrsb	w0, [x23, x22]
  402a54:	cbnz	w0, 402a8c <ferror@plt+0xbfc>
  402a58:	mov	w0, w19
  402a5c:	ldp	x19, x20, [sp, #16]
  402a60:	ldp	x21, x22, [sp, #32]
  402a64:	ldr	x23, [sp, #48]
  402a68:	ldp	x29, x30, [sp], #64
  402a6c:	ret
  402a70:	adrp	x1, 404000 <ferror@plt+0x2170>
  402a74:	adrp	x0, 405000 <ferror@plt+0x3170>
  402a78:	add	x3, x3, #0x25
  402a7c:	add	x1, x1, #0xd93
  402a80:	add	x0, x0, #0x158
  402a84:	mov	w2, #0x76                  	// #118
  402a88:	bl	401e30 <__assert_fail@plt>
  402a8c:	add	x19, x19, #0x1
  402a90:	cmp	x19, #0x4
  402a94:	b.ne	402a34 <ferror@plt+0xba4>  // b.any
  402a98:	mov	w2, #0x5                   	// #5
  402a9c:	adrp	x1, 404000 <ferror@plt+0x2170>
  402aa0:	mov	x0, #0x0                   	// #0
  402aa4:	add	x1, x1, #0xe77
  402aa8:	bl	401df0 <dcgettext@plt>
  402aac:	mov	x1, x21
  402ab0:	bl	401dd0 <warnx@plt>
  402ab4:	mov	w0, #0xffffffff            	// #-1
  402ab8:	b	402a5c <ferror@plt+0xbcc>
  402abc:	str	xzr, [x1]
  402ac0:	cbz	x0, 402af8 <ferror@plt+0xc68>
  402ac4:	ldrsb	w2, [x0]
  402ac8:	cmp	w2, #0x2f
  402acc:	b.ne	402b18 <ferror@plt+0xc88>  // b.any
  402ad0:	ldrsb	w2, [x0, #1]
  402ad4:	cmp	w2, #0x2f
  402ad8:	b.eq	402afc <ferror@plt+0xc6c>  // b.none
  402adc:	mov	x2, #0x1                   	// #1
  402ae0:	str	x2, [x1]
  402ae4:	add	x2, x0, x2
  402ae8:	ldrsb	w3, [x2]
  402aec:	cmp	w3, #0x2f
  402af0:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402af4:	b.ne	402b04 <ferror@plt+0xc74>  // b.any
  402af8:	ret
  402afc:	add	x0, x0, #0x1
  402b00:	b	402ac0 <ferror@plt+0xc30>
  402b04:	ldr	x3, [x1]
  402b08:	add	x2, x2, #0x1
  402b0c:	add	x3, x3, #0x1
  402b10:	str	x3, [x1]
  402b14:	b	402ae8 <ferror@plt+0xc58>
  402b18:	cbnz	w2, 402adc <ferror@plt+0xc4c>
  402b1c:	mov	x0, #0x0                   	// #0
  402b20:	b	402af8 <ferror@plt+0xc68>
  402b24:	stp	x29, x30, [sp, #-64]!
  402b28:	mov	x29, sp
  402b2c:	stp	x21, x22, [sp, #32]
  402b30:	mov	x22, x0
  402b34:	str	x23, [sp, #48]
  402b38:	mov	x23, x1
  402b3c:	stp	x19, x20, [sp, #16]
  402b40:	mov	x20, #0x0                   	// #0
  402b44:	mov	w19, #0x0                   	// #0
  402b48:	ldrsb	w1, [x22, x20]
  402b4c:	mov	w21, w20
  402b50:	cbz	w1, 402b6c <ferror@plt+0xcdc>
  402b54:	cbnz	w19, 402b88 <ferror@plt+0xcf8>
  402b58:	cmp	w1, #0x5c
  402b5c:	b.eq	402b94 <ferror@plt+0xd04>  // b.none
  402b60:	mov	x0, x23
  402b64:	bl	401d70 <strchr@plt>
  402b68:	cbz	x0, 402b8c <ferror@plt+0xcfc>
  402b6c:	sub	w0, w21, w19
  402b70:	ldp	x19, x20, [sp, #16]
  402b74:	sxtw	x0, w0
  402b78:	ldp	x21, x22, [sp, #32]
  402b7c:	ldr	x23, [sp, #48]
  402b80:	ldp	x29, x30, [sp], #64
  402b84:	ret
  402b88:	mov	w19, #0x0                   	// #0
  402b8c:	add	x20, x20, #0x1
  402b90:	b	402b48 <ferror@plt+0xcb8>
  402b94:	mov	w19, #0x1                   	// #1
  402b98:	b	402b8c <ferror@plt+0xcfc>
  402b9c:	stp	x29, x30, [sp, #-64]!
  402ba0:	mov	x29, sp
  402ba4:	stp	x19, x20, [sp, #16]
  402ba8:	mov	x19, x0
  402bac:	stp	x21, x22, [sp, #32]
  402bb0:	mov	x21, x1
  402bb4:	mov	w22, w2
  402bb8:	str	xzr, [sp, #56]
  402bbc:	bl	401e40 <__errno_location@plt>
  402bc0:	str	wzr, [x0]
  402bc4:	mov	x20, x0
  402bc8:	cbz	x19, 402c04 <ferror@plt+0xd74>
  402bcc:	ldrsb	w0, [x19]
  402bd0:	cbz	w0, 402c04 <ferror@plt+0xd74>
  402bd4:	add	x1, sp, #0x38
  402bd8:	mov	w2, w22
  402bdc:	mov	x0, x19
  402be0:	bl	401c60 <strtoumax@plt>
  402be4:	ldr	w1, [x20]
  402be8:	cbnz	w1, 402c04 <ferror@plt+0xd74>
  402bec:	ldr	x1, [sp, #56]
  402bf0:	cmp	x1, x19
  402bf4:	b.eq	402c04 <ferror@plt+0xd74>  // b.none
  402bf8:	cbz	x1, 402c30 <ferror@plt+0xda0>
  402bfc:	ldrsb	w1, [x1]
  402c00:	cbz	w1, 402c30 <ferror@plt+0xda0>
  402c04:	ldr	w1, [x20]
  402c08:	adrp	x0, 417000 <ferror@plt+0x15170>
  402c0c:	mov	x3, x19
  402c10:	mov	x2, x21
  402c14:	cmp	w1, #0x22
  402c18:	ldr	w0, [x0, #616]
  402c1c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402c20:	add	x1, x1, #0x3a0
  402c24:	b.ne	402c2c <ferror@plt+0xd9c>  // b.any
  402c28:	bl	401e70 <err@plt>
  402c2c:	bl	401e00 <errx@plt>
  402c30:	ldp	x19, x20, [sp, #16]
  402c34:	ldp	x21, x22, [sp, #32]
  402c38:	ldp	x29, x30, [sp], #64
  402c3c:	ret
  402c40:	stp	x29, x30, [sp, #-32]!
  402c44:	mov	x29, sp
  402c48:	stp	x19, x20, [sp, #16]
  402c4c:	mov	x19, x1
  402c50:	mov	x20, x0
  402c54:	bl	401e40 <__errno_location@plt>
  402c58:	mov	w1, #0x22                  	// #34
  402c5c:	str	w1, [x0]
  402c60:	adrp	x0, 417000 <ferror@plt+0x15170>
  402c64:	adrp	x1, 405000 <ferror@plt+0x3170>
  402c68:	mov	x3, x20
  402c6c:	mov	x2, x19
  402c70:	ldr	w0, [x0, #616]
  402c74:	add	x1, x1, #0x3a0
  402c78:	bl	401e70 <err@plt>
  402c7c:	stp	x29, x30, [sp, #-32]!
  402c80:	mov	x29, sp
  402c84:	stp	x19, x20, [sp, #16]
  402c88:	mov	x20, x1
  402c8c:	mov	x19, x0
  402c90:	bl	402b9c <ferror@plt+0xd0c>
  402c94:	mov	x1, #0xffffffff            	// #4294967295
  402c98:	cmp	x0, x1
  402c9c:	b.ls	402cac <ferror@plt+0xe1c>  // b.plast
  402ca0:	mov	x1, x20
  402ca4:	mov	x0, x19
  402ca8:	bl	402c40 <ferror@plt+0xdb0>
  402cac:	ldp	x19, x20, [sp, #16]
  402cb0:	ldp	x29, x30, [sp], #32
  402cb4:	ret
  402cb8:	adrp	x1, 417000 <ferror@plt+0x15170>
  402cbc:	str	w0, [x1, #616]
  402cc0:	ret
  402cc4:	stp	x29, x30, [sp, #-128]!
  402cc8:	mov	x29, sp
  402ccc:	stp	x19, x20, [sp, #16]
  402cd0:	stp	x21, x22, [sp, #32]
  402cd4:	stp	x23, x24, [sp, #48]
  402cd8:	stp	x25, x26, [sp, #64]
  402cdc:	stp	x27, x28, [sp, #80]
  402ce0:	str	xzr, [x1]
  402ce4:	cbnz	x0, 402cfc <ferror@plt+0xe6c>
  402ce8:	mov	w23, #0xffffffea            	// #-22
  402cec:	bl	401e40 <__errno_location@plt>
  402cf0:	neg	w1, w23
  402cf4:	str	w1, [x0]
  402cf8:	b	402ff8 <ferror@plt+0x1168>
  402cfc:	mov	x21, x0
  402d00:	ldrsb	w0, [x0]
  402d04:	cbz	w0, 402ce8 <ferror@plt+0xe58>
  402d08:	mov	x20, x1
  402d0c:	mov	x22, x2
  402d10:	bl	401cf0 <__ctype_b_loc@plt>
  402d14:	mov	x25, x0
  402d18:	mov	x0, x21
  402d1c:	ldr	x3, [x25]
  402d20:	ldrb	w2, [x0]
  402d24:	ldrsb	w1, [x0]
  402d28:	ldrh	w2, [x3, x2, lsl #1]
  402d2c:	tbnz	w2, #13, 402d90 <ferror@plt+0xf00>
  402d30:	cmp	w1, #0x2d
  402d34:	b.eq	402ce8 <ferror@plt+0xe58>  // b.none
  402d38:	bl	401e40 <__errno_location@plt>
  402d3c:	mov	x24, x0
  402d40:	add	x26, sp, #0x78
  402d44:	mov	x0, x21
  402d48:	mov	x1, x26
  402d4c:	mov	w2, #0x0                   	// #0
  402d50:	str	wzr, [x24]
  402d54:	str	xzr, [sp, #120]
  402d58:	bl	401c60 <strtoumax@plt>
  402d5c:	ldr	w23, [x24]
  402d60:	ldr	x28, [sp, #120]
  402d64:	mov	x19, x0
  402d68:	cmp	x28, x21
  402d6c:	b.eq	402d80 <ferror@plt+0xef0>  // b.none
  402d70:	cbz	w23, 402d98 <ferror@plt+0xf08>
  402d74:	sub	x0, x0, #0x1
  402d78:	cmn	x0, #0x3
  402d7c:	b.ls	402d98 <ferror@plt+0xf08>  // b.plast
  402d80:	cbz	w23, 402ce8 <ferror@plt+0xe58>
  402d84:	neg	w23, w23
  402d88:	tbnz	w23, #31, 402cec <ferror@plt+0xe5c>
  402d8c:	b	402ff8 <ferror@plt+0x1168>
  402d90:	add	x0, x0, #0x1
  402d94:	b	402d20 <ferror@plt+0xe90>
  402d98:	cbz	x28, 402ff0 <ferror@plt+0x1160>
  402d9c:	ldrsb	w0, [x28]
  402da0:	cbz	w0, 402ff0 <ferror@plt+0x1160>
  402da4:	mov	w21, #0x0                   	// #0
  402da8:	mov	x27, #0x0                   	// #0
  402dac:	ldrsb	w0, [x28, #1]
  402db0:	cmp	w0, #0x69
  402db4:	b.ne	402e8c <ferror@plt+0xffc>  // b.any
  402db8:	ldrsb	w0, [x28, #2]
  402dbc:	and	w0, w0, #0xffffffdf
  402dc0:	cmp	w0, #0x42
  402dc4:	b.ne	402dd0 <ferror@plt+0xf40>  // b.any
  402dc8:	ldrsb	w0, [x28, #3]
  402dcc:	cbz	w0, 402f98 <ferror@plt+0x1108>
  402dd0:	bl	401b40 <localeconv@plt>
  402dd4:	mov	x3, x0
  402dd8:	cbz	x0, 402f74 <ferror@plt+0x10e4>
  402ddc:	ldr	x3, [x0]
  402de0:	cbz	x3, 402f74 <ferror@plt+0x10e4>
  402de4:	mov	x0, x3
  402de8:	str	x3, [sp, #104]
  402dec:	bl	401a20 <strlen@plt>
  402df0:	mov	x23, x0
  402df4:	ldr	x3, [sp, #104]
  402df8:	cbnz	x27, 402ce8 <ferror@plt+0xe58>
  402dfc:	ldrsb	w0, [x28]
  402e00:	cbz	w0, 402ce8 <ferror@plt+0xe58>
  402e04:	cbz	x3, 402ce8 <ferror@plt+0xe58>
  402e08:	mov	x2, x23
  402e0c:	mov	x1, x28
  402e10:	mov	x0, x3
  402e14:	bl	401b80 <strncmp@plt>
  402e18:	cbnz	w0, 402ce8 <ferror@plt+0xe58>
  402e1c:	add	x23, x28, x23
  402e20:	sub	w1, w21, w23
  402e24:	ldrsb	w0, [x23]
  402e28:	add	w21, w1, w23
  402e2c:	cmp	w0, #0x30
  402e30:	b.eq	402f7c <ferror@plt+0x10ec>  // b.none
  402e34:	ldr	x1, [x25]
  402e38:	ldrh	w0, [x1, w0, sxtw #1]
  402e3c:	tbz	w0, #11, 402f84 <ferror@plt+0x10f4>
  402e40:	str	wzr, [x24]
  402e44:	mov	x0, x23
  402e48:	mov	x1, x26
  402e4c:	mov	w2, #0x0                   	// #0
  402e50:	str	xzr, [sp, #120]
  402e54:	bl	401c60 <strtoumax@plt>
  402e58:	mov	x27, x0
  402e5c:	ldr	x0, [sp, #120]
  402e60:	cmp	x0, x23
  402e64:	ldr	w23, [x24]
  402e68:	b.eq	402d80 <ferror@plt+0xef0>  // b.none
  402e6c:	cbz	w23, 402f90 <ferror@plt+0x1100>
  402e70:	sub	x1, x27, #0x1
  402e74:	cmn	x1, #0x3
  402e78:	b.hi	402d80 <ferror@plt+0xef0>  // b.pmore
  402e7c:	cbz	x0, 402ce8 <ferror@plt+0xe58>
  402e80:	ldrsb	w0, [x0]
  402e84:	cbnz	w0, 402f88 <ferror@plt+0x10f8>
  402e88:	b	402ce8 <ferror@plt+0xe58>
  402e8c:	and	w1, w0, #0xffffffdf
  402e90:	cmp	w1, #0x42
  402e94:	b.ne	402dcc <ferror@plt+0xf3c>  // b.any
  402e98:	ldrsb	w0, [x28, #2]
  402e9c:	cbnz	w0, 402dd0 <ferror@plt+0xf40>
  402ea0:	mov	w24, #0x3e8                 	// #1000
  402ea4:	adrp	x3, 405000 <ferror@plt+0x3170>
  402ea8:	ldrsb	w25, [x28]
  402eac:	add	x23, x3, #0x3a9
  402eb0:	mov	w1, w25
  402eb4:	mov	x0, x23
  402eb8:	bl	401d70 <strchr@plt>
  402ebc:	mov	x3, x0
  402ec0:	cbz	x0, 402fa0 <ferror@plt+0x1110>
  402ec4:	sub	x3, x3, x23
  402ec8:	sxtw	x4, w24
  402ecc:	add	w3, w3, #0x1
  402ed0:	mov	w1, w3
  402ed4:	mov	w0, w3
  402ed8:	cbnz	w0, 402fc0 <ferror@plt+0x1130>
  402edc:	mov	w23, #0x0                   	// #0
  402ee0:	cbz	x22, 402ee8 <ferror@plt+0x1058>
  402ee4:	str	w3, [x22]
  402ee8:	cmp	x27, #0x0
  402eec:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402ef0:	b.eq	402f6c <ferror@plt+0x10dc>  // b.none
  402ef4:	sxtw	x0, w24
  402ef8:	mov	x2, #0x1                   	// #1
  402efc:	umulh	x3, x2, x0
  402f00:	sub	w1, w1, #0x1
  402f04:	cbnz	x3, 402f10 <ferror@plt+0x1080>
  402f08:	mul	x2, x2, x0
  402f0c:	cbnz	w1, 402efc <ferror@plt+0x106c>
  402f10:	mov	x0, #0xa                   	// #10
  402f14:	mov	x1, x0
  402f18:	cmp	x27, x0
  402f1c:	b.hi	402fdc <ferror@plt+0x114c>  // b.pmore
  402f20:	mov	w1, #0x0                   	// #0
  402f24:	mov	x3, #0xa                   	// #10
  402f28:	cmp	w21, w1
  402f2c:	b.ne	402fe4 <ferror@plt+0x1154>  // b.any
  402f30:	mov	x3, #0x1                   	// #1
  402f34:	mov	x4, #0xa                   	// #10
  402f38:	udiv	x1, x27, x4
  402f3c:	mov	x6, x27
  402f40:	msub	x5, x1, x4, x27
  402f44:	mov	x27, x1
  402f48:	mov	x1, x3
  402f4c:	mul	x3, x3, x4
  402f50:	cbz	x5, 402f64 <ferror@plt+0x10d4>
  402f54:	udiv	x1, x0, x1
  402f58:	udiv	x1, x1, x5
  402f5c:	udiv	x1, x2, x1
  402f60:	add	x19, x19, x1
  402f64:	cmp	x6, #0x9
  402f68:	b.hi	402f38 <ferror@plt+0x10a8>  // b.pmore
  402f6c:	str	x19, [x20]
  402f70:	b	402d88 <ferror@plt+0xef8>
  402f74:	mov	x23, #0x0                   	// #0
  402f78:	b	402df8 <ferror@plt+0xf68>
  402f7c:	add	x23, x23, #0x1
  402f80:	b	402e24 <ferror@plt+0xf94>
  402f84:	str	x23, [sp, #120]
  402f88:	ldr	x28, [sp, #120]
  402f8c:	b	402dac <ferror@plt+0xf1c>
  402f90:	cbnz	x27, 402e7c <ferror@plt+0xfec>
  402f94:	b	402f88 <ferror@plt+0x10f8>
  402f98:	mov	w24, #0x400                 	// #1024
  402f9c:	b	402ea4 <ferror@plt+0x1014>
  402fa0:	adrp	x3, 405000 <ferror@plt+0x3170>
  402fa4:	add	x23, x3, #0x3b2
  402fa8:	mov	w1, w25
  402fac:	mov	x0, x23
  402fb0:	bl	401d70 <strchr@plt>
  402fb4:	mov	x3, x0
  402fb8:	cbnz	x0, 402ec4 <ferror@plt+0x1034>
  402fbc:	b	402ce8 <ferror@plt+0xe58>
  402fc0:	umulh	x2, x19, x4
  402fc4:	sub	w0, w0, #0x1
  402fc8:	cbnz	x2, 402fd4 <ferror@plt+0x1144>
  402fcc:	mul	x19, x19, x4
  402fd0:	b	402ed8 <ferror@plt+0x1048>
  402fd4:	mov	w23, #0xffffffde            	// #-34
  402fd8:	b	402ee0 <ferror@plt+0x1050>
  402fdc:	mul	x0, x0, x1
  402fe0:	b	402f18 <ferror@plt+0x1088>
  402fe4:	mul	x0, x0, x3
  402fe8:	add	w1, w1, #0x1
  402fec:	b	402f28 <ferror@plt+0x1098>
  402ff0:	mov	w23, #0x0                   	// #0
  402ff4:	str	x19, [x20]
  402ff8:	mov	w0, w23
  402ffc:	ldp	x19, x20, [sp, #16]
  403000:	ldp	x21, x22, [sp, #32]
  403004:	ldp	x23, x24, [sp, #48]
  403008:	ldp	x25, x26, [sp, #64]
  40300c:	ldp	x27, x28, [sp, #80]
  403010:	ldp	x29, x30, [sp], #128
  403014:	ret
  403018:	mov	x2, #0x0                   	// #0
  40301c:	b	402cc4 <ferror@plt+0xe34>
  403020:	stp	x29, x30, [sp, #-48]!
  403024:	mov	x29, sp
  403028:	stp	x19, x20, [sp, #16]
  40302c:	mov	x20, x1
  403030:	mov	x19, x0
  403034:	stp	x21, x22, [sp, #32]
  403038:	mov	x21, x0
  40303c:	cbz	x19, 403098 <ferror@plt+0x1208>
  403040:	ldrsb	w22, [x19]
  403044:	cbnz	w22, 403074 <ferror@plt+0x11e4>
  403048:	cbnz	x20, 40309c <ferror@plt+0x120c>
  40304c:	cmp	x19, #0x0
  403050:	ccmp	x21, x19, #0x2, ne  // ne = any
  403054:	b.cs	403060 <ferror@plt+0x11d0>  // b.hs, b.nlast
  403058:	ldrsb	w0, [x19]
  40305c:	cbz	w0, 403090 <ferror@plt+0x1200>
  403060:	mov	w0, #0x0                   	// #0
  403064:	ldp	x19, x20, [sp, #16]
  403068:	ldp	x21, x22, [sp, #32]
  40306c:	ldp	x29, x30, [sp], #48
  403070:	ret
  403074:	bl	401cf0 <__ctype_b_loc@plt>
  403078:	ubfiz	x22, x22, #1, #8
  40307c:	ldr	x0, [x0]
  403080:	ldrh	w0, [x0, x22]
  403084:	tbz	w0, #11, 403048 <ferror@plt+0x11b8>
  403088:	add	x19, x19, #0x1
  40308c:	b	40303c <ferror@plt+0x11ac>
  403090:	mov	w0, #0x1                   	// #1
  403094:	b	403064 <ferror@plt+0x11d4>
  403098:	cbz	x20, 403060 <ferror@plt+0x11d0>
  40309c:	str	x19, [x20]
  4030a0:	b	40304c <ferror@plt+0x11bc>
  4030a4:	stp	x29, x30, [sp, #-48]!
  4030a8:	mov	x29, sp
  4030ac:	stp	x19, x20, [sp, #16]
  4030b0:	mov	x20, x1
  4030b4:	mov	x19, x0
  4030b8:	stp	x21, x22, [sp, #32]
  4030bc:	mov	x21, x0
  4030c0:	cbz	x19, 40311c <ferror@plt+0x128c>
  4030c4:	ldrsb	w22, [x19]
  4030c8:	cbnz	w22, 4030f8 <ferror@plt+0x1268>
  4030cc:	cbnz	x20, 403120 <ferror@plt+0x1290>
  4030d0:	cmp	x19, #0x0
  4030d4:	ccmp	x21, x19, #0x2, ne  // ne = any
  4030d8:	b.cs	4030e4 <ferror@plt+0x1254>  // b.hs, b.nlast
  4030dc:	ldrsb	w0, [x19]
  4030e0:	cbz	w0, 403114 <ferror@plt+0x1284>
  4030e4:	mov	w0, #0x0                   	// #0
  4030e8:	ldp	x19, x20, [sp, #16]
  4030ec:	ldp	x21, x22, [sp, #32]
  4030f0:	ldp	x29, x30, [sp], #48
  4030f4:	ret
  4030f8:	bl	401cf0 <__ctype_b_loc@plt>
  4030fc:	ubfiz	x22, x22, #1, #8
  403100:	ldr	x0, [x0]
  403104:	ldrh	w0, [x0, x22]
  403108:	tbz	w0, #12, 4030cc <ferror@plt+0x123c>
  40310c:	add	x19, x19, #0x1
  403110:	b	4030c0 <ferror@plt+0x1230>
  403114:	mov	w0, #0x1                   	// #1
  403118:	b	4030e8 <ferror@plt+0x1258>
  40311c:	cbz	x20, 4030e4 <ferror@plt+0x1254>
  403120:	str	x19, [x20]
  403124:	b	4030d0 <ferror@plt+0x1240>
  403128:	stp	x29, x30, [sp, #-128]!
  40312c:	mov	x29, sp
  403130:	stp	x19, x20, [sp, #16]
  403134:	mov	x19, x0
  403138:	add	x0, sp, #0x80
  40313c:	mov	x20, x1
  403140:	stp	x21, x22, [sp, #32]
  403144:	add	x21, sp, #0x80
  403148:	stp	x0, x0, [sp, #48]
  40314c:	add	x0, sp, #0x50
  403150:	str	x0, [sp, #64]
  403154:	mov	w0, #0xffffffd0            	// #-48
  403158:	str	w0, [sp, #72]
  40315c:	str	wzr, [sp, #76]
  403160:	stp	x2, x3, [sp, #80]
  403164:	stp	x4, x5, [sp, #96]
  403168:	stp	x6, x7, [sp, #112]
  40316c:	ldr	w1, [sp, #72]
  403170:	ldr	x0, [sp, #48]
  403174:	tbnz	w1, #31, 4031d8 <ferror@plt+0x1348>
  403178:	add	x1, x0, #0xf
  40317c:	and	x1, x1, #0xfffffffffffffff8
  403180:	str	x1, [sp, #48]
  403184:	ldr	x1, [x0]
  403188:	cbz	x1, 403208 <ferror@plt+0x1378>
  40318c:	ldr	w2, [sp, #72]
  403190:	ldr	x0, [sp, #48]
  403194:	tbnz	w2, #31, 4031f0 <ferror@plt+0x1360>
  403198:	add	x2, x0, #0xf
  40319c:	and	x2, x2, #0xfffffffffffffff8
  4031a0:	str	x2, [sp, #48]
  4031a4:	ldr	x22, [x0]
  4031a8:	cbz	x22, 403208 <ferror@plt+0x1378>
  4031ac:	mov	x0, x19
  4031b0:	bl	401cd0 <strcmp@plt>
  4031b4:	cbz	w0, 403224 <ferror@plt+0x1394>
  4031b8:	mov	x1, x22
  4031bc:	mov	x0, x19
  4031c0:	bl	401cd0 <strcmp@plt>
  4031c4:	cbnz	w0, 40316c <ferror@plt+0x12dc>
  4031c8:	ldp	x19, x20, [sp, #16]
  4031cc:	ldp	x21, x22, [sp, #32]
  4031d0:	ldp	x29, x30, [sp], #128
  4031d4:	ret
  4031d8:	add	w2, w1, #0x8
  4031dc:	str	w2, [sp, #72]
  4031e0:	cmp	w2, #0x0
  4031e4:	b.gt	403178 <ferror@plt+0x12e8>
  4031e8:	add	x0, x21, w1, sxtw
  4031ec:	b	403184 <ferror@plt+0x12f4>
  4031f0:	add	w3, w2, #0x8
  4031f4:	str	w3, [sp, #72]
  4031f8:	cmp	w3, #0x0
  4031fc:	b.gt	403198 <ferror@plt+0x1308>
  403200:	add	x0, x21, w2, sxtw
  403204:	b	4031a4 <ferror@plt+0x1314>
  403208:	adrp	x0, 417000 <ferror@plt+0x15170>
  40320c:	adrp	x1, 405000 <ferror@plt+0x3170>
  403210:	mov	x3, x19
  403214:	mov	x2, x20
  403218:	ldr	w0, [x0, #616]
  40321c:	add	x1, x1, #0x3a0
  403220:	bl	401e00 <errx@plt>
  403224:	mov	w0, #0x1                   	// #1
  403228:	b	4031c8 <ferror@plt+0x1338>
  40322c:	add	x1, x0, x1
  403230:	sxtb	w2, w2
  403234:	cmp	x0, x1
  403238:	b.eq	403244 <ferror@plt+0x13b4>  // b.none
  40323c:	ldrsb	w3, [x0]
  403240:	cbnz	w3, 40324c <ferror@plt+0x13bc>
  403244:	mov	x0, #0x0                   	// #0
  403248:	ret
  40324c:	cmp	w2, w3
  403250:	b.eq	403248 <ferror@plt+0x13b8>  // b.none
  403254:	add	x0, x0, #0x1
  403258:	b	403234 <ferror@plt+0x13a4>
  40325c:	stp	x29, x30, [sp, #-32]!
  403260:	mov	w2, #0xa                   	// #10
  403264:	mov	x29, sp
  403268:	stp	x19, x20, [sp, #16]
  40326c:	mov	x20, x1
  403270:	mov	x19, x0
  403274:	bl	402c7c <ferror@plt+0xdec>
  403278:	mov	w1, #0xffff                	// #65535
  40327c:	cmp	w0, w1
  403280:	b.ls	403290 <ferror@plt+0x1400>  // b.plast
  403284:	mov	x1, x20
  403288:	mov	x0, x19
  40328c:	bl	402c40 <ferror@plt+0xdb0>
  403290:	ldp	x19, x20, [sp, #16]
  403294:	ldp	x29, x30, [sp], #32
  403298:	ret
  40329c:	stp	x29, x30, [sp, #-32]!
  4032a0:	mov	w2, #0x10                  	// #16
  4032a4:	mov	x29, sp
  4032a8:	stp	x19, x20, [sp, #16]
  4032ac:	mov	x20, x1
  4032b0:	mov	x19, x0
  4032b4:	bl	402c7c <ferror@plt+0xdec>
  4032b8:	mov	w1, #0xffff                	// #65535
  4032bc:	cmp	w0, w1
  4032c0:	b.ls	4032d0 <ferror@plt+0x1440>  // b.plast
  4032c4:	mov	x1, x20
  4032c8:	mov	x0, x19
  4032cc:	bl	402c40 <ferror@plt+0xdb0>
  4032d0:	ldp	x19, x20, [sp, #16]
  4032d4:	ldp	x29, x30, [sp], #32
  4032d8:	ret
  4032dc:	mov	w2, #0xa                   	// #10
  4032e0:	b	402c7c <ferror@plt+0xdec>
  4032e4:	mov	w2, #0x10                  	// #16
  4032e8:	b	402c7c <ferror@plt+0xdec>
  4032ec:	stp	x29, x30, [sp, #-64]!
  4032f0:	mov	x29, sp
  4032f4:	stp	x19, x20, [sp, #16]
  4032f8:	mov	x19, x0
  4032fc:	str	x21, [sp, #32]
  403300:	mov	x21, x1
  403304:	str	xzr, [sp, #56]
  403308:	bl	401e40 <__errno_location@plt>
  40330c:	str	wzr, [x0]
  403310:	mov	x20, x0
  403314:	cbz	x19, 403350 <ferror@plt+0x14c0>
  403318:	ldrsb	w0, [x19]
  40331c:	cbz	w0, 403350 <ferror@plt+0x14c0>
  403320:	add	x1, sp, #0x38
  403324:	mov	x0, x19
  403328:	mov	w2, #0xa                   	// #10
  40332c:	bl	401a70 <strtoimax@plt>
  403330:	ldr	w1, [x20]
  403334:	cbnz	w1, 403350 <ferror@plt+0x14c0>
  403338:	ldr	x1, [sp, #56]
  40333c:	cmp	x1, x19
  403340:	b.eq	403350 <ferror@plt+0x14c0>  // b.none
  403344:	cbz	x1, 40337c <ferror@plt+0x14ec>
  403348:	ldrsb	w1, [x1]
  40334c:	cbz	w1, 40337c <ferror@plt+0x14ec>
  403350:	ldr	w1, [x20]
  403354:	adrp	x0, 417000 <ferror@plt+0x15170>
  403358:	mov	x3, x19
  40335c:	mov	x2, x21
  403360:	cmp	w1, #0x22
  403364:	ldr	w0, [x0, #616]
  403368:	adrp	x1, 405000 <ferror@plt+0x3170>
  40336c:	add	x1, x1, #0x3a0
  403370:	b.ne	403378 <ferror@plt+0x14e8>  // b.any
  403374:	bl	401e70 <err@plt>
  403378:	bl	401e00 <errx@plt>
  40337c:	ldp	x19, x20, [sp, #16]
  403380:	ldr	x21, [sp, #32]
  403384:	ldp	x29, x30, [sp], #64
  403388:	ret
  40338c:	stp	x29, x30, [sp, #-32]!
  403390:	mov	x29, sp
  403394:	stp	x19, x20, [sp, #16]
  403398:	mov	x19, x1
  40339c:	mov	x20, x0
  4033a0:	bl	4032ec <ferror@plt+0x145c>
  4033a4:	mov	x1, #0x80000000            	// #2147483648
  4033a8:	add	x1, x0, x1
  4033ac:	mov	x2, #0xffffffff            	// #4294967295
  4033b0:	cmp	x1, x2
  4033b4:	b.ls	4033e0 <ferror@plt+0x1550>  // b.plast
  4033b8:	bl	401e40 <__errno_location@plt>
  4033bc:	mov	w1, #0x22                  	// #34
  4033c0:	str	w1, [x0]
  4033c4:	adrp	x0, 417000 <ferror@plt+0x15170>
  4033c8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4033cc:	mov	x3, x20
  4033d0:	mov	x2, x19
  4033d4:	ldr	w0, [x0, #616]
  4033d8:	add	x1, x1, #0x3a0
  4033dc:	bl	401e70 <err@plt>
  4033e0:	ldp	x19, x20, [sp, #16]
  4033e4:	ldp	x29, x30, [sp], #32
  4033e8:	ret
  4033ec:	stp	x29, x30, [sp, #-32]!
  4033f0:	mov	x29, sp
  4033f4:	stp	x19, x20, [sp, #16]
  4033f8:	mov	x19, x1
  4033fc:	mov	x20, x0
  403400:	bl	40338c <ferror@plt+0x14fc>
  403404:	add	w2, w0, #0x8, lsl #12
  403408:	mov	w1, #0xffff                	// #65535
  40340c:	cmp	w2, w1
  403410:	b.ls	40343c <ferror@plt+0x15ac>  // b.plast
  403414:	bl	401e40 <__errno_location@plt>
  403418:	mov	w1, #0x22                  	// #34
  40341c:	str	w1, [x0]
  403420:	adrp	x0, 417000 <ferror@plt+0x15170>
  403424:	adrp	x1, 405000 <ferror@plt+0x3170>
  403428:	mov	x3, x20
  40342c:	mov	x2, x19
  403430:	ldr	w0, [x0, #616]
  403434:	add	x1, x1, #0x3a0
  403438:	bl	401e70 <err@plt>
  40343c:	ldp	x19, x20, [sp, #16]
  403440:	ldp	x29, x30, [sp], #32
  403444:	ret
  403448:	mov	w2, #0xa                   	// #10
  40344c:	b	402b9c <ferror@plt+0xd0c>
  403450:	mov	w2, #0x10                  	// #16
  403454:	b	402b9c <ferror@plt+0xd0c>
  403458:	stp	x29, x30, [sp, #-64]!
  40345c:	mov	x29, sp
  403460:	stp	x19, x20, [sp, #16]
  403464:	mov	x19, x0
  403468:	str	x21, [sp, #32]
  40346c:	mov	x21, x1
  403470:	str	xzr, [sp, #56]
  403474:	bl	401e40 <__errno_location@plt>
  403478:	str	wzr, [x0]
  40347c:	mov	x20, x0
  403480:	cbz	x19, 4034b8 <ferror@plt+0x1628>
  403484:	ldrsb	w0, [x19]
  403488:	cbz	w0, 4034b8 <ferror@plt+0x1628>
  40348c:	mov	x0, x19
  403490:	add	x1, sp, #0x38
  403494:	bl	401aa0 <strtod@plt>
  403498:	ldr	w0, [x20]
  40349c:	cbnz	w0, 4034b8 <ferror@plt+0x1628>
  4034a0:	ldr	x0, [sp, #56]
  4034a4:	cmp	x0, x19
  4034a8:	b.eq	4034b8 <ferror@plt+0x1628>  // b.none
  4034ac:	cbz	x0, 4034e4 <ferror@plt+0x1654>
  4034b0:	ldrsb	w0, [x0]
  4034b4:	cbz	w0, 4034e4 <ferror@plt+0x1654>
  4034b8:	ldr	w1, [x20]
  4034bc:	adrp	x0, 417000 <ferror@plt+0x15170>
  4034c0:	mov	x3, x19
  4034c4:	mov	x2, x21
  4034c8:	cmp	w1, #0x22
  4034cc:	ldr	w0, [x0, #616]
  4034d0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4034d4:	add	x1, x1, #0x3a0
  4034d8:	b.ne	4034e0 <ferror@plt+0x1650>  // b.any
  4034dc:	bl	401e70 <err@plt>
  4034e0:	bl	401e00 <errx@plt>
  4034e4:	ldp	x19, x20, [sp, #16]
  4034e8:	ldr	x21, [sp, #32]
  4034ec:	ldp	x29, x30, [sp], #64
  4034f0:	ret
  4034f4:	stp	x29, x30, [sp, #-64]!
  4034f8:	mov	x29, sp
  4034fc:	stp	x19, x20, [sp, #16]
  403500:	mov	x19, x0
  403504:	str	x21, [sp, #32]
  403508:	mov	x21, x1
  40350c:	str	xzr, [sp, #56]
  403510:	bl	401e40 <__errno_location@plt>
  403514:	str	wzr, [x0]
  403518:	mov	x20, x0
  40351c:	cbz	x19, 403558 <ferror@plt+0x16c8>
  403520:	ldrsb	w0, [x19]
  403524:	cbz	w0, 403558 <ferror@plt+0x16c8>
  403528:	add	x1, sp, #0x38
  40352c:	mov	x0, x19
  403530:	mov	w2, #0xa                   	// #10
  403534:	bl	401d00 <strtol@plt>
  403538:	ldr	w1, [x20]
  40353c:	cbnz	w1, 403558 <ferror@plt+0x16c8>
  403540:	ldr	x1, [sp, #56]
  403544:	cmp	x1, x19
  403548:	b.eq	403558 <ferror@plt+0x16c8>  // b.none
  40354c:	cbz	x1, 403584 <ferror@plt+0x16f4>
  403550:	ldrsb	w1, [x1]
  403554:	cbz	w1, 403584 <ferror@plt+0x16f4>
  403558:	ldr	w1, [x20]
  40355c:	adrp	x0, 417000 <ferror@plt+0x15170>
  403560:	mov	x3, x19
  403564:	mov	x2, x21
  403568:	cmp	w1, #0x22
  40356c:	ldr	w0, [x0, #616]
  403570:	adrp	x1, 405000 <ferror@plt+0x3170>
  403574:	add	x1, x1, #0x3a0
  403578:	b.ne	403580 <ferror@plt+0x16f0>  // b.any
  40357c:	bl	401e70 <err@plt>
  403580:	bl	401e00 <errx@plt>
  403584:	ldp	x19, x20, [sp, #16]
  403588:	ldr	x21, [sp, #32]
  40358c:	ldp	x29, x30, [sp], #64
  403590:	ret
  403594:	stp	x29, x30, [sp, #-64]!
  403598:	mov	x29, sp
  40359c:	stp	x19, x20, [sp, #16]
  4035a0:	mov	x19, x0
  4035a4:	str	x21, [sp, #32]
  4035a8:	mov	x21, x1
  4035ac:	str	xzr, [sp, #56]
  4035b0:	bl	401e40 <__errno_location@plt>
  4035b4:	str	wzr, [x0]
  4035b8:	mov	x20, x0
  4035bc:	cbz	x19, 4035f8 <ferror@plt+0x1768>
  4035c0:	ldrsb	w0, [x19]
  4035c4:	cbz	w0, 4035f8 <ferror@plt+0x1768>
  4035c8:	add	x1, sp, #0x38
  4035cc:	mov	x0, x19
  4035d0:	mov	w2, #0xa                   	// #10
  4035d4:	bl	401a10 <strtoul@plt>
  4035d8:	ldr	w1, [x20]
  4035dc:	cbnz	w1, 4035f8 <ferror@plt+0x1768>
  4035e0:	ldr	x1, [sp, #56]
  4035e4:	cmp	x1, x19
  4035e8:	b.eq	4035f8 <ferror@plt+0x1768>  // b.none
  4035ec:	cbz	x1, 403624 <ferror@plt+0x1794>
  4035f0:	ldrsb	w1, [x1]
  4035f4:	cbz	w1, 403624 <ferror@plt+0x1794>
  4035f8:	ldr	w1, [x20]
  4035fc:	adrp	x0, 417000 <ferror@plt+0x15170>
  403600:	mov	x3, x19
  403604:	mov	x2, x21
  403608:	cmp	w1, #0x22
  40360c:	ldr	w0, [x0, #616]
  403610:	adrp	x1, 405000 <ferror@plt+0x3170>
  403614:	add	x1, x1, #0x3a0
  403618:	b.ne	403620 <ferror@plt+0x1790>  // b.any
  40361c:	bl	401e70 <err@plt>
  403620:	bl	401e00 <errx@plt>
  403624:	ldp	x19, x20, [sp, #16]
  403628:	ldr	x21, [sp, #32]
  40362c:	ldp	x29, x30, [sp], #64
  403630:	ret
  403634:	stp	x29, x30, [sp, #-48]!
  403638:	mov	x29, sp
  40363c:	stp	x19, x20, [sp, #16]
  403640:	mov	x19, x1
  403644:	mov	x20, x0
  403648:	add	x1, sp, #0x28
  40364c:	bl	403018 <ferror@plt+0x1188>
  403650:	cbnz	w0, 403664 <ferror@plt+0x17d4>
  403654:	ldp	x19, x20, [sp, #16]
  403658:	ldr	x0, [sp, #40]
  40365c:	ldp	x29, x30, [sp], #48
  403660:	ret
  403664:	bl	401e40 <__errno_location@plt>
  403668:	mov	x1, x0
  40366c:	adrp	x0, 417000 <ferror@plt+0x15170>
  403670:	mov	x3, x20
  403674:	ldr	w2, [x1]
  403678:	adrp	x1, 405000 <ferror@plt+0x3170>
  40367c:	ldr	w0, [x0, #616]
  403680:	cbz	w2, 403690 <ferror@plt+0x1800>
  403684:	mov	x2, x19
  403688:	add	x1, x1, #0x3a0
  40368c:	bl	401e70 <err@plt>
  403690:	mov	x2, x19
  403694:	add	x1, x1, #0x3a0
  403698:	bl	401e00 <errx@plt>
  40369c:	stp	x29, x30, [sp, #-32]!
  4036a0:	mov	x29, sp
  4036a4:	str	x19, [sp, #16]
  4036a8:	mov	x19, x1
  4036ac:	mov	x1, x2
  4036b0:	bl	403458 <ferror@plt+0x15c8>
  4036b4:	fcvtzs	d1, d0
  4036b8:	mov	x0, #0x848000000000        	// #145685290680320
  4036bc:	movk	x0, #0x412e, lsl #48
  4036c0:	str	d1, [x19]
  4036c4:	scvtf	d1, d1
  4036c8:	fsub	d0, d0, d1
  4036cc:	fmov	d1, x0
  4036d0:	fmul	d0, d0, d1
  4036d4:	fcvtzs	d0, d0
  4036d8:	str	d0, [x19, #8]
  4036dc:	ldr	x19, [sp, #16]
  4036e0:	ldp	x29, x30, [sp], #32
  4036e4:	ret
  4036e8:	mov	w3, w0
  4036ec:	mov	x0, x1
  4036f0:	and	w1, w3, #0xf000
  4036f4:	cmp	w1, #0x4, lsl #12
  4036f8:	b.ne	403828 <ferror@plt+0x1998>  // b.any
  4036fc:	mov	w1, #0x64                  	// #100
  403700:	mov	w2, #0x1                   	// #1
  403704:	strb	w1, [x0]
  403708:	and	x4, x2, #0xffff
  40370c:	add	w5, w2, #0x1
  403710:	and	x5, x5, #0x3
  403714:	tst	x3, #0x100
  403718:	mov	w6, #0x2d                  	// #45
  40371c:	mov	w1, #0x72                  	// #114
  403720:	csel	w1, w1, w6, ne  // ne = any
  403724:	tst	x3, #0x80
  403728:	strb	w1, [x0, x4]
  40372c:	mov	w1, #0x77                  	// #119
  403730:	csel	w1, w1, w6, ne  // ne = any
  403734:	strb	w1, [x0, x5]
  403738:	add	w4, w2, #0x2
  40373c:	and	w1, w3, #0x40
  403740:	and	w4, w4, #0xffff
  403744:	tbz	w3, #11, 403890 <ferror@plt+0x1a00>
  403748:	cmp	w1, #0x0
  40374c:	mov	w5, #0x53                  	// #83
  403750:	mov	w1, #0x73                  	// #115
  403754:	csel	w1, w1, w5, ne  // ne = any
  403758:	and	x4, x4, #0xffff
  40375c:	add	w5, w2, #0x3
  403760:	and	x5, x5, #0x7
  403764:	tst	x3, #0x20
  403768:	mov	w6, #0x2d                  	// #45
  40376c:	strb	w1, [x0, x4]
  403770:	add	w4, w2, #0x4
  403774:	and	x4, x4, #0xf
  403778:	mov	w1, #0x72                  	// #114
  40377c:	csel	w1, w1, w6, ne  // ne = any
  403780:	tst	x3, #0x10
  403784:	strb	w1, [x0, x5]
  403788:	mov	w1, #0x77                  	// #119
  40378c:	csel	w1, w1, w6, ne  // ne = any
  403790:	strb	w1, [x0, x4]
  403794:	add	w5, w2, #0x5
  403798:	and	w1, w3, #0x8
  40379c:	and	w5, w5, #0xffff
  4037a0:	tbz	w3, #10, 4038a0 <ferror@plt+0x1a10>
  4037a4:	cmp	w1, #0x0
  4037a8:	mov	w4, #0x53                  	// #83
  4037ac:	mov	w1, #0x73                  	// #115
  4037b0:	csel	w1, w1, w4, ne  // ne = any
  4037b4:	and	x5, x5, #0xffff
  4037b8:	add	w4, w2, #0x6
  4037bc:	and	x4, x4, #0xf
  4037c0:	tst	x3, #0x4
  4037c4:	mov	w6, #0x2d                  	// #45
  4037c8:	strb	w1, [x0, x5]
  4037cc:	add	w5, w2, #0x7
  4037d0:	and	x5, x5, #0xf
  4037d4:	mov	w1, #0x72                  	// #114
  4037d8:	csel	w1, w1, w6, ne  // ne = any
  4037dc:	tst	x3, #0x2
  4037e0:	strb	w1, [x0, x4]
  4037e4:	mov	w1, #0x77                  	// #119
  4037e8:	csel	w1, w1, w6, ne  // ne = any
  4037ec:	strb	w1, [x0, x5]
  4037f0:	add	w4, w2, #0x8
  4037f4:	and	w1, w3, #0x1
  4037f8:	and	w4, w4, #0xffff
  4037fc:	tbz	w3, #9, 4038b0 <ferror@plt+0x1a20>
  403800:	cmp	w1, #0x0
  403804:	mov	w3, #0x54                  	// #84
  403808:	mov	w1, #0x74                  	// #116
  40380c:	csel	w1, w1, w3, ne  // ne = any
  403810:	and	x3, x4, #0xffff
  403814:	add	w2, w2, #0x9
  403818:	and	x2, x2, #0xffff
  40381c:	strb	w1, [x0, x3]
  403820:	strb	wzr, [x0, x2]
  403824:	ret
  403828:	cmp	w1, #0xa, lsl #12
  40382c:	b.ne	403838 <ferror@plt+0x19a8>  // b.any
  403830:	mov	w1, #0x6c                  	// #108
  403834:	b	403700 <ferror@plt+0x1870>
  403838:	cmp	w1, #0x2, lsl #12
  40383c:	b.ne	403848 <ferror@plt+0x19b8>  // b.any
  403840:	mov	w1, #0x63                  	// #99
  403844:	b	403700 <ferror@plt+0x1870>
  403848:	cmp	w1, #0x6, lsl #12
  40384c:	b.ne	403858 <ferror@plt+0x19c8>  // b.any
  403850:	mov	w1, #0x62                  	// #98
  403854:	b	403700 <ferror@plt+0x1870>
  403858:	cmp	w1, #0xc, lsl #12
  40385c:	b.ne	403868 <ferror@plt+0x19d8>  // b.any
  403860:	mov	w1, #0x73                  	// #115
  403864:	b	403700 <ferror@plt+0x1870>
  403868:	cmp	w1, #0x1, lsl #12
  40386c:	b.ne	403878 <ferror@plt+0x19e8>  // b.any
  403870:	mov	w1, #0x70                  	// #112
  403874:	b	403700 <ferror@plt+0x1870>
  403878:	cmp	w1, #0x8, lsl #12
  40387c:	b.ne	403888 <ferror@plt+0x19f8>  // b.any
  403880:	mov	w1, #0x2d                  	// #45
  403884:	b	403700 <ferror@plt+0x1870>
  403888:	mov	w2, #0x0                   	// #0
  40388c:	b	403708 <ferror@plt+0x1878>
  403890:	cmp	w1, #0x0
  403894:	mov	w1, #0x78                  	// #120
  403898:	csel	w1, w1, w6, ne  // ne = any
  40389c:	b	403758 <ferror@plt+0x18c8>
  4038a0:	cmp	w1, #0x0
  4038a4:	mov	w1, #0x78                  	// #120
  4038a8:	csel	w1, w1, w6, ne  // ne = any
  4038ac:	b	4037b4 <ferror@plt+0x1924>
  4038b0:	cmp	w1, #0x0
  4038b4:	mov	w1, #0x78                  	// #120
  4038b8:	csel	w1, w1, w6, ne  // ne = any
  4038bc:	b	403810 <ferror@plt+0x1980>
  4038c0:	stp	x29, x30, [sp, #-96]!
  4038c4:	mov	x29, sp
  4038c8:	stp	x19, x20, [sp, #16]
  4038cc:	stp	x21, x22, [sp, #32]
  4038d0:	add	x21, sp, #0x38
  4038d4:	tbz	w0, #1, 4039e8 <ferror@plt+0x1b58>
  4038d8:	add	x4, x21, #0x1
  4038dc:	mov	w2, #0x20                  	// #32
  4038e0:	strb	w2, [sp, #56]
  4038e4:	mov	w2, #0xa                   	// #10
  4038e8:	mov	x3, #0x1                   	// #1
  4038ec:	lsl	x5, x3, x2
  4038f0:	cmp	x1, x5
  4038f4:	b.cc	403904 <ferror@plt+0x1a74>  // b.lo, b.ul, b.last
  4038f8:	add	w2, w2, #0xa
  4038fc:	cmp	w2, #0x46
  403900:	b.ne	4038ec <ferror@plt+0x1a5c>  // b.any
  403904:	subs	w5, w2, #0xa
  403908:	b.eq	4039f0 <ferror@plt+0x1b60>  // b.none
  40390c:	mov	w3, #0xa                   	// #10
  403910:	udiv	w3, w5, w3
  403914:	sxtw	x3, w3
  403918:	adrp	x6, 405000 <ferror@plt+0x3170>
  40391c:	add	x6, x6, #0x3bb
  403920:	ldrsb	w6, [x3, x6]
  403924:	cbz	w5, 4039f8 <ferror@plt+0x1b68>
  403928:	mov	x19, #0xffffffffffffffff    	// #-1
  40392c:	lsr	x20, x1, x5
  403930:	lsl	x19, x19, x5
  403934:	bic	x1, x1, x19
  403938:	mov	x3, x4
  40393c:	strb	w6, [x3], #1
  403940:	tbz	w0, #0, 403958 <ferror@plt+0x1ac8>
  403944:	cmp	w6, #0x42
  403948:	b.eq	403958 <ferror@plt+0x1ac8>  // b.none
  40394c:	add	x3, x4, #0x3
  403950:	mov	w5, #0x4269                	// #17001
  403954:	sturh	w5, [x4, #1]
  403958:	strb	wzr, [x3]
  40395c:	add	x22, sp, #0x40
  403960:	cbz	x1, 403a1c <ferror@plt+0x1b8c>
  403964:	sub	w2, w2, #0x14
  403968:	lsr	x1, x1, x2
  40396c:	tbz	w0, #2, 403a04 <ferror@plt+0x1b74>
  403970:	add	x1, x1, #0x5
  403974:	mov	x0, #0xa                   	// #10
  403978:	udiv	x19, x1, x0
  40397c:	udiv	x1, x19, x0
  403980:	msub	x0, x1, x0, x19
  403984:	cmp	x0, #0x0
  403988:	csel	x19, x19, x1, ne  // ne = any
  40398c:	cbz	x19, 403a1c <ferror@plt+0x1b8c>
  403990:	bl	401b40 <localeconv@plt>
  403994:	cbz	x0, 4039a8 <ferror@plt+0x1b18>
  403998:	ldr	x4, [x0]
  40399c:	cbz	x4, 4039a8 <ferror@plt+0x1b18>
  4039a0:	ldrsb	w1, [x4]
  4039a4:	cbnz	w1, 4039b0 <ferror@plt+0x1b20>
  4039a8:	adrp	x0, 405000 <ferror@plt+0x3170>
  4039ac:	add	x4, x0, #0x4f5
  4039b0:	adrp	x2, 405000 <ferror@plt+0x3170>
  4039b4:	mov	x6, x21
  4039b8:	mov	x5, x19
  4039bc:	mov	w3, w20
  4039c0:	add	x2, x2, #0x3c3
  4039c4:	mov	x0, x22
  4039c8:	mov	x1, #0x20                  	// #32
  4039cc:	bl	401b30 <snprintf@plt>
  4039d0:	mov	x0, x22
  4039d4:	bl	401c00 <strdup@plt>
  4039d8:	ldp	x19, x20, [sp, #16]
  4039dc:	ldp	x21, x22, [sp, #32]
  4039e0:	ldp	x29, x30, [sp], #96
  4039e4:	ret
  4039e8:	mov	x4, x21
  4039ec:	b	4038e4 <ferror@plt+0x1a54>
  4039f0:	mov	x3, #0x0                   	// #0
  4039f4:	b	403918 <ferror@plt+0x1a88>
  4039f8:	mov	w20, w1
  4039fc:	mov	x1, #0x0                   	// #0
  403a00:	b	403938 <ferror@plt+0x1aa8>
  403a04:	add	x1, x1, #0x32
  403a08:	mov	x19, #0x64                  	// #100
  403a0c:	udiv	x19, x1, x19
  403a10:	cmp	x19, #0xa
  403a14:	b.ne	40398c <ferror@plt+0x1afc>  // b.any
  403a18:	add	w20, w20, #0x1
  403a1c:	mov	x4, x21
  403a20:	mov	w3, w20
  403a24:	mov	x0, x22
  403a28:	adrp	x2, 405000 <ferror@plt+0x3170>
  403a2c:	mov	x1, #0x20                  	// #32
  403a30:	add	x2, x2, #0x3cd
  403a34:	bl	401b30 <snprintf@plt>
  403a38:	b	4039d0 <ferror@plt+0x1b40>
  403a3c:	cbnz	x0, 403a60 <ferror@plt+0x1bd0>
  403a40:	mov	w0, #0xffffffff            	// #-1
  403a44:	ret
  403a48:	mov	w0, #0xffffffff            	// #-1
  403a4c:	ldp	x19, x20, [sp, #16]
  403a50:	ldp	x21, x22, [sp, #32]
  403a54:	ldp	x23, x24, [sp, #48]
  403a58:	ldp	x29, x30, [sp], #64
  403a5c:	ret
  403a60:	stp	x29, x30, [sp, #-64]!
  403a64:	mov	x29, sp
  403a68:	stp	x19, x20, [sp, #16]
  403a6c:	mov	x19, x0
  403a70:	stp	x21, x22, [sp, #32]
  403a74:	stp	x23, x24, [sp, #48]
  403a78:	ldrsb	w0, [x0]
  403a7c:	cbz	w0, 403a48 <ferror@plt+0x1bb8>
  403a80:	cmp	x1, #0x0
  403a84:	mov	x22, x1
  403a88:	mov	x23, x2
  403a8c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403a90:	b.eq	403a48 <ferror@plt+0x1bb8>  // b.none
  403a94:	mov	x24, x3
  403a98:	cbz	x3, 403a48 <ferror@plt+0x1bb8>
  403a9c:	mov	x0, #0x0                   	// #0
  403aa0:	mov	x20, #0x0                   	// #0
  403aa4:	ldrsb	w1, [x19]
  403aa8:	cbnz	w1, 403ab4 <ferror@plt+0x1c24>
  403aac:	mov	x0, x20
  403ab0:	b	403a4c <ferror@plt+0x1bbc>
  403ab4:	cmp	x23, x20
  403ab8:	b.ls	403b1c <ferror@plt+0x1c8c>  // b.plast
  403abc:	cmp	x0, #0x0
  403ac0:	csel	x0, x0, x19, ne  // ne = any
  403ac4:	cmp	w1, #0x2c
  403ac8:	ldrsb	w1, [x19, #1]
  403acc:	csel	x21, x19, xzr, eq  // eq = none
  403ad0:	cbnz	w1, 403b10 <ferror@plt+0x1c80>
  403ad4:	add	x21, x19, #0x1
  403ad8:	cmp	x0, x21
  403adc:	b.cs	403a48 <ferror@plt+0x1bb8>  // b.hs, b.nlast
  403ae0:	sub	x1, x21, x0
  403ae4:	blr	x24
  403ae8:	mov	w1, w0
  403aec:	cmn	w0, #0x1
  403af0:	b.eq	403a48 <ferror@plt+0x1bb8>  // b.none
  403af4:	str	w1, [x22, x20, lsl #2]
  403af8:	add	x0, x20, #0x1
  403afc:	ldrsb	w1, [x21]
  403b00:	cbz	w1, 403a4c <ferror@plt+0x1bbc>
  403b04:	mov	x20, x0
  403b08:	mov	x0, #0x0                   	// #0
  403b0c:	b	403b14 <ferror@plt+0x1c84>
  403b10:	cbnz	x21, 403ad8 <ferror@plt+0x1c48>
  403b14:	add	x19, x19, #0x1
  403b18:	b	403aa4 <ferror@plt+0x1c14>
  403b1c:	mov	w0, #0xfffffffe            	// #-2
  403b20:	b	403a4c <ferror@plt+0x1bbc>
  403b24:	cbz	x0, 403b98 <ferror@plt+0x1d08>
  403b28:	stp	x29, x30, [sp, #-32]!
  403b2c:	mov	x29, sp
  403b30:	str	x19, [sp, #16]
  403b34:	mov	x19, x3
  403b38:	mov	x3, x4
  403b3c:	ldrsb	w4, [x0]
  403b40:	cbz	w4, 403ba0 <ferror@plt+0x1d10>
  403b44:	cbz	x19, 403ba0 <ferror@plt+0x1d10>
  403b48:	ldr	x5, [x19]
  403b4c:	cmp	x5, x2
  403b50:	b.hi	403ba0 <ferror@plt+0x1d10>  // b.pmore
  403b54:	cmp	w4, #0x2b
  403b58:	b.ne	403b90 <ferror@plt+0x1d00>  // b.any
  403b5c:	add	x0, x0, #0x1
  403b60:	ldr	x4, [x19]
  403b64:	sub	x2, x2, x4
  403b68:	add	x1, x1, x4, lsl #2
  403b6c:	bl	403a3c <ferror@plt+0x1bac>
  403b70:	cmp	w0, #0x0
  403b74:	b.le	403b84 <ferror@plt+0x1cf4>
  403b78:	ldr	x1, [x19]
  403b7c:	add	x1, x1, w0, sxtw
  403b80:	str	x1, [x19]
  403b84:	ldr	x19, [sp, #16]
  403b88:	ldp	x29, x30, [sp], #32
  403b8c:	ret
  403b90:	str	xzr, [x19]
  403b94:	b	403b60 <ferror@plt+0x1cd0>
  403b98:	mov	w0, #0xffffffff            	// #-1
  403b9c:	ret
  403ba0:	mov	w0, #0xffffffff            	// #-1
  403ba4:	b	403b84 <ferror@plt+0x1cf4>
  403ba8:	cmp	x0, #0x0
  403bac:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403bb0:	b.eq	403c68 <ferror@plt+0x1dd8>  // b.none
  403bb4:	stp	x29, x30, [sp, #-64]!
  403bb8:	mov	x29, sp
  403bbc:	stp	x19, x20, [sp, #16]
  403bc0:	mov	x20, x1
  403bc4:	stp	x21, x22, [sp, #32]
  403bc8:	str	x23, [sp, #48]
  403bcc:	cbz	x1, 403c70 <ferror@plt+0x1de0>
  403bd0:	mov	x22, x2
  403bd4:	mov	x19, x0
  403bd8:	mov	w23, #0x1                   	// #1
  403bdc:	mov	x0, #0x0                   	// #0
  403be0:	ldrsb	w1, [x19]
  403be4:	cbz	w1, 403c3c <ferror@plt+0x1dac>
  403be8:	cmp	x0, #0x0
  403bec:	csel	x0, x0, x19, ne  // ne = any
  403bf0:	cmp	w1, #0x2c
  403bf4:	ldrsb	w1, [x19, #1]
  403bf8:	csel	x21, x19, xzr, eq  // eq = none
  403bfc:	cbnz	w1, 403c54 <ferror@plt+0x1dc4>
  403c00:	add	x21, x19, #0x1
  403c04:	cmp	x0, x21
  403c08:	b.cs	403c78 <ferror@plt+0x1de8>  // b.hs, b.nlast
  403c0c:	sub	x1, x21, x0
  403c10:	blr	x22
  403c14:	tbnz	w0, #31, 403c40 <ferror@plt+0x1db0>
  403c18:	asr	w1, w0, #3
  403c1c:	and	w3, w0, #0x7
  403c20:	sxtw	x1, w1
  403c24:	lsl	w3, w23, w3
  403c28:	ldrb	w0, [x20, x1]
  403c2c:	orr	w3, w3, w0
  403c30:	strb	w3, [x20, x1]
  403c34:	ldrsb	w0, [x21]
  403c38:	cbnz	w0, 403c60 <ferror@plt+0x1dd0>
  403c3c:	mov	w0, #0x0                   	// #0
  403c40:	ldp	x19, x20, [sp, #16]
  403c44:	ldp	x21, x22, [sp, #32]
  403c48:	ldr	x23, [sp, #48]
  403c4c:	ldp	x29, x30, [sp], #64
  403c50:	ret
  403c54:	cbnz	x21, 403c04 <ferror@plt+0x1d74>
  403c58:	add	x19, x19, #0x1
  403c5c:	b	403be0 <ferror@plt+0x1d50>
  403c60:	mov	x0, #0x0                   	// #0
  403c64:	b	403c58 <ferror@plt+0x1dc8>
  403c68:	mov	w0, #0xffffffea            	// #-22
  403c6c:	ret
  403c70:	mov	w0, #0xffffffea            	// #-22
  403c74:	b	403c40 <ferror@plt+0x1db0>
  403c78:	mov	w0, #0xffffffff            	// #-1
  403c7c:	b	403c40 <ferror@plt+0x1db0>
  403c80:	cmp	x0, #0x0
  403c84:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403c88:	b.eq	403d24 <ferror@plt+0x1e94>  // b.none
  403c8c:	stp	x29, x30, [sp, #-48]!
  403c90:	mov	x29, sp
  403c94:	stp	x19, x20, [sp, #16]
  403c98:	mov	x20, x1
  403c9c:	stp	x21, x22, [sp, #32]
  403ca0:	cbz	x1, 403d2c <ferror@plt+0x1e9c>
  403ca4:	mov	x22, x2
  403ca8:	mov	x19, x0
  403cac:	mov	x0, #0x0                   	// #0
  403cb0:	ldrsb	w1, [x19]
  403cb4:	cbz	w1, 403cfc <ferror@plt+0x1e6c>
  403cb8:	cmp	x0, #0x0
  403cbc:	csel	x0, x0, x19, ne  // ne = any
  403cc0:	cmp	w1, #0x2c
  403cc4:	ldrsb	w1, [x19, #1]
  403cc8:	csel	x21, x19, xzr, eq  // eq = none
  403ccc:	cbnz	w1, 403d10 <ferror@plt+0x1e80>
  403cd0:	add	x21, x19, #0x1
  403cd4:	cmp	x0, x21
  403cd8:	b.cs	403d34 <ferror@plt+0x1ea4>  // b.hs, b.nlast
  403cdc:	sub	x1, x21, x0
  403ce0:	blr	x22
  403ce4:	tbnz	x0, #63, 403d00 <ferror@plt+0x1e70>
  403ce8:	ldr	x1, [x20]
  403cec:	orr	x0, x1, x0
  403cf0:	str	x0, [x20]
  403cf4:	ldrsb	w0, [x21]
  403cf8:	cbnz	w0, 403d1c <ferror@plt+0x1e8c>
  403cfc:	mov	w0, #0x0                   	// #0
  403d00:	ldp	x19, x20, [sp, #16]
  403d04:	ldp	x21, x22, [sp, #32]
  403d08:	ldp	x29, x30, [sp], #48
  403d0c:	ret
  403d10:	cbnz	x21, 403cd4 <ferror@plt+0x1e44>
  403d14:	add	x19, x19, #0x1
  403d18:	b	403cb0 <ferror@plt+0x1e20>
  403d1c:	mov	x0, #0x0                   	// #0
  403d20:	b	403d14 <ferror@plt+0x1e84>
  403d24:	mov	w0, #0xffffffea            	// #-22
  403d28:	ret
  403d2c:	mov	w0, #0xffffffea            	// #-22
  403d30:	b	403d00 <ferror@plt+0x1e70>
  403d34:	mov	w0, #0xffffffff            	// #-1
  403d38:	b	403d00 <ferror@plt+0x1e70>
  403d3c:	stp	x29, x30, [sp, #-80]!
  403d40:	mov	x29, sp
  403d44:	stp	x19, x20, [sp, #16]
  403d48:	stp	x21, x22, [sp, #32]
  403d4c:	stp	x23, x24, [sp, #48]
  403d50:	str	xzr, [sp, #72]
  403d54:	cbnz	x0, 403d70 <ferror@plt+0x1ee0>
  403d58:	mov	w0, #0x0                   	// #0
  403d5c:	ldp	x19, x20, [sp, #16]
  403d60:	ldp	x21, x22, [sp, #32]
  403d64:	ldp	x23, x24, [sp, #48]
  403d68:	ldp	x29, x30, [sp], #80
  403d6c:	ret
  403d70:	str	w3, [x1]
  403d74:	mov	x19, x0
  403d78:	str	w3, [x2]
  403d7c:	mov	x23, x1
  403d80:	mov	x21, x2
  403d84:	mov	w22, w3
  403d88:	bl	401e40 <__errno_location@plt>
  403d8c:	str	wzr, [x0]
  403d90:	mov	x20, x0
  403d94:	add	x24, sp, #0x48
  403d98:	ldrsb	w0, [x19]
  403d9c:	cmp	w0, #0x3a
  403da0:	b.ne	403de4 <ferror@plt+0x1f54>  // b.any
  403da4:	add	x19, x19, #0x1
  403da8:	mov	x1, x24
  403dac:	mov	x0, x19
  403db0:	mov	w2, #0xa                   	// #10
  403db4:	bl	401d00 <strtol@plt>
  403db8:	str	w0, [x21]
  403dbc:	ldr	w0, [x20]
  403dc0:	cbnz	w0, 403ddc <ferror@plt+0x1f4c>
  403dc4:	ldr	x0, [sp, #72]
  403dc8:	cbz	x0, 403ddc <ferror@plt+0x1f4c>
  403dcc:	ldrsb	w1, [x0]
  403dd0:	cbnz	w1, 403ddc <ferror@plt+0x1f4c>
  403dd4:	cmp	x0, x19
  403dd8:	b.ne	403d58 <ferror@plt+0x1ec8>  // b.any
  403ddc:	mov	w0, #0xffffffff            	// #-1
  403de0:	b	403d5c <ferror@plt+0x1ecc>
  403de4:	mov	x1, x24
  403de8:	mov	x0, x19
  403dec:	mov	w2, #0xa                   	// #10
  403df0:	bl	401d00 <strtol@plt>
  403df4:	str	w0, [x23]
  403df8:	str	w0, [x21]
  403dfc:	ldr	w0, [x20]
  403e00:	cbnz	w0, 403ddc <ferror@plt+0x1f4c>
  403e04:	ldr	x4, [sp, #72]
  403e08:	cbz	x4, 403ddc <ferror@plt+0x1f4c>
  403e0c:	cmp	x4, x19
  403e10:	b.eq	403ddc <ferror@plt+0x1f4c>  // b.none
  403e14:	ldrsb	w1, [x4]
  403e18:	cmp	w1, #0x3a
  403e1c:	b.ne	403e30 <ferror@plt+0x1fa0>  // b.any
  403e20:	ldrsb	w1, [x4, #1]
  403e24:	cbnz	w1, 403e38 <ferror@plt+0x1fa8>
  403e28:	str	w22, [x21]
  403e2c:	b	403d5c <ferror@plt+0x1ecc>
  403e30:	cmp	w1, #0x2d
  403e34:	b.ne	403d58 <ferror@plt+0x1ec8>  // b.any
  403e38:	add	x19, x4, #0x1
  403e3c:	str	wzr, [x20]
  403e40:	str	xzr, [sp, #72]
  403e44:	b	403da8 <ferror@plt+0x1f18>
  403e48:	stp	x29, x30, [sp, #-80]!
  403e4c:	mov	x29, sp
  403e50:	stp	x19, x20, [sp, #16]
  403e54:	mov	x19, x1
  403e58:	stp	x21, x22, [sp, #32]
  403e5c:	add	x22, sp, #0x40
  403e60:	str	x23, [sp, #48]
  403e64:	add	x23, sp, #0x48
  403e68:	cmp	x0, #0x0
  403e6c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403e70:	b.ne	403e7c <ferror@plt+0x1fec>  // b.any
  403e74:	mov	w0, #0x0                   	// #0
  403e78:	b	403f04 <ferror@plt+0x2074>
  403e7c:	mov	x1, x22
  403e80:	bl	402abc <ferror@plt+0xc2c>
  403e84:	mov	x1, x23
  403e88:	mov	x20, x0
  403e8c:	mov	x0, x19
  403e90:	bl	402abc <ferror@plt+0xc2c>
  403e94:	mov	x19, x0
  403e98:	ldp	x21, x0, [sp, #64]
  403e9c:	adds	x1, x21, x0
  403ea0:	b.eq	403f00 <ferror@plt+0x2070>  // b.none
  403ea4:	cmp	x1, #0x1
  403ea8:	b.ne	403ecc <ferror@plt+0x203c>  // b.any
  403eac:	cbz	x20, 403ebc <ferror@plt+0x202c>
  403eb0:	ldrsb	w1, [x20]
  403eb4:	cmp	w1, #0x2f
  403eb8:	b.eq	403f00 <ferror@plt+0x2070>  // b.none
  403ebc:	cbz	x19, 403e74 <ferror@plt+0x1fe4>
  403ec0:	ldrsb	w1, [x19]
  403ec4:	cmp	w1, #0x2f
  403ec8:	b.eq	403f00 <ferror@plt+0x2070>  // b.none
  403ecc:	cmp	x20, #0x0
  403ed0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403ed4:	b.eq	403e74 <ferror@plt+0x1fe4>  // b.none
  403ed8:	cmp	x21, x0
  403edc:	b.ne	403e74 <ferror@plt+0x1fe4>  // b.any
  403ee0:	mov	x2, x21
  403ee4:	mov	x1, x19
  403ee8:	mov	x0, x20
  403eec:	bl	401b80 <strncmp@plt>
  403ef0:	cbnz	w0, 403e74 <ferror@plt+0x1fe4>
  403ef4:	add	x0, x20, x21
  403ef8:	add	x19, x19, x21
  403efc:	b	403e68 <ferror@plt+0x1fd8>
  403f00:	mov	w0, #0x1                   	// #1
  403f04:	ldp	x19, x20, [sp, #16]
  403f08:	ldp	x21, x22, [sp, #32]
  403f0c:	ldr	x23, [sp, #48]
  403f10:	ldp	x29, x30, [sp], #80
  403f14:	ret
  403f18:	stp	x29, x30, [sp, #-64]!
  403f1c:	mov	x29, sp
  403f20:	stp	x19, x20, [sp, #16]
  403f24:	stp	x21, x22, [sp, #32]
  403f28:	mov	x21, x1
  403f2c:	orr	x1, x0, x1
  403f30:	stp	x23, x24, [sp, #48]
  403f34:	cbnz	x1, 403f54 <ferror@plt+0x20c4>
  403f38:	adrp	x0, 405000 <ferror@plt+0x3170>
  403f3c:	add	x0, x0, #0xa1
  403f40:	ldp	x19, x20, [sp, #16]
  403f44:	ldp	x21, x22, [sp, #32]
  403f48:	ldp	x23, x24, [sp, #48]
  403f4c:	ldp	x29, x30, [sp], #64
  403f50:	b	401c00 <strdup@plt>
  403f54:	mov	x23, x0
  403f58:	mov	x22, x2
  403f5c:	cbnz	x0, 403f7c <ferror@plt+0x20ec>
  403f60:	mov	x0, x21
  403f64:	mov	x1, x2
  403f68:	ldp	x19, x20, [sp, #16]
  403f6c:	ldp	x21, x22, [sp, #32]
  403f70:	ldp	x23, x24, [sp, #48]
  403f74:	ldp	x29, x30, [sp], #64
  403f78:	b	401d50 <strndup@plt>
  403f7c:	cbz	x21, 403f40 <ferror@plt+0x20b0>
  403f80:	bl	401a20 <strlen@plt>
  403f84:	mov	x20, x0
  403f88:	mvn	x0, x0
  403f8c:	cmp	x22, x0
  403f90:	b.hi	403fe0 <ferror@plt+0x2150>  // b.pmore
  403f94:	add	x24, x22, x20
  403f98:	add	x0, x24, #0x1
  403f9c:	bl	401b70 <malloc@plt>
  403fa0:	mov	x19, x0
  403fa4:	cbz	x0, 403fc8 <ferror@plt+0x2138>
  403fa8:	mov	x2, x20
  403fac:	mov	x1, x23
  403fb0:	bl	4019f0 <memcpy@plt>
  403fb4:	mov	x2, x22
  403fb8:	mov	x1, x21
  403fbc:	add	x0, x19, x20
  403fc0:	bl	4019f0 <memcpy@plt>
  403fc4:	strb	wzr, [x19, x24]
  403fc8:	mov	x0, x19
  403fcc:	ldp	x19, x20, [sp, #16]
  403fd0:	ldp	x21, x22, [sp, #32]
  403fd4:	ldp	x23, x24, [sp, #48]
  403fd8:	ldp	x29, x30, [sp], #64
  403fdc:	ret
  403fe0:	mov	x19, #0x0                   	// #0
  403fe4:	b	403fc8 <ferror@plt+0x2138>
  403fe8:	stp	x29, x30, [sp, #-32]!
  403fec:	mov	x29, sp
  403ff0:	stp	x19, x20, [sp, #16]
  403ff4:	mov	x20, x0
  403ff8:	mov	x19, x1
  403ffc:	cbz	x1, 404020 <ferror@plt+0x2190>
  404000:	mov	x0, x1
  404004:	bl	401a20 <strlen@plt>
  404008:	mov	x2, x0
  40400c:	mov	x1, x19
  404010:	mov	x0, x20
  404014:	ldp	x19, x20, [sp, #16]
  404018:	ldp	x29, x30, [sp], #32
  40401c:	b	403f18 <ferror@plt+0x2088>
  404020:	mov	x2, #0x0                   	// #0
  404024:	b	40400c <ferror@plt+0x217c>
  404028:	stp	x29, x30, [sp, #-288]!
  40402c:	mov	x29, sp
  404030:	str	x19, [sp, #16]
  404034:	mov	x19, x0
  404038:	add	x0, sp, #0x120
  40403c:	stp	x0, x0, [sp, #80]
  404040:	add	x0, sp, #0xf0
  404044:	str	x0, [sp, #96]
  404048:	mov	w0, #0xffffffd0            	// #-48
  40404c:	str	w0, [sp, #104]
  404050:	mov	w0, #0xffffff80            	// #-128
  404054:	str	w0, [sp, #108]
  404058:	add	x0, sp, #0x48
  40405c:	stp	x2, x3, [sp, #240]
  404060:	ldp	x2, x3, [sp, #80]
  404064:	stp	x2, x3, [sp, #32]
  404068:	ldp	x2, x3, [sp, #96]
  40406c:	stp	x2, x3, [sp, #48]
  404070:	add	x2, sp, #0x20
  404074:	str	q0, [sp, #112]
  404078:	str	q1, [sp, #128]
  40407c:	str	q2, [sp, #144]
  404080:	str	q3, [sp, #160]
  404084:	str	q4, [sp, #176]
  404088:	str	q5, [sp, #192]
  40408c:	str	q6, [sp, #208]
  404090:	str	q7, [sp, #224]
  404094:	stp	x4, x5, [sp, #256]
  404098:	stp	x6, x7, [sp, #272]
  40409c:	bl	401d40 <vasprintf@plt>
  4040a0:	tbnz	w0, #31, 4040d0 <ferror@plt+0x2240>
  4040a4:	ldr	x1, [sp, #72]
  4040a8:	sxtw	x2, w0
  4040ac:	mov	x0, x19
  4040b0:	bl	403f18 <ferror@plt+0x2088>
  4040b4:	mov	x19, x0
  4040b8:	ldr	x0, [sp, #72]
  4040bc:	bl	401d10 <free@plt>
  4040c0:	mov	x0, x19
  4040c4:	ldr	x19, [sp, #16]
  4040c8:	ldp	x29, x30, [sp], #288
  4040cc:	ret
  4040d0:	mov	x19, #0x0                   	// #0
  4040d4:	b	4040c0 <ferror@plt+0x2230>
  4040d8:	stp	x29, x30, [sp, #-80]!
  4040dc:	mov	x29, sp
  4040e0:	stp	x23, x24, [sp, #48]
  4040e4:	ldr	x23, [x0]
  4040e8:	stp	x19, x20, [sp, #16]
  4040ec:	mov	x20, x0
  4040f0:	stp	x21, x22, [sp, #32]
  4040f4:	ldrsb	w0, [x23]
  4040f8:	cbz	w0, 404124 <ferror@plt+0x2294>
  4040fc:	mov	x0, x23
  404100:	mov	x22, x1
  404104:	mov	x21, x2
  404108:	mov	w24, w3
  40410c:	mov	x1, x2
  404110:	bl	401d60 <strspn@plt>
  404114:	add	x19, x23, x0
  404118:	ldrsb	w23, [x23, x0]
  40411c:	cbnz	w23, 40412c <ferror@plt+0x229c>
  404120:	str	x19, [x20]
  404124:	mov	x19, #0x0                   	// #0
  404128:	b	404198 <ferror@plt+0x2308>
  40412c:	cbz	w24, 4041e0 <ferror@plt+0x2350>
  404130:	adrp	x0, 405000 <ferror@plt+0x3170>
  404134:	mov	w1, w23
  404138:	add	x0, x0, #0x3d2
  40413c:	bl	401d70 <strchr@plt>
  404140:	cbz	x0, 4041b0 <ferror@plt+0x2320>
  404144:	add	x1, sp, #0x48
  404148:	add	x24, x19, #0x1
  40414c:	mov	x0, x24
  404150:	strb	w23, [sp, #72]
  404154:	strb	wzr, [sp, #73]
  404158:	bl	402b24 <ferror@plt+0xc94>
  40415c:	add	x1, x19, x0
  404160:	str	x0, [x22]
  404164:	ldrsb	w1, [x1, #1]
  404168:	cbz	w1, 404120 <ferror@plt+0x2290>
  40416c:	cmp	w23, w1
  404170:	b.ne	404120 <ferror@plt+0x2290>  // b.any
  404174:	add	x0, x0, #0x2
  404178:	add	x22, x19, x0
  40417c:	ldrsb	w1, [x19, x0]
  404180:	cbz	w1, 404190 <ferror@plt+0x2300>
  404184:	mov	x0, x21
  404188:	bl	401d70 <strchr@plt>
  40418c:	cbz	x0, 404120 <ferror@plt+0x2290>
  404190:	mov	x19, x24
  404194:	str	x22, [x20]
  404198:	mov	x0, x19
  40419c:	ldp	x19, x20, [sp, #16]
  4041a0:	ldp	x21, x22, [sp, #32]
  4041a4:	ldp	x23, x24, [sp, #48]
  4041a8:	ldp	x29, x30, [sp], #80
  4041ac:	ret
  4041b0:	mov	x1, x21
  4041b4:	mov	x0, x19
  4041b8:	bl	402b24 <ferror@plt+0xc94>
  4041bc:	str	x0, [x22]
  4041c0:	add	x22, x19, x0
  4041c4:	ldrsb	w1, [x19, x0]
  4041c8:	cbz	w1, 4041d8 <ferror@plt+0x2348>
  4041cc:	mov	x0, x21
  4041d0:	bl	401d70 <strchr@plt>
  4041d4:	cbz	x0, 404120 <ferror@plt+0x2290>
  4041d8:	str	x22, [x20]
  4041dc:	b	404198 <ferror@plt+0x2308>
  4041e0:	mov	x1, x21
  4041e4:	mov	x0, x19
  4041e8:	bl	401e10 <strcspn@plt>
  4041ec:	str	x0, [x22]
  4041f0:	add	x0, x19, x0
  4041f4:	str	x0, [x20]
  4041f8:	b	404198 <ferror@plt+0x2308>
  4041fc:	stp	x29, x30, [sp, #-32]!
  404200:	mov	x29, sp
  404204:	str	x19, [sp, #16]
  404208:	mov	x19, x0
  40420c:	mov	x0, x19
  404210:	bl	401bb0 <fgetc@plt>
  404214:	cmn	w0, #0x1
  404218:	b.eq	404234 <ferror@plt+0x23a4>  // b.none
  40421c:	cmp	w0, #0xa
  404220:	b.ne	40420c <ferror@plt+0x237c>  // b.any
  404224:	mov	w0, #0x0                   	// #0
  404228:	ldr	x19, [sp, #16]
  40422c:	ldp	x29, x30, [sp], #32
  404230:	ret
  404234:	mov	w0, #0x1                   	// #1
  404238:	b	404228 <ferror@plt+0x2398>
  40423c:	stp	x29, x30, [sp, #-144]!
  404240:	mov	x29, sp
  404244:	stp	x19, x20, [sp, #16]
  404248:	stp	x21, x22, [sp, #32]
  40424c:	stp	x23, x24, [sp, #48]
  404250:	stp	x25, x26, [sp, #64]
  404254:	stp	x27, x28, [sp, #80]
  404258:	str	x1, [sp, #96]
  40425c:	cbnz	x0, 404280 <ferror@plt+0x23f0>
  404260:	adrp	x3, 405000 <ferror@plt+0x3170>
  404264:	adrp	x1, 405000 <ferror@plt+0x3170>
  404268:	adrp	x0, 405000 <ferror@plt+0x3170>
  40426c:	add	x3, x3, #0x5c2
  404270:	add	x1, x1, #0x3d5
  404274:	add	x0, x0, #0x5c0
  404278:	mov	w2, #0x4d                  	// #77
  40427c:	bl	401e30 <__assert_fail@plt>
  404280:	adrp	x23, 416000 <ferror@plt+0x14170>
  404284:	add	x27, sp, #0x88
  404288:	add	x23, x23, #0xb38
  40428c:	mov	x28, x0
  404290:	adrp	x26, 405000 <ferror@plt+0x3170>
  404294:	mov	w20, #0x0                   	// #0
  404298:	add	x0, x26, #0x3e5
  40429c:	mov	x25, #0x0                   	// #0
  4042a0:	str	x0, [sp, #104]
  4042a4:	add	x1, x26, #0x3e5
  4042a8:	mov	x0, x28
  4042ac:	bl	401d60 <strspn@plt>
  4042b0:	add	x22, x28, x0
  4042b4:	ldrsb	w0, [x28, x0]
  4042b8:	cbnz	w0, 4042c8 <ferror@plt+0x2438>
  4042bc:	cbnz	w20, 404428 <ferror@plt+0x2598>
  4042c0:	mov	w0, #0xffffffea            	// #-22
  4042c4:	b	4042f8 <ferror@plt+0x2468>
  4042c8:	bl	401e40 <__errno_location@plt>
  4042cc:	mov	x24, x0
  4042d0:	mov	x1, x27
  4042d4:	mov	x0, x22
  4042d8:	mov	w2, #0xa                   	// #10
  4042dc:	str	wzr, [x24]
  4042e0:	bl	401a80 <strtoll@plt>
  4042e4:	mov	x19, x0
  4042e8:	ldr	w1, [x24]
  4042ec:	cmp	w1, #0x0
  4042f0:	b.le	404314 <ferror@plt+0x2484>
  4042f4:	neg	w0, w1
  4042f8:	ldp	x19, x20, [sp, #16]
  4042fc:	ldp	x21, x22, [sp, #32]
  404300:	ldp	x23, x24, [sp, #48]
  404304:	ldp	x25, x26, [sp, #64]
  404308:	ldp	x27, x28, [sp, #80]
  40430c:	ldp	x29, x30, [sp], #144
  404310:	ret
  404314:	tbz	x0, #63, 404320 <ferror@plt+0x2490>
  404318:	mov	w0, #0xffffffde            	// #-34
  40431c:	b	4042f8 <ferror@plt+0x2468>
  404320:	ldr	x21, [sp, #136]
  404324:	ldrsb	w0, [x21]
  404328:	cmp	w0, #0x2e
  40432c:	b.ne	4043f8 <ferror@plt+0x2568>  // b.any
  404330:	str	wzr, [x24]
  404334:	add	x21, x21, #0x1
  404338:	mov	x1, x27
  40433c:	mov	x0, x21
  404340:	mov	w2, #0xa                   	// #10
  404344:	bl	401a80 <strtoll@plt>
  404348:	mov	x20, x0
  40434c:	ldr	w0, [x24]
  404350:	cmp	w0, #0x0
  404354:	b.le	404360 <ferror@plt+0x24d0>
  404358:	neg	w0, w0
  40435c:	b	4042f8 <ferror@plt+0x2468>
  404360:	tbnz	x20, #63, 404318 <ferror@plt+0x2488>
  404364:	ldr	x0, [sp, #136]
  404368:	cmp	x21, x0
  40436c:	b.eq	4042c0 <ferror@plt+0x2430>  // b.none
  404370:	sub	w21, w0, w21
  404374:	ldr	x1, [sp, #104]
  404378:	mov	x24, #0x0                   	// #0
  40437c:	ldr	x28, [sp, #136]
  404380:	mov	x0, x28
  404384:	bl	401d60 <strspn@plt>
  404388:	add	x28, x28, x0
  40438c:	str	x28, [sp, #136]
  404390:	lsl	x0, x24, #4
  404394:	mov	w22, w24
  404398:	ldr	x1, [x0, x23]
  40439c:	cbz	x1, 404418 <ferror@plt+0x2588>
  4043a0:	mov	x0, x1
  4043a4:	str	x1, [sp, #120]
  4043a8:	bl	401a20 <strlen@plt>
  4043ac:	mov	x2, x0
  4043b0:	cbz	x0, 404418 <ferror@plt+0x2588>
  4043b4:	ldr	x1, [sp, #120]
  4043b8:	mov	x0, x28
  4043bc:	str	x2, [sp, #112]
  4043c0:	bl	401b80 <strncmp@plt>
  4043c4:	cbnz	w0, 404418 <ferror@plt+0x2588>
  4043c8:	ubfiz	x22, x22, #4, #32
  4043cc:	mov	x0, #0xa                   	// #10
  4043d0:	add	x22, x23, x22
  4043d4:	ldr	x2, [sp, #112]
  4043d8:	ldr	x1, [x22, #8]
  4043dc:	mul	x20, x20, x1
  4043e0:	cbnz	w21, 40440c <ferror@plt+0x257c>
  4043e4:	madd	x19, x19, x1, x20
  4043e8:	add	x28, x28, x2
  4043ec:	mov	w20, #0x1                   	// #1
  4043f0:	add	x25, x25, x19
  4043f4:	b	4042a4 <ferror@plt+0x2414>
  4043f8:	cmp	x22, x21
  4043fc:	b.eq	4042c0 <ferror@plt+0x2430>  // b.none
  404400:	mov	w21, #0x0                   	// #0
  404404:	mov	x20, #0x0                   	// #0
  404408:	b	404374 <ferror@plt+0x24e4>
  40440c:	udiv	x20, x20, x0
  404410:	sub	w21, w21, #0x1
  404414:	b	4043e0 <ferror@plt+0x2550>
  404418:	add	x24, x24, #0x1
  40441c:	cmp	x24, #0x1c
  404420:	b.ne	404390 <ferror@plt+0x2500>  // b.any
  404424:	b	4042c0 <ferror@plt+0x2430>
  404428:	ldr	x0, [sp, #96]
  40442c:	str	x25, [x0]
  404430:	mov	w0, #0x0                   	// #0
  404434:	b	4042f8 <ferror@plt+0x2468>
  404438:	stp	x29, x30, [sp, #-224]!
  40443c:	mov	x29, sp
  404440:	stp	x19, x20, [sp, #16]
  404444:	stp	x21, x22, [sp, #32]
  404448:	stp	x23, x24, [sp, #48]
  40444c:	stp	x25, x26, [sp, #64]
  404450:	stp	xzr, xzr, [sp, #96]
  404454:	cbnz	x0, 40447c <ferror@plt+0x25ec>
  404458:	adrp	x3, 405000 <ferror@plt+0x3170>
  40445c:	add	x3, x3, #0x5c2
  404460:	adrp	x1, 405000 <ferror@plt+0x3170>
  404464:	adrp	x0, 405000 <ferror@plt+0x3170>
  404468:	add	x3, x3, #0xa
  40446c:	add	x1, x1, #0x3d5
  404470:	add	x0, x0, #0x5c0
  404474:	mov	w2, #0xc4                  	// #196
  404478:	bl	401e30 <__assert_fail@plt>
  40447c:	mov	x23, x1
  404480:	cbnz	x1, 4044a8 <ferror@plt+0x2618>
  404484:	adrp	x3, 405000 <ferror@plt+0x3170>
  404488:	add	x3, x3, #0x5c2
  40448c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404490:	adrp	x0, 405000 <ferror@plt+0x3170>
  404494:	add	x3, x3, #0xa
  404498:	add	x1, x1, #0x3d5
  40449c:	add	x0, x0, #0x3ea
  4044a0:	mov	w2, #0xc5                  	// #197
  4044a4:	b	404478 <ferror@plt+0x25e8>
  4044a8:	mov	x19, x0
  4044ac:	add	x20, sp, #0x70
  4044b0:	mov	x0, #0x0                   	// #0
  4044b4:	bl	401b60 <time@plt>
  4044b8:	mov	x1, x20
  4044bc:	str	x0, [sp, #88]
  4044c0:	add	x0, sp, #0x58
  4044c4:	bl	401ad0 <localtime_r@plt>
  4044c8:	mov	w21, #0xffffffff            	// #-1
  4044cc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4044d0:	mov	x0, x19
  4044d4:	add	x1, x1, #0x3ef
  4044d8:	str	w21, [sp, #144]
  4044dc:	bl	401cd0 <strcmp@plt>
  4044e0:	cbnz	w0, 404534 <ferror@plt+0x26a4>
  4044e4:	mov	w21, #0xffffffff            	// #-1
  4044e8:	mov	x0, x20
  4044ec:	bl	401c50 <mktime@plt>
  4044f0:	cmn	x0, #0x1
  4044f4:	b.eq	404898 <ferror@plt+0x2a08>  // b.none
  4044f8:	tbnz	w21, #31, 404508 <ferror@plt+0x2678>
  4044fc:	ldr	w1, [sp, #136]
  404500:	cmp	w1, w21
  404504:	b.ne	404898 <ferror@plt+0x2a08>  // b.any
  404508:	ldr	x1, [sp, #96]
  40450c:	mov	x2, #0x4240                	// #16960
  404510:	movk	x2, #0xf, lsl #16
  404514:	mov	w19, #0x0                   	// #0
  404518:	madd	x0, x0, x2, x1
  40451c:	ldr	x2, [sp, #104]
  404520:	sub	x1, x0, x2
  404524:	cmp	x2, x0
  404528:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  40452c:	str	x0, [x23]
  404530:	b	4045b8 <ferror@plt+0x2728>
  404534:	adrp	x1, 405000 <ferror@plt+0x3170>
  404538:	mov	x0, x19
  40453c:	add	x1, x1, #0x3f3
  404540:	bl	401cd0 <strcmp@plt>
  404544:	cbnz	w0, 404554 <ferror@plt+0x26c4>
  404548:	str	xzr, [sp, #112]
  40454c:	str	wzr, [sp, #120]
  404550:	b	4044e8 <ferror@plt+0x2658>
  404554:	adrp	x1, 405000 <ferror@plt+0x3170>
  404558:	mov	x0, x19
  40455c:	add	x1, x1, #0x3f9
  404560:	bl	401cd0 <strcmp@plt>
  404564:	cbnz	w0, 404578 <ferror@plt+0x26e8>
  404568:	ldr	w0, [sp, #124]
  40456c:	sub	w0, w0, #0x1
  404570:	str	w0, [sp, #124]
  404574:	b	404548 <ferror@plt+0x26b8>
  404578:	adrp	x1, 405000 <ferror@plt+0x3170>
  40457c:	mov	x0, x19
  404580:	add	x1, x1, #0x403
  404584:	bl	401cd0 <strcmp@plt>
  404588:	cbnz	w0, 404598 <ferror@plt+0x2708>
  40458c:	ldr	w0, [sp, #124]
  404590:	add	w0, w0, #0x1
  404594:	b	404570 <ferror@plt+0x26e0>
  404598:	ldrsb	w0, [x19]
  40459c:	cmp	w0, #0x2b
  4045a0:	b.ne	4045d4 <ferror@plt+0x2744>  // b.any
  4045a4:	add	x1, sp, #0x60
  4045a8:	add	x0, x19, #0x1
  4045ac:	bl	40423c <ferror@plt+0x23ac>
  4045b0:	mov	w19, w0
  4045b4:	tbz	w19, #31, 4044e4 <ferror@plt+0x2654>
  4045b8:	mov	w0, w19
  4045bc:	ldp	x19, x20, [sp, #16]
  4045c0:	ldp	x21, x22, [sp, #32]
  4045c4:	ldp	x23, x24, [sp, #48]
  4045c8:	ldp	x25, x26, [sp, #64]
  4045cc:	ldp	x29, x30, [sp], #224
  4045d0:	ret
  4045d4:	cmp	w0, #0x2d
  4045d8:	b.ne	4045e4 <ferror@plt+0x2754>  // b.any
  4045dc:	add	x1, sp, #0x68
  4045e0:	b	4045a8 <ferror@plt+0x2718>
  4045e4:	mov	x0, x19
  4045e8:	bl	401a20 <strlen@plt>
  4045ec:	cmp	x0, #0x3
  4045f0:	b.ls	40463c <ferror@plt+0x27ac>  // b.plast
  4045f4:	sub	x21, x0, #0x4
  4045f8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4045fc:	add	x0, x19, x21
  404600:	add	x1, x1, #0x40c
  404604:	mov	x2, #0x4                   	// #4
  404608:	bl	401ca0 <memcmp@plt>
  40460c:	cbnz	w0, 40463c <ferror@plt+0x27ac>
  404610:	mov	x1, x21
  404614:	mov	x0, x19
  404618:	bl	401d50 <strndup@plt>
  40461c:	mov	x21, x0
  404620:	cbz	x0, 4048ac <ferror@plt+0x2a1c>
  404624:	add	x1, sp, #0x68
  404628:	bl	40423c <ferror@plt+0x23ac>
  40462c:	mov	w19, w0
  404630:	mov	x0, x21
  404634:	bl	401d10 <free@plt>
  404638:	b	4045b4 <ferror@plt+0x2724>
  40463c:	adrp	x24, 416000 <ferror@plt+0x14170>
  404640:	add	x24, x24, #0xb38
  404644:	add	x24, x24, #0x1c0
  404648:	mov	x21, #0x0                   	// #0
  40464c:	lsl	x0, x21, #4
  404650:	mov	w25, w21
  404654:	ldr	x26, [x0, x24]
  404658:	cbz	x26, 40476c <ferror@plt+0x28dc>
  40465c:	mov	x0, x26
  404660:	bl	401a20 <strlen@plt>
  404664:	mov	x22, x0
  404668:	cbz	x0, 40476c <ferror@plt+0x28dc>
  40466c:	mov	x2, x0
  404670:	mov	x1, x26
  404674:	mov	x0, x19
  404678:	bl	401d30 <strncasecmp@plt>
  40467c:	cbnz	w0, 40476c <ferror@plt+0x28dc>
  404680:	ldrsb	w0, [x19, x22]
  404684:	cmp	w0, #0x20
  404688:	b.ne	40476c <ferror@plt+0x28dc>  // b.any
  40468c:	ubfiz	x25, x25, #4, #32
  404690:	add	x22, x22, #0x1
  404694:	add	x24, x24, x25
  404698:	add	x19, x19, x22
  40469c:	ldr	w21, [x24, #8]
  4046a0:	add	x22, sp, #0xa8
  4046a4:	mov	x1, x20
  4046a8:	mov	x2, #0x38                  	// #56
  4046ac:	mov	x0, x22
  4046b0:	bl	4019f0 <memcpy@plt>
  4046b4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4046b8:	mov	x2, x20
  4046bc:	add	x1, x1, #0x411
  4046c0:	mov	x0, x19
  4046c4:	bl	401b20 <strptime@plt>
  4046c8:	cbz	x0, 4046d4 <ferror@plt+0x2844>
  4046cc:	ldrsb	w0, [x0]
  4046d0:	cbz	w0, 4044e8 <ferror@plt+0x2658>
  4046d4:	mov	x1, x22
  4046d8:	mov	x2, #0x38                  	// #56
  4046dc:	mov	x0, x20
  4046e0:	bl	4019f0 <memcpy@plt>
  4046e4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4046e8:	mov	x2, x20
  4046ec:	add	x1, x1, #0x423
  4046f0:	mov	x0, x19
  4046f4:	bl	401b20 <strptime@plt>
  4046f8:	cbz	x0, 404704 <ferror@plt+0x2874>
  4046fc:	ldrsb	w0, [x0]
  404700:	cbz	w0, 4044e8 <ferror@plt+0x2658>
  404704:	mov	x1, x22
  404708:	mov	x2, #0x38                  	// #56
  40470c:	mov	x0, x20
  404710:	bl	4019f0 <memcpy@plt>
  404714:	adrp	x1, 405000 <ferror@plt+0x3170>
  404718:	mov	x2, x20
  40471c:	add	x1, x1, #0x435
  404720:	mov	x0, x19
  404724:	bl	401b20 <strptime@plt>
  404728:	cbz	x0, 404734 <ferror@plt+0x28a4>
  40472c:	ldrsb	w0, [x0]
  404730:	cbz	w0, 4044e8 <ferror@plt+0x2658>
  404734:	mov	x1, x22
  404738:	mov	x2, #0x38                  	// #56
  40473c:	mov	x0, x20
  404740:	bl	4019f0 <memcpy@plt>
  404744:	adrp	x1, 405000 <ferror@plt+0x3170>
  404748:	mov	x2, x20
  40474c:	add	x1, x1, #0x447
  404750:	mov	x0, x19
  404754:	bl	401b20 <strptime@plt>
  404758:	cbz	x0, 404780 <ferror@plt+0x28f0>
  40475c:	ldrsb	w0, [x0]
  404760:	cbnz	w0, 404780 <ferror@plt+0x28f0>
  404764:	str	wzr, [sp, #112]
  404768:	b	4044e8 <ferror@plt+0x2658>
  40476c:	add	x21, x21, #0x1
  404770:	cmp	x21, #0xe
  404774:	b.ne	40464c <ferror@plt+0x27bc>  // b.any
  404778:	mov	w21, #0xffffffff            	// #-1
  40477c:	b	4046a0 <ferror@plt+0x2810>
  404780:	mov	x1, x22
  404784:	mov	x2, #0x38                  	// #56
  404788:	mov	x0, x20
  40478c:	bl	4019f0 <memcpy@plt>
  404790:	adrp	x1, 405000 <ferror@plt+0x3170>
  404794:	mov	x2, x20
  404798:	add	x1, x1, #0x456
  40479c:	mov	x0, x19
  4047a0:	bl	401b20 <strptime@plt>
  4047a4:	cbz	x0, 4047b0 <ferror@plt+0x2920>
  4047a8:	ldrsb	w0, [x0]
  4047ac:	cbz	w0, 404764 <ferror@plt+0x28d4>
  4047b0:	mov	x1, x22
  4047b4:	mov	x2, #0x38                  	// #56
  4047b8:	mov	x0, x20
  4047bc:	bl	4019f0 <memcpy@plt>
  4047c0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4047c4:	mov	x2, x20
  4047c8:	add	x1, x1, #0x465
  4047cc:	mov	x0, x19
  4047d0:	bl	401b20 <strptime@plt>
  4047d4:	cbz	x0, 4047e0 <ferror@plt+0x2950>
  4047d8:	ldrsb	w0, [x0]
  4047dc:	cbz	w0, 404548 <ferror@plt+0x26b8>
  4047e0:	mov	x1, x22
  4047e4:	mov	x2, #0x38                  	// #56
  4047e8:	mov	x0, x20
  4047ec:	bl	4019f0 <memcpy@plt>
  4047f0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4047f4:	mov	x2, x20
  4047f8:	add	x1, x1, #0x46e
  4047fc:	mov	x0, x19
  404800:	bl	401b20 <strptime@plt>
  404804:	cbz	x0, 404810 <ferror@plt+0x2980>
  404808:	ldrsb	w0, [x0]
  40480c:	cbz	w0, 404548 <ferror@plt+0x26b8>
  404810:	mov	x1, x22
  404814:	mov	x2, #0x38                  	// #56
  404818:	mov	x0, x20
  40481c:	bl	4019f0 <memcpy@plt>
  404820:	adrp	x1, 405000 <ferror@plt+0x3170>
  404824:	mov	x2, x20
  404828:	add	x1, x1, #0x42c
  40482c:	mov	x0, x19
  404830:	bl	401b20 <strptime@plt>
  404834:	cbz	x0, 404840 <ferror@plt+0x29b0>
  404838:	ldrsb	w0, [x0]
  40483c:	cbz	w0, 4044e8 <ferror@plt+0x2658>
  404840:	mov	x1, x22
  404844:	mov	x2, #0x38                  	// #56
  404848:	mov	x0, x20
  40484c:	bl	4019f0 <memcpy@plt>
  404850:	adrp	x1, 405000 <ferror@plt+0x3170>
  404854:	mov	x2, x20
  404858:	add	x1, x1, #0x45f
  40485c:	mov	x0, x19
  404860:	bl	401b20 <strptime@plt>
  404864:	cbz	x0, 404870 <ferror@plt+0x29e0>
  404868:	ldrsb	w0, [x0]
  40486c:	cbz	w0, 404764 <ferror@plt+0x28d4>
  404870:	mov	x1, x22
  404874:	mov	x2, #0x38                  	// #56
  404878:	mov	x0, x20
  40487c:	bl	4019f0 <memcpy@plt>
  404880:	adrp	x1, 405000 <ferror@plt+0x3170>
  404884:	mov	x2, x20
  404888:	add	x1, x1, #0x477
  40488c:	mov	x0, x19
  404890:	bl	401b20 <strptime@plt>
  404894:	cbnz	x0, 4048a0 <ferror@plt+0x2a10>
  404898:	mov	w19, #0xffffffea            	// #-22
  40489c:	b	4045b8 <ferror@plt+0x2728>
  4048a0:	ldrsb	w0, [x0]
  4048a4:	cbz	w0, 404764 <ferror@plt+0x28d4>
  4048a8:	b	404898 <ferror@plt+0x2a08>
  4048ac:	mov	w19, #0xfffffff4            	// #-12
  4048b0:	b	4045b8 <ferror@plt+0x2728>
  4048b4:	ldr	w1, [x0, #32]
  4048b8:	tbnz	w1, #31, 4048c4 <ferror@plt+0x2a34>
  4048bc:	ldr	w0, [x0, #40]
  4048c0:	ret
  4048c4:	mov	w0, #0x0                   	// #0
  4048c8:	b	4048c0 <ferror@plt+0x2a30>
  4048cc:	stp	x29, x30, [sp, #-64]!
  4048d0:	mov	x29, sp
  4048d4:	stp	x19, x20, [sp, #16]
  4048d8:	mov	x20, x3
  4048dc:	mov	x19, x4
  4048e0:	stp	x21, x22, [sp, #32]
  4048e4:	mov	x21, x0
  4048e8:	mov	w22, w2
  4048ec:	str	x23, [sp, #48]
  4048f0:	mov	x23, x1
  4048f4:	tbz	w22, #0, 404964 <ferror@plt+0x2ad4>
  4048f8:	mov	x1, x4
  4048fc:	mov	x0, x3
  404900:	ldp	w5, w4, [x21, #12]
  404904:	adrp	x2, 405000 <ferror@plt+0x3170>
  404908:	ldrsw	x3, [x21, #20]
  40490c:	add	x2, x2, #0x484
  404910:	add	w4, w4, #0x1
  404914:	add	x3, x3, #0x76c
  404918:	bl	401b30 <snprintf@plt>
  40491c:	tbz	w0, #31, 404950 <ferror@plt+0x2ac0>
  404920:	adrp	x1, 405000 <ferror@plt+0x3170>
  404924:	add	x1, x1, #0x493
  404928:	mov	w2, #0x5                   	// #5
  40492c:	mov	x0, #0x0                   	// #0
  404930:	bl	401df0 <dcgettext@plt>
  404934:	bl	401dd0 <warnx@plt>
  404938:	mov	w0, #0xffffffff            	// #-1
  40493c:	ldp	x19, x20, [sp, #16]
  404940:	ldp	x21, x22, [sp, #32]
  404944:	ldr	x23, [sp, #48]
  404948:	ldp	x29, x30, [sp], #64
  40494c:	ret
  404950:	sxtw	x1, w0
  404954:	cmp	x19, w0, sxtw
  404958:	b.cc	404920 <ferror@plt+0x2a90>  // b.lo, b.ul, b.last
  40495c:	sub	x19, x19, x1
  404960:	add	x20, x20, x1
  404964:	and	w0, w22, #0x3
  404968:	cmp	w0, #0x3
  40496c:	b.ne	40498c <ferror@plt+0x2afc>  // b.any
  404970:	cbz	x19, 404920 <ferror@plt+0x2a90>
  404974:	tst	x22, #0x20
  404978:	sub	x19, x19, #0x1
  40497c:	mov	w0, #0x54                  	// #84
  404980:	mov	w1, #0x20                  	// #32
  404984:	csel	w0, w0, w1, ne  // ne = any
  404988:	strb	w0, [x20], #1
  40498c:	tbz	w22, #1, 4049c4 <ferror@plt+0x2b34>
  404990:	ldp	w5, w4, [x21]
  404994:	adrp	x2, 405000 <ferror@plt+0x3170>
  404998:	ldr	w3, [x21, #8]
  40499c:	add	x2, x2, #0x4b5
  4049a0:	mov	x1, x19
  4049a4:	mov	x0, x20
  4049a8:	bl	401b30 <snprintf@plt>
  4049ac:	tbnz	w0, #31, 404920 <ferror@plt+0x2a90>
  4049b0:	sxtw	x1, w0
  4049b4:	cmp	x19, w0, sxtw
  4049b8:	b.cc	404920 <ferror@plt+0x2a90>  // b.lo, b.ul, b.last
  4049bc:	sub	x19, x19, x1
  4049c0:	add	x20, x20, x1
  4049c4:	tbz	w22, #3, 404a04 <ferror@plt+0x2b74>
  4049c8:	adrp	x2, 405000 <ferror@plt+0x3170>
  4049cc:	mov	x3, x23
  4049d0:	add	x2, x2, #0x4c4
  4049d4:	mov	x1, x19
  4049d8:	mov	x0, x20
  4049dc:	bl	401b30 <snprintf@plt>
  4049e0:	tbnz	w0, #31, 404920 <ferror@plt+0x2a90>
  4049e4:	sxtw	x1, w0
  4049e8:	cmp	x19, w0, sxtw
  4049ec:	b.cc	404920 <ferror@plt+0x2a90>  // b.lo, b.ul, b.last
  4049f0:	sub	x19, x19, x1
  4049f4:	add	x20, x20, x1
  4049f8:	tbnz	w22, #2, 404a18 <ferror@plt+0x2b88>
  4049fc:	mov	w0, #0x0                   	// #0
  404a00:	b	40493c <ferror@plt+0x2aac>
  404a04:	tbz	w22, #4, 4049f8 <ferror@plt+0x2b68>
  404a08:	adrp	x2, 405000 <ferror@plt+0x3170>
  404a0c:	mov	x3, x23
  404a10:	add	x2, x2, #0x4cb
  404a14:	b	4049d4 <ferror@plt+0x2b44>
  404a18:	mov	x0, x21
  404a1c:	bl	4048b4 <ferror@plt+0x2a24>
  404a20:	mov	w4, #0x3c                  	// #60
  404a24:	adrp	x2, 405000 <ferror@plt+0x3170>
  404a28:	mov	x1, x19
  404a2c:	add	x2, x2, #0x4d2
  404a30:	sdiv	w0, w0, w4
  404a34:	sdiv	w3, w0, w4
  404a38:	msub	w4, w3, w4, w0
  404a3c:	mov	x0, x20
  404a40:	cmp	w4, #0x0
  404a44:	cneg	w4, w4, lt  // lt = tstop
  404a48:	bl	401b30 <snprintf@plt>
  404a4c:	tbnz	w0, #31, 404920 <ferror@plt+0x2a90>
  404a50:	cmp	x19, w0, sxtw
  404a54:	b.cs	4049fc <ferror@plt+0x2b6c>  // b.hs, b.nlast
  404a58:	b	404920 <ferror@plt+0x2a90>
  404a5c:	stp	x29, x30, [sp, #-128]!
  404a60:	mov	x29, sp
  404a64:	stp	x19, x20, [sp, #16]
  404a68:	mov	w20, w1
  404a6c:	mov	x19, x0
  404a70:	stp	x21, x22, [sp, #32]
  404a74:	add	x21, sp, #0x48
  404a78:	mov	x22, x2
  404a7c:	str	x23, [sp, #48]
  404a80:	mov	x1, x21
  404a84:	mov	x23, x3
  404a88:	tbz	w20, #6, 404ac0 <ferror@plt+0x2c30>
  404a8c:	bl	401bd0 <gmtime_r@plt>
  404a90:	cbz	x0, 404ac8 <ferror@plt+0x2c38>
  404a94:	ldr	x1, [x19, #8]
  404a98:	mov	x4, x23
  404a9c:	mov	x3, x22
  404aa0:	mov	w2, w20
  404aa4:	mov	x0, x21
  404aa8:	bl	4048cc <ferror@plt+0x2a3c>
  404aac:	ldp	x19, x20, [sp, #16]
  404ab0:	ldp	x21, x22, [sp, #32]
  404ab4:	ldr	x23, [sp, #48]
  404ab8:	ldp	x29, x30, [sp], #128
  404abc:	ret
  404ac0:	bl	401ad0 <localtime_r@plt>
  404ac4:	b	404a90 <ferror@plt+0x2c00>
  404ac8:	mov	w2, #0x5                   	// #5
  404acc:	adrp	x1, 405000 <ferror@plt+0x3170>
  404ad0:	mov	x0, #0x0                   	// #0
  404ad4:	add	x1, x1, #0x4dd
  404ad8:	bl	401df0 <dcgettext@plt>
  404adc:	ldr	x1, [x19]
  404ae0:	bl	401dd0 <warnx@plt>
  404ae4:	mov	w0, #0xffffffff            	// #-1
  404ae8:	b	404aac <ferror@plt+0x2c1c>
  404aec:	mov	x4, x3
  404af0:	mov	x3, x2
  404af4:	mov	w2, w1
  404af8:	mov	x1, #0x0                   	// #0
  404afc:	b	4048cc <ferror@plt+0x2a3c>
  404b00:	stp	x29, x30, [sp, #-128]!
  404b04:	mov	x29, sp
  404b08:	stp	x19, x20, [sp, #16]
  404b0c:	mov	w19, w1
  404b10:	mov	x20, x0
  404b14:	stp	x21, x22, [sp, #32]
  404b18:	add	x21, sp, #0x48
  404b1c:	mov	x22, x2
  404b20:	str	x23, [sp, #48]
  404b24:	mov	x1, x21
  404b28:	mov	x23, x3
  404b2c:	tbz	w19, #6, 404b64 <ferror@plt+0x2cd4>
  404b30:	bl	401bd0 <gmtime_r@plt>
  404b34:	cbz	x0, 404b6c <ferror@plt+0x2cdc>
  404b38:	mov	x4, x23
  404b3c:	mov	x3, x22
  404b40:	mov	w2, w19
  404b44:	mov	x0, x21
  404b48:	mov	x1, #0x0                   	// #0
  404b4c:	bl	4048cc <ferror@plt+0x2a3c>
  404b50:	ldp	x19, x20, [sp, #16]
  404b54:	ldp	x21, x22, [sp, #32]
  404b58:	ldr	x23, [sp, #48]
  404b5c:	ldp	x29, x30, [sp], #128
  404b60:	ret
  404b64:	bl	401ad0 <localtime_r@plt>
  404b68:	b	404b34 <ferror@plt+0x2ca4>
  404b6c:	mov	w2, #0x5                   	// #5
  404b70:	adrp	x1, 405000 <ferror@plt+0x3170>
  404b74:	mov	x0, #0x0                   	// #0
  404b78:	add	x1, x1, #0x4dd
  404b7c:	bl	401df0 <dcgettext@plt>
  404b80:	mov	x1, x20
  404b84:	bl	401dd0 <warnx@plt>
  404b88:	mov	w0, #0xffffffff            	// #-1
  404b8c:	b	404b50 <ferror@plt+0x2cc0>
  404b90:	stp	x29, x30, [sp, #-176]!
  404b94:	mov	x29, sp
  404b98:	stp	x23, x24, [sp, #48]
  404b9c:	mov	x24, x0
  404ba0:	mov	w23, w2
  404ba4:	ldr	x0, [x1]
  404ba8:	stp	x19, x20, [sp, #16]
  404bac:	mov	x20, x3
  404bb0:	stp	x21, x22, [sp, #32]
  404bb4:	mov	x19, x4
  404bb8:	mov	x21, x1
  404bbc:	cbnz	x0, 404bcc <ferror@plt+0x2d3c>
  404bc0:	mov	x0, x21
  404bc4:	mov	x1, #0x0                   	// #0
  404bc8:	bl	401bc0 <gettimeofday@plt>
  404bcc:	add	x22, sp, #0x40
  404bd0:	mov	x0, x24
  404bd4:	mov	x1, x22
  404bd8:	bl	401ad0 <localtime_r@plt>
  404bdc:	add	x1, sp, #0x78
  404be0:	mov	x0, x21
  404be4:	bl	401ad0 <localtime_r@plt>
  404be8:	ldr	w1, [sp, #92]
  404bec:	ldr	w0, [sp, #148]
  404bf0:	cmp	w1, w0
  404bf4:	ldr	w1, [sp, #84]
  404bf8:	ldr	w0, [sp, #140]
  404bfc:	b.ne	404c40 <ferror@plt+0x2db0>  // b.any
  404c00:	cmp	w1, w0
  404c04:	b.ne	404c7c <ferror@plt+0x2dec>  // b.any
  404c08:	ldp	w4, w3, [sp, #68]
  404c0c:	adrp	x2, 405000 <ferror@plt+0x3170>
  404c10:	mov	x1, x19
  404c14:	add	x2, x2, #0x4ba
  404c18:	mov	x0, x20
  404c1c:	bl	401b30 <snprintf@plt>
  404c20:	tbnz	w0, #31, 404c8c <ferror@plt+0x2dfc>
  404c24:	cmp	x19, w0, sxtw
  404c28:	csetm	w0, cc  // cc = lo, ul, last
  404c2c:	ldp	x19, x20, [sp, #16]
  404c30:	ldp	x21, x22, [sp, #32]
  404c34:	ldp	x23, x24, [sp, #48]
  404c38:	ldp	x29, x30, [sp], #176
  404c3c:	ret
  404c40:	cmp	w1, w0
  404c44:	b.ne	404c7c <ferror@plt+0x2dec>  // b.any
  404c48:	mov	x3, x22
  404c4c:	tbz	w23, #1, 404c70 <ferror@plt+0x2de0>
  404c50:	adrp	x2, 405000 <ferror@plt+0x3170>
  404c54:	add	x2, x2, #0x4f7
  404c58:	mov	x1, x19
  404c5c:	mov	x0, x20
  404c60:	bl	401ae0 <strftime@plt>
  404c64:	cmp	w0, #0x0
  404c68:	csetm	w0, le
  404c6c:	b	404c2c <ferror@plt+0x2d9c>
  404c70:	adrp	x2, 405000 <ferror@plt+0x3170>
  404c74:	add	x2, x2, #0x505
  404c78:	b	404c58 <ferror@plt+0x2dc8>
  404c7c:	adrp	x2, 405000 <ferror@plt+0x3170>
  404c80:	mov	x3, x22
  404c84:	add	x2, x2, #0x502
  404c88:	b	404c58 <ferror@plt+0x2dc8>
  404c8c:	mov	w0, #0xffffffff            	// #-1
  404c90:	b	404c2c <ferror@plt+0x2d9c>
  404c94:	nop
  404c98:	stp	x29, x30, [sp, #-64]!
  404c9c:	mov	x29, sp
  404ca0:	stp	x19, x20, [sp, #16]
  404ca4:	adrp	x20, 416000 <ferror@plt+0x14170>
  404ca8:	add	x20, x20, #0xb30
  404cac:	stp	x21, x22, [sp, #32]
  404cb0:	adrp	x21, 416000 <ferror@plt+0x14170>
  404cb4:	add	x21, x21, #0xb28
  404cb8:	sub	x20, x20, x21
  404cbc:	mov	w22, w0
  404cc0:	stp	x23, x24, [sp, #48]
  404cc4:	mov	x23, x1
  404cc8:	mov	x24, x2
  404ccc:	bl	4019b0 <memcpy@plt-0x40>
  404cd0:	cmp	xzr, x20, asr #3
  404cd4:	b.eq	404d00 <ferror@plt+0x2e70>  // b.none
  404cd8:	asr	x20, x20, #3
  404cdc:	mov	x19, #0x0                   	// #0
  404ce0:	ldr	x3, [x21, x19, lsl #3]
  404ce4:	mov	x2, x24
  404ce8:	add	x19, x19, #0x1
  404cec:	mov	x1, x23
  404cf0:	mov	w0, w22
  404cf4:	blr	x3
  404cf8:	cmp	x20, x19
  404cfc:	b.ne	404ce0 <ferror@plt+0x2e50>  // b.any
  404d00:	ldp	x19, x20, [sp, #16]
  404d04:	ldp	x21, x22, [sp, #32]
  404d08:	ldp	x23, x24, [sp, #48]
  404d0c:	ldp	x29, x30, [sp], #64
  404d10:	ret
  404d14:	nop
  404d18:	ret
  404d1c:	nop
  404d20:	adrp	x2, 417000 <ferror@plt+0x15170>
  404d24:	mov	x1, #0x0                   	// #0
  404d28:	ldr	x2, [x2, #608]
  404d2c:	b	401af0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404d30 <.fini>:
  404d30:	stp	x29, x30, [sp, #-16]!
  404d34:	mov	x29, sp
  404d38:	ldp	x29, x30, [sp], #16
  404d3c:	ret
