{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 06:49:14 2021 " "Info: Processing started: Fri Dec 03 06:49:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sum_of_product -c sum_of_product --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sum_of_product -c sum_of_product --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register reg_1\[0\] altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|mult_atom 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"reg_1\[0\]\" and destination register \"altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|mult_atom\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.111 ns 1.111 ns 2.222 ns " "Info: fmax restricted to Clock High delay (1.111 ns) plus Clock Low delay (1.111 ns) : restricted to 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.010 ns + Longest register register " "Info: + Longest register to register delay is 2.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_1\[0\] 1 REG DSPMULT_X28_Y25_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X28_Y25_N0; Fanout = 16; REG Node = 'reg_1\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[0] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.010 ns) 2.010 ns altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|mult_atom 2 REG DSPMULT_X28_Y25_N0 32 " "Info: 2: + IC(0.000 ns) + CELL(2.010 ns) = 2.010 ns; Loc. = DSPMULT_X28_Y25_N0; Fanout = 32; REG Node = 'altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|mult_atom'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { reg_1[0] altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom } "NODE_NAME" } } { "db/mult_accum_13l1.tdf" "" { Text "d:/altera/quartus/sum_of_product/db/mult_accum_13l1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.010 ns ( 100.00 % ) " "Info: Total cell delay = 2.010 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { reg_1[0] altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.010 ns" { reg_1[0] {} altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom {} } { 0.000ns 0.000ns } { 0.000ns 2.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.780 ns) 2.661 ns altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|mult_atom 3 REG DSPMULT_X28_Y25_N0 32 " "Info: 3: + IC(0.684 ns) + CELL(0.780 ns) = 2.661 ns; Loc. = DSPMULT_X28_Y25_N0; Fanout = 32; REG Node = 'altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|mult_atom'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom } "NODE_NAME" } } { "db/mult_accum_13l1.tdf" "" { Text "d:/altera/quartus/sum_of_product/db/mult_accum_13l1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.41 % ) " "Info: Total cell delay = 1.634 ns ( 61.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 38.59 % ) " "Info: Total interconnect delay = 1.027 ns ( 38.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.780 ns) 2.661 ns reg_1\[0\] 3 REG DSPMULT_X28_Y25_N0 16 " "Info: 3: + IC(0.684 ns) + CELL(0.780 ns) = 2.661 ns; Loc. = DSPMULT_X28_Y25_N0; Fanout = 16; REG Node = 'reg_1\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { clk~clkctrl reg_1[0] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.41 % ) " "Info: Total cell delay = 1.634 ns ( 61.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 38.59 % ) " "Info: Total interconnect delay = 1.027 ns ( 38.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl reg_1[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} reg_1[0] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl reg_1[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} reg_1[0] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns + " "Info: + Micro setup delay of destination is 0.050 ns" {  } { { "db/mult_accum_13l1.tdf" "" { Text "d:/altera/quartus/sum_of_product/db/mult_accum_13l1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { reg_1[0] altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.010 ns" { reg_1[0] {} altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom {} } { 0.000ns 0.000ns } { 0.000ns 2.010ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl reg_1[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} reg_1[0] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|mult_atom {} } { 0.000ns } { 0.190ns } "" } } { "db/mult_accum_13l1.tdf" "" { Text "d:/altera/quartus/sum_of_product/db/mult_accum_13l1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_1\[2\] A\[2\] clk 3.586 ns register " "Info: tsu for register \"reg_1\[2\]\" (data pin = \"A\[2\]\", clock pin = \"clk\") is 3.586 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.197 ns + Longest pin register " "Info: + Longest pin to register delay is 6.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns A\[2\] 1 PIN PIN_AB7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 1; PIN Node = 'A\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.780 ns) + CELL(0.560 ns) 6.197 ns reg_1\[2\] 2 REG DSPMULT_X28_Y25_N0 14 " "Info: 2: + IC(4.780 ns) + CELL(0.560 ns) = 6.197 ns; Loc. = DSPMULT_X28_Y25_N0; Fanout = 14; REG Node = 'reg_1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { A[2] reg_1[2] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 22.87 % ) " "Info: Total cell delay = 1.417 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.780 ns ( 77.13 % ) " "Info: Total interconnect delay = 4.780 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { A[2] reg_1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.197 ns" { A[2] {} A[2]~combout {} reg_1[2] {} } { 0.000ns 0.000ns 4.780ns } { 0.000ns 0.857ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns + " "Info: + Micro setup delay of destination is 0.050 ns" {  } { { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.780 ns) 2.661 ns reg_1\[2\] 3 REG DSPMULT_X28_Y25_N0 14 " "Info: 3: + IC(0.684 ns) + CELL(0.780 ns) = 2.661 ns; Loc. = DSPMULT_X28_Y25_N0; Fanout = 14; REG Node = 'reg_1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { clk~clkctrl reg_1[2] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.41 % ) " "Info: Total cell delay = 1.634 ns ( 61.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 38.59 % ) " "Info: Total interconnect delay = 1.027 ns ( 38.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl reg_1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} reg_1[2] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { A[2] reg_1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.197 ns" { A[2] {} A[2]~combout {} reg_1[2] {} } { 0.000ns 0.000ns 4.780ns } { 0.000ns 0.857ns 0.560ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl reg_1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} reg_1[2] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk C\[7\] altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|multout_atom~DATAOUT7 8.418 ns register " "Info: tco from clock \"clk\" to destination pin \"C\[7\]\" through register \"altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|multout_atom~DATAOUT7\" is 8.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.661 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.780 ns) 2.661 ns altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|multout_atom~DATAOUT7 3 REG DSPOUT_X28_Y26_N2 53 " "Info: 3: + IC(0.684 ns) + CELL(0.780 ns) = 2.661 ns; Loc. = DSPOUT_X28_Y26_N2; Fanout = 53; REG Node = 'altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|multout_atom~DATAOUT7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 } "NODE_NAME" } } { "db/mult_accum_13l1.tdf" "" { Text "d:/altera/quartus/sum_of_product/db/mult_accum_13l1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.41 % ) " "Info: Total cell delay = 1.634 ns ( 61.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 38.59 % ) " "Info: Total interconnect delay = 1.027 ns ( 38.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "db/mult_accum_13l1.tdf" "" { Text "d:/altera/quartus/sum_of_product/db/mult_accum_13l1.tdf" 44 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.757 ns + Longest register pin " "Info: + Longest register to pin delay is 5.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.580 ns) 0.580 ns altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|multout_atom~DATAOUT7 1 REG DSPOUT_X28_Y26_N2 53 " "Info: 1: + IC(0.000 ns) + CELL(0.580 ns) = 0.580 ns; Loc. = DSPOUT_X28_Y26_N2; Fanout = 53; REG Node = 'altmult_accum:Add0_rtl_0\|mult_accum_13l1:auto_generated\|multout_atom~DATAOUT7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 } "NODE_NAME" } } { "db/mult_accum_13l1.tdf" "" { Text "d:/altera/quartus/sum_of_product/db/mult_accum_13l1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.205 ns) + CELL(1.972 ns) 5.757 ns C\[7\] 2 PIN PIN_Y8 0 " "Info: 2: + IC(3.205 ns) + CELL(1.972 ns) = 5.757 ns; Loc. = PIN_Y8; Fanout = 0; PIN Node = 'C\[7\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 C[7] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.552 ns ( 44.33 % ) " "Info: Total cell delay = 2.552 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.205 ns ( 55.67 % ) " "Info: Total interconnect delay = 3.205 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 C[7] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.757 ns" { altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 {} C[7] {} } { 0.000ns 3.205ns } { 0.580ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 C[7] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.757 ns" { altmult_accum:Add0_rtl_0|mult_accum_13l1:auto_generated|multout_atom~DATAOUT7 {} C[7] {} } { 0.000ns 3.205ns } { 0.580ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_1\[3\] A\[3\] clk -2.430 ns register " "Info: th for register \"reg_1\[3\]\" (data pin = \"A\[3\]\", clock pin = \"clk\") is -2.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.780 ns) 2.661 ns reg_1\[3\] 3 REG DSPMULT_X28_Y25_N0 13 " "Info: 3: + IC(0.684 ns) + CELL(0.780 ns) = 2.661 ns; Loc. = DSPMULT_X28_Y25_N0; Fanout = 13; REG Node = 'reg_1\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { clk~clkctrl reg_1[3] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.41 % ) " "Info: Total cell delay = 1.634 ns ( 61.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 38.59 % ) " "Info: Total interconnect delay = 1.027 ns ( 38.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl reg_1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} reg_1[3] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.180 ns + " "Info: + Micro hold delay of destination is 0.180 ns" {  } { { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.271 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns A\[3\] 1 PIN PIN_B10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_B10; Fanout = 1; PIN Node = 'A\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.939 ns) + CELL(0.560 ns) 5.271 ns reg_1\[3\] 2 REG DSPMULT_X28_Y25_N0 13 " "Info: 2: + IC(3.939 ns) + CELL(0.560 ns) = 5.271 ns; Loc. = DSPMULT_X28_Y25_N0; Fanout = 13; REG Node = 'reg_1\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { A[3] reg_1[3] } "NODE_NAME" } } { "sum_of_product.vhd" "" { Text "d:/altera/quartus/sum_of_product/sum_of_product.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 25.27 % ) " "Info: Total cell delay = 1.332 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.939 ns ( 74.73 % ) " "Info: Total interconnect delay = 3.939 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { A[3] reg_1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.271 ns" { A[3] {} A[3]~combout {} reg_1[3] {} } { 0.000ns 0.000ns 3.939ns } { 0.000ns 0.772ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl reg_1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} reg_1[3] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { A[3] reg_1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.271 ns" { A[3] {} A[3]~combout {} reg_1[3] {} } { 0.000ns 0.000ns 3.939ns } { 0.000ns 0.772ns 0.560ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 03 06:49:14 2021 " "Info: Processing ended: Fri Dec 03 06:49:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
