-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
-- Date        : Fri Jul 18 14:07:31 2014
-- Host        : PC210 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               c:/USER_LOCAL/crs/Gminus2/Xilinx/WFD5_git_master/ip/chan_link_axis_data_fifo/chan_link_axis_data_fifo_funcsim.vhdl
-- Design      : chan_link_axis_data_fifo
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tfbg676-1
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifoaxis_infrastructure_v1_1_clock_synchronizer is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC
  );
end chan_link_axis_data_fifoaxis_infrastructure_v1_1_clock_synchronizer;

architecture STRUCTURE of chan_link_axis_data_fifoaxis_infrastructure_v1_1_clock_synchronizer is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_gen_synchronizer.synch_d[0]_i_1\ : STD_LOGIC;
  signal synch_d : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gen_synchronizer.gen_stage[1].synch_d_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => synch_d(0),
      Q => synch_d(1),
      R => \<const0>\
    );
\gen_synchronizer.synch_d[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_axis_aresetn,
      I1 => m_axis_aresetn,
      O => \n_0_gen_synchronizer.synch_d[0]_i_1\
    );
\gen_synchronizer.synch_d_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => \n_0_gen_synchronizer.synch_d[0]_i_1\,
      Q => synch_d(0),
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => synch_d(1),
      O => \out\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifoblk_mem_gen_prim_wrapper is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ENB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end chan_link_axis_data_fifoblk_mem_gen_prim_wrapper;

architecture STRUCTURE of chan_link_axis_data_fifoblk_mem_gen_prim_wrapper is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      ADDRARDADDR(13 downto 2) => Q(11 downto 0),
      ADDRARDADDR(1) => \<const0>\,
      ADDRARDADDR(0) => \<const0>\,
      ADDRBWRADDR(13 downto 2) => O1(11 downto 0),
      ADDRBWRADDR(1) => \<const0>\,
      ADDRBWRADDR(0) => \<const0>\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => m_axis_aclk,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4) => \<const0>\,
      DIADI(3 downto 0) => DINA(3 downto 0),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => DOUTB(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => I1,
      ENBWREN => ENB,
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      WEA(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_WEA_UNCONNECTED\(1),
      WEA(0) => I1,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 3) => O1(11 downto 0),
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => m_axis_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => DINA(8),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOUTB(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOUTB(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => ENB,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_WEA_UNCONNECTED\(3 downto 1),
      WEA(0) => I1,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 3) => O1(11 downto 0),
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => m_axis_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => DINA(8),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOUTB(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOUTB(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => ENB,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_WEA_UNCONNECTED\(3 downto 1),
      WEA(0) => I1,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 3) => O1(11 downto 0),
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => m_axis_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => DINA(8),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOUTB(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOUTB(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => ENB,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_WEA_UNCONNECTED\(3 downto 1),
      WEA(0) => I1,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 3) => O1(11 downto 0),
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => m_axis_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5 downto 0) => DINA(5 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      DOBDO(5 downto 0) => DOUTB(5 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => ENB,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_WEA_UNCONNECTED\(3 downto 1),
      WEA(0) => I1,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifocompare is
  port (
    comp1 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end chan_link_axis_data_fifocompare;

architecture STRUCTURE of chan_link_axis_data_fifocompare is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => O4(0),
      I1 => O3(0),
      I2 => O4(1),
      I3 => O3(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => O4(2),
      I1 => O3(2),
      I2 => O4(3),
      I3 => O3(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => O4(4),
      I1 => O3(4),
      I2 => O4(5),
      I3 => O3(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => O4(6),
      I1 => O3(6),
      I2 => O4(7),
      I3 => O3(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => lopt_1,
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => O4(8),
      I1 => O3(8),
      I2 => O4(9),
      I3 => O3(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => O4(10),
      I1 => O3(10),
      I2 => O4(11),
      I3 => O3(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifocompare_0 is
  port (
    comp2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of chan_link_axis_data_fifocompare_0 : entity is "compare";
end chan_link_axis_data_fifocompare_0;

architecture STRUCTURE of chan_link_axis_data_fifocompare_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \out\(0),
      I1 => O3(0),
      I2 => \out\(1),
      I3 => O3(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \out\(2),
      I1 => O3(2),
      I2 => \out\(3),
      I3 => O3(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \out\(4),
      I1 => O3(4),
      I2 => \out\(5),
      I3 => O3(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \out\(6),
      I1 => O3(6),
      I2 => \out\(7),
      I3 => O3(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp2,
      CO(0) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => lopt_1,
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \out\(8),
      I1 => O3(8),
      I2 => \out\(9),
      I3 => O3(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \out\(10),
      I1 => O3(10),
      I2 => \out\(11),
      I3 => O3(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifocompare_4 is
  port (
    comp0 : out STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of chan_link_axis_data_fifocompare_4 : entity is "compare";
end chan_link_axis_data_fifocompare_4;

architecture STRUCTURE of chan_link_axis_data_fifocompare_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(0),
      I1 => O1(0),
      I2 => I2(1),
      I3 => O1(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(2),
      I1 => O1(2),
      I2 => I2(3),
      I3 => O1(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(4),
      I1 => O1(4),
      I2 => I2(5),
      I3 => O1(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(6),
      I1 => O1(6),
      I2 => I2(7),
      I3 => O1(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => lopt_1,
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(8),
      I1 => O1(8),
      I2 => I2(9),
      I3 => O1(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(10),
      I1 => O1(10),
      I2 => I2(11),
      I3 => O1(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifocompare_5 is
  port (
    comp1 : out STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of chan_link_axis_data_fifocompare_5 : entity is "compare";
end chan_link_axis_data_fifocompare_5;

architecture STRUCTURE of chan_link_axis_data_fifocompare_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(0),
      I1 => \out\(0),
      I2 => I2(1),
      I3 => \out\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(2),
      I1 => \out\(2),
      I2 => I2(3),
      I3 => \out\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(4),
      I1 => \out\(4),
      I2 => I2(5),
      I3 => \out\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(6),
      I1 => \out\(6),
      I2 => I2(7),
      I3 => \out\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => lopt_1,
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(8),
      I1 => \out\(8),
      I2 => I2(9),
      I3 => \out\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => I2(10),
      I1 => \out\(10),
      I2 => I2(11),
      I3 => \out\(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fiford_bin_cntr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end chan_link_axis_data_fiford_bin_cntr;

architecture STRUCTURE of chan_link_axis_data_fiford_bin_cntr is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \n_0_gc0.count[0]_i_2\ : STD_LOGIC;
  signal \n_0_gc0.count[0]_i_3\ : STD_LOGIC;
  signal \n_0_gc0.count[0]_i_4\ : STD_LOGIC;
  signal \n_0_gc0.count[0]_i_5\ : STD_LOGIC;
  signal \n_0_gc0.count[4]_i_2\ : STD_LOGIC;
  signal \n_0_gc0.count[4]_i_3\ : STD_LOGIC;
  signal \n_0_gc0.count[4]_i_4\ : STD_LOGIC;
  signal \n_0_gc0.count[4]_i_5\ : STD_LOGIC;
  signal \n_0_gc0.count[8]_i_2\ : STD_LOGIC;
  signal \n_0_gc0.count[8]_i_3\ : STD_LOGIC;
  signal \n_0_gc0.count[8]_i_4\ : STD_LOGIC;
  signal \n_0_gc0.count[8]_i_5\ : STD_LOGIC;
  signal \n_0_gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 2;
  attribute counter of \gc0.count_reg[10]\ : label is 2;
  attribute counter of \gc0.count_reg[11]\ : label is 2;
  attribute counter of \gc0.count_reg[1]\ : label is 2;
  attribute counter of \gc0.count_reg[2]\ : label is 2;
  attribute counter of \gc0.count_reg[3]\ : label is 2;
  attribute counter of \gc0.count_reg[4]\ : label is 2;
  attribute counter of \gc0.count_reg[5]\ : label is 2;
  attribute counter of \gc0.count_reg[6]\ : label is 2;
  attribute counter of \gc0.count_reg[7]\ : label is 2;
  attribute counter of \gc0.count_reg[8]\ : label is 2;
  attribute counter of \gc0.count_reg[9]\ : label is 2;
begin
  O1(11 downto 0) <= \^o1\(11 downto 0);
  \out\(11 downto 0) <= \^out\(11 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(3),
      O => \n_0_gc0.count[0]_i_2\
    );
\gc0.count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(2),
      O => \n_0_gc0.count[0]_i_3\
    );
\gc0.count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(1),
      O => \n_0_gc0.count[0]_i_4\
    );
\gc0.count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => \n_0_gc0.count[0]_i_5\
    );
\gc0.count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(7),
      O => \n_0_gc0.count[4]_i_2\
    );
\gc0.count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(6),
      O => \n_0_gc0.count[4]_i_3\
    );
\gc0.count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(5),
      O => \n_0_gc0.count[4]_i_4\
    );
\gc0.count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(4),
      O => \n_0_gc0.count[4]_i_5\
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(11),
      O => \n_0_gc0.count[8]_i_2\
    );
\gc0.count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(10),
      O => \n_0_gc0.count[8]_i_3\
    );
\gc0.count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(9),
      O => \n_0_gc0.count[8]_i_4\
    );
\gc0.count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(8),
      O => \n_0_gc0.count[8]_i_5\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(0),
      Q => \^o1\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(10),
      Q => \^o1\(10)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(11),
      Q => \^o1\(11)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(1),
      Q => \^o1\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(2),
      Q => \^o1\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(3),
      Q => \^o1\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(4),
      Q => \^o1\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(5),
      Q => \^o1\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(6),
      Q => \^o1\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(7),
      Q => \^o1\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(8),
      Q => \^o1\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \^out\(9),
      Q => \^o1\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      D => \n_7_gc0.count_reg[0]_i_1\,
      PRE => Q(0),
      Q => \^out\(0)
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gc0.count_reg[0]_i_1\,
      CO(2) => \n_1_gc0.count_reg[0]_i_1\,
      CO(1) => \n_2_gc0.count_reg[0]_i_1\,
      CO(0) => \n_3_gc0.count_reg[0]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_gc0.count_reg[0]_i_1\,
      O(2) => \n_5_gc0.count_reg[0]_i_1\,
      O(1) => \n_6_gc0.count_reg[0]_i_1\,
      O(0) => \n_7_gc0.count_reg[0]_i_1\,
      S(3) => \n_0_gc0.count[0]_i_2\,
      S(2) => \n_0_gc0.count[0]_i_3\,
      S(1) => \n_0_gc0.count[0]_i_4\,
      S(0) => \n_0_gc0.count[0]_i_5\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_5_gc0.count_reg[8]_i_1\,
      Q => \^out\(10)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_4_gc0.count_reg[8]_i_1\,
      Q => \^out\(11)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_6_gc0.count_reg[0]_i_1\,
      Q => \^out\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_5_gc0.count_reg[0]_i_1\,
      Q => \^out\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_4_gc0.count_reg[0]_i_1\,
      Q => \^out\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_7_gc0.count_reg[4]_i_1\,
      Q => \^out\(4)
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gc0.count_reg[0]_i_1\,
      CO(3) => \n_0_gc0.count_reg[4]_i_1\,
      CO(2) => \n_1_gc0.count_reg[4]_i_1\,
      CO(1) => \n_2_gc0.count_reg[4]_i_1\,
      CO(0) => \n_3_gc0.count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_gc0.count_reg[4]_i_1\,
      O(2) => \n_5_gc0.count_reg[4]_i_1\,
      O(1) => \n_6_gc0.count_reg[4]_i_1\,
      O(0) => \n_7_gc0.count_reg[4]_i_1\,
      S(3) => \n_0_gc0.count[4]_i_2\,
      S(2) => \n_0_gc0.count[4]_i_3\,
      S(1) => \n_0_gc0.count[4]_i_4\,
      S(0) => \n_0_gc0.count[4]_i_5\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_6_gc0.count_reg[4]_i_1\,
      Q => \^out\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_5_gc0.count_reg[4]_i_1\,
      Q => \^out\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_4_gc0.count_reg[4]_i_1\,
      Q => \^out\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_7_gc0.count_reg[8]_i_1\,
      Q => \^out\(8)
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gc0.count_reg[4]_i_1\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_gc0.count_reg[8]_i_1\,
      CO(1) => \n_2_gc0.count_reg[8]_i_1\,
      CO(0) => \n_3_gc0.count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_gc0.count_reg[8]_i_1\,
      O(2) => \n_5_gc0.count_reg[8]_i_1\,
      O(1) => \n_6_gc0.count_reg[8]_i_1\,
      O(0) => \n_7_gc0.count_reg[8]_i_1\,
      S(3) => \n_0_gc0.count[8]_i_2\,
      S(2) => \n_0_gc0.count[8]_i_3\,
      S(1) => \n_0_gc0.count[8]_i_4\,
      S(0) => \n_0_gc0.count[8]_i_5\
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => sel,
      CLR => Q(0),
      D => \n_6_gc0.count_reg[8]_i_1\,
      Q => \^out\(9)
    );
\gvalid_low.rd_dc_i[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(0),
      I1 => I2(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fiford_dc_fwft_ext_as is
  port (
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_valid : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end chan_link_axis_data_fiford_dc_fwft_ext_as;

architecture STRUCTURE of chan_link_axis_data_fiford_dc_fwft_ext_as is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_3\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_4\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_5\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_6\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[3]_i_4\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[3]_i_5\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[3]_i_6\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_3\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_4\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_5\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_6\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_gvalid_low.rd_dc_i_reg[12]_i_2\ : STD_LOGIC;
  signal \n_1_gvalid_low.rd_dc_i_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_gvalid_low.rd_dc_i_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_gvalid_low.rd_dc_i_reg[12]_i_2\ : STD_LOGIC;
  signal \n_2_gvalid_low.rd_dc_i_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_gvalid_low.rd_dc_i_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_gvalid_low.rd_dc_i_reg[12]_i_2\ : STD_LOGIC;
  signal \n_3_gvalid_low.rd_dc_i_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_gvalid_low.rd_dc_i_reg[7]_i_2\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gvalid_low.rd_dc_i[9]_i_1\ : label is "soft_lutpair4";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gvalid_low.rd_dc_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => user_valid,
      I1 => plusOp(0),
      I2 => I2(0),
      O => \n_0_gvalid_low.rd_dc_i[0]_i_1\
    );
\gvalid_low.rd_dc_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(10),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[10]_i_1\
    );
\gvalid_low.rd_dc_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(11),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[11]_i_1\
    );
\gvalid_low.rd_dc_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(12),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[12]_i_1\
    );
\gvalid_low.rd_dc_i[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(10),
      O => \n_0_gvalid_low.rd_dc_i[12]_i_3\
    );
\gvalid_low.rd_dc_i[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(9),
      O => \n_0_gvalid_low.rd_dc_i[12]_i_4\
    );
\gvalid_low.rd_dc_i[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(8),
      O => \n_0_gvalid_low.rd_dc_i[12]_i_5\
    );
\gvalid_low.rd_dc_i[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(7),
      O => \n_0_gvalid_low.rd_dc_i[12]_i_6\
    );
\gvalid_low.rd_dc_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(1),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[1]_i_1\
    );
\gvalid_low.rd_dc_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(2),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[2]_i_1\
    );
\gvalid_low.rd_dc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(3),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[3]_i_1\
    );
\gvalid_low.rd_dc_i[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(2),
      O => \n_0_gvalid_low.rd_dc_i[3]_i_4\
    );
\gvalid_low.rd_dc_i[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(1),
      O => \n_0_gvalid_low.rd_dc_i[3]_i_5\
    );
\gvalid_low.rd_dc_i[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1(0),
      O => \n_0_gvalid_low.rd_dc_i[3]_i_6\
    );
\gvalid_low.rd_dc_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(4),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[4]_i_1\
    );
\gvalid_low.rd_dc_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(5),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[5]_i_1\
    );
\gvalid_low.rd_dc_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(6),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[6]_i_1\
    );
\gvalid_low.rd_dc_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(7),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[7]_i_1\
    );
\gvalid_low.rd_dc_i[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(6),
      O => \n_0_gvalid_low.rd_dc_i[7]_i_3\
    );
\gvalid_low.rd_dc_i[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(5),
      O => \n_0_gvalid_low.rd_dc_i[7]_i_4\
    );
\gvalid_low.rd_dc_i[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(4),
      O => \n_0_gvalid_low.rd_dc_i[7]_i_5\
    );
\gvalid_low.rd_dc_i[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1(3),
      O => \n_0_gvalid_low.rd_dc_i[7]_i_6\
    );
\gvalid_low.rd_dc_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(8),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[8]_i_1\
    );
\gvalid_low.rd_dc_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2(0),
      I1 => plusOp(9),
      I2 => user_valid,
      O => \n_0_gvalid_low.rd_dc_i[9]_i_1\
    );
\gvalid_low.rd_dc_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[0]_i_1\,
      Q => axis_rd_data_count(0)
    );
\gvalid_low.rd_dc_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[10]_i_1\,
      Q => axis_rd_data_count(10)
    );
\gvalid_low.rd_dc_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[11]_i_1\,
      Q => axis_rd_data_count(11)
    );
\gvalid_low.rd_dc_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[12]_i_1\,
      Q => axis_rd_data_count(12)
    );
\gvalid_low.rd_dc_i_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gvalid_low.rd_dc_i_reg[7]_i_2\,
      CO(3) => plusOp(12),
      CO(2) => \n_1_gvalid_low.rd_dc_i_reg[12]_i_2\,
      CO(1) => \n_2_gvalid_low.rd_dc_i_reg[12]_i_2\,
      CO(0) => \n_3_gvalid_low.rd_dc_i_reg[12]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => \n_0_gvalid_low.rd_dc_i[12]_i_3\,
      S(2) => \n_0_gvalid_low.rd_dc_i[12]_i_4\,
      S(1) => \n_0_gvalid_low.rd_dc_i[12]_i_5\,
      S(0) => \n_0_gvalid_low.rd_dc_i[12]_i_6\
    );
\gvalid_low.rd_dc_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[1]_i_1\,
      Q => axis_rd_data_count(1)
    );
\gvalid_low.rd_dc_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[2]_i_1\,
      Q => axis_rd_data_count(2)
    );
\gvalid_low.rd_dc_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[3]_i_1\,
      Q => axis_rd_data_count(3)
    );
\gvalid_low.rd_dc_i_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gvalid_low.rd_dc_i_reg[3]_i_2\,
      CO(2) => \n_1_gvalid_low.rd_dc_i_reg[3]_i_2\,
      CO(1) => \n_2_gvalid_low.rd_dc_i_reg[3]_i_2\,
      CO(0) => \n_3_gvalid_low.rd_dc_i_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => I1(0),
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \n_0_gvalid_low.rd_dc_i[3]_i_4\,
      S(2) => \n_0_gvalid_low.rd_dc_i[3]_i_5\,
      S(1) => \n_0_gvalid_low.rd_dc_i[3]_i_6\,
      S(0) => S(0)
    );
\gvalid_low.rd_dc_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[4]_i_1\,
      Q => axis_rd_data_count(4)
    );
\gvalid_low.rd_dc_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[5]_i_1\,
      Q => axis_rd_data_count(5)
    );
\gvalid_low.rd_dc_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[6]_i_1\,
      Q => axis_rd_data_count(6)
    );
\gvalid_low.rd_dc_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[7]_i_1\,
      Q => axis_rd_data_count(7)
    );
\gvalid_low.rd_dc_i_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gvalid_low.rd_dc_i_reg[3]_i_2\,
      CO(3) => \n_0_gvalid_low.rd_dc_i_reg[7]_i_2\,
      CO(2) => \n_1_gvalid_low.rd_dc_i_reg[7]_i_2\,
      CO(1) => \n_2_gvalid_low.rd_dc_i_reg[7]_i_2\,
      CO(0) => \n_3_gvalid_low.rd_dc_i_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \n_0_gvalid_low.rd_dc_i[7]_i_3\,
      S(2) => \n_0_gvalid_low.rd_dc_i[7]_i_4\,
      S(1) => \n_0_gvalid_low.rd_dc_i[7]_i_5\,
      S(0) => \n_0_gvalid_low.rd_dc_i[7]_i_6\
    );
\gvalid_low.rd_dc_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[8]_i_1\,
      Q => axis_rd_data_count(8)
    );
\gvalid_low.rd_dc_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gvalid_low.rd_dc_i[9]_i_1\,
      Q => axis_rd_data_count(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fiford_fwft is
  port (
    user_valid : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    ENB : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
end chan_link_axis_data_fiford_fwft;

architecture STRUCTURE of chan_link_axis_data_fiford_fwft is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair6";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[11]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[36]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair7";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  O1(0) <= \^o1\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
    port map (
      I0 => \^o1\(0),
      I1 => curr_fwft_state(0),
      I2 => m_axis_tready,
      I3 => p_17_out,
      O => ENB
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => \^o1\(0),
      I2 => m_axis_tready,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_i
    );
\gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
    port map (
      I0 => m_axis_tready,
      I1 => curr_fwft_state(0),
      I2 => \^o1\(0),
      I3 => p_17_out,
      O => p_13_out
    );
\goreg_bm.dout_i[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => m_axis_tready,
      I1 => curr_fwft_state(0),
      I2 => \^o1\(0),
      I3 => Q(0),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^o1\(0),
      I1 => m_axis_tready,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => m_axis_tready,
      I1 => curr_fwft_state(0),
      I2 => \^o1\(0),
      I3 => p_17_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \^o1\(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axis_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => empty_fwft_i,
      O => m_axis_tvalid
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAAAAA"
    )
    port map (
      I0 => comp0,
      I1 => m_axis_tready,
      I2 => curr_fwft_state(0),
      I3 => \^o1\(0),
      I4 => p_17_out,
      I5 => comp1,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fiforeset_blk_ramfifo is
  port (
    rst_full_gen_i : out STD_LOGIC;
    rst_d2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
end chan_link_axis_data_fiforeset_blk_ramfifo;

architecture STRUCTURE of chan_link_axis_data_fiforeset_blk_ramfifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^rst_d2\ : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "false";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "false";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "false";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "false";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "false";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_d2 <= \^rst_d2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\grstd1.grst_full.grst_f.RST_FULL_GEN_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1,
      O => inverted_reset
    );
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => inverted_reset,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => inverted_reset,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => rst_d1,
      PRE => inverted_reset,
      Q => \^rst_d2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => \^rst_d2\,
      PRE => inverted_reset,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => \<const0>\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\,
      PRE => inverted_reset,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => \<const0>\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\,
      PRE => inverted_reset,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => O1(1)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifosynchronizer_ff is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end chan_link_axis_data_fifosynchronizer_ff;

architecture STRUCTURE of chan_link_axis_data_fifosynchronizer_ff is
  signal \<const1>\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[10]\ : label is true;
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[11]\ : label is true;
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[9]\ : label is true;
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(10),
      Q => Q(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(11),
      Q => Q(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(8),
      Q => Q(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(9),
      Q => Q(9)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifosynchronizer_ff_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of chan_link_axis_data_fifosynchronizer_ff_1 : entity is "synchronizer_ff";
end chan_link_axis_data_fifosynchronizer_ff_1;

architecture STRUCTURE of chan_link_axis_data_fifosynchronizer_ff_1 is
  signal \<const1>\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[10]\ : label is true;
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[11]\ : label is true;
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[9]\ : label is true;
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(10),
      Q => Q(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(11),
      Q => Q(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(8),
      Q => Q(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I1(9),
      Q => Q(9)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifosynchronizer_ff_2 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of chan_link_axis_data_fifosynchronizer_ff_2 : entity is "synchronizer_ff";
end chan_link_axis_data_fifosynchronizer_ff_2;

architecture STRUCTURE of chan_link_axis_data_fifosynchronizer_ff_2 is
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[9]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[10]\ : label is true;
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[11]\ : label is true;
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[9]\ : label is true;
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \wr_pntr_bin[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wr_pntr_bin[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \wr_pntr_bin[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wr_pntr_bin[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wr_pntr_bin[9]_i_1\ : label is "soft_lutpair11";
begin
  p_0_in(11 downto 0) <= \^p_0_in\(11 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(10),
      Q => \n_0_Q_reg_reg[10]\
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(11),
      Q => \^p_0_in\(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(8),
      Q => \n_0_Q_reg_reg[8]\
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => D(9),
      Q => \n_0_Q_reg_reg[9]\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^p_0_in\(3),
      O => \^p_0_in\(0)
    );
\wr_pntr_bin[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[10]\,
      I1 => \^p_0_in\(11),
      O => \^p_0_in\(10)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[1]\,
      I1 => \n_0_Q_reg_reg[2]\,
      I2 => \n_0_Q_reg_reg[3]\,
      I3 => \n_0_Q_reg_reg[5]\,
      I4 => \^p_0_in\(6),
      I5 => \n_0_Q_reg_reg[4]\,
      O => \^p_0_in\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^p_0_in\(6),
      I3 => \n_0_Q_reg_reg[4]\,
      I4 => \n_0_Q_reg_reg[2]\,
      O => \^p_0_in\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^p_0_in\(6),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[3]\,
      O => \^p_0_in\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \^p_0_in\(6),
      I2 => \n_0_Q_reg_reg[4]\,
      O => \^p_0_in\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^p_0_in\(6),
      I1 => \n_0_Q_reg_reg[5]\,
      O => \^p_0_in\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^p_0_in\(11),
      I2 => \n_0_Q_reg_reg[9]\,
      I3 => \n_0_Q_reg_reg[10]\,
      I4 => \n_0_Q_reg_reg[8]\,
      I5 => \n_0_Q_reg_reg[6]\,
      O => \^p_0_in\(6)
    );
\wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[8]\,
      I1 => \n_0_Q_reg_reg[10]\,
      I2 => \n_0_Q_reg_reg[9]\,
      I3 => \^p_0_in\(11),
      I4 => \n_0_Q_reg_reg[7]\,
      O => \^p_0_in\(7)
    );
\wr_pntr_bin[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^p_0_in\(11),
      I1 => \n_0_Q_reg_reg[9]\,
      I2 => \n_0_Q_reg_reg[10]\,
      I3 => \n_0_Q_reg_reg[8]\,
      O => \^p_0_in\(8)
    );
\wr_pntr_bin[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[10]\,
      I1 => \n_0_Q_reg_reg[9]\,
      I2 => \^p_0_in\(11),
      O => \^p_0_in\(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifosynchronizer_ff_3 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of chan_link_axis_data_fifosynchronizer_ff_3 : entity is "synchronizer_ff";
end chan_link_axis_data_fifosynchronizer_ff_3;

architecture STRUCTURE of chan_link_axis_data_fifosynchronizer_ff_3 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[9]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[10]\ : label is true;
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[11]\ : label is true;
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[9]\ : label is true;
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[10]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rd_pntr_bin[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rd_pntr_bin[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rd_pntr_bin[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rd_pntr_bin[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rd_pntr_bin[9]_i_1\ : label is "soft_lutpair15";
begin
  O1(10 downto 0) <= \^o1\(10 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(10),
      Q => \n_0_Q_reg_reg[10]\
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(11),
      Q => \^q\(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(8),
      Q => \n_0_Q_reg_reg[8]\
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => D(9),
      Q => \n_0_Q_reg_reg[9]\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[10]\,
      I1 => \^q\(0),
      O => \^o1\(10)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[1]\,
      I1 => \n_0_Q_reg_reg[2]\,
      I2 => \n_0_Q_reg_reg[3]\,
      I3 => \n_0_Q_reg_reg[5]\,
      I4 => \^o1\(6),
      I5 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^o1\(6),
      I3 => \n_0_Q_reg_reg[4]\,
      I4 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^o1\(6),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \^o1\(6),
      I2 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(6),
      I1 => \n_0_Q_reg_reg[5]\,
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[9]\,
      I3 => \n_0_Q_reg_reg[10]\,
      I4 => \n_0_Q_reg_reg[8]\,
      I5 => \n_0_Q_reg_reg[6]\,
      O => \^o1\(6)
    );
\rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[8]\,
      I1 => \n_0_Q_reg_reg[10]\,
      I2 => \n_0_Q_reg_reg[9]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[7]\,
      O => \^o1\(7)
    );
\rd_pntr_bin[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[9]\,
      I2 => \n_0_Q_reg_reg[10]\,
      I3 => \n_0_Q_reg_reg[8]\,
      O => \^o1\(8)
    );
\rd_pntr_bin[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[10]\,
      I1 => \n_0_Q_reg_reg[9]\,
      I2 => \^q\(0),
      O => \^o1\(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifowr_bin_cntr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    comp2 : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    sel : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end chan_link_axis_data_fifowr_bin_cntr;

architecture STRUCTURE of chan_link_axis_data_fifowr_bin_cntr is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \n_0_gic0.gc0.count[0]_i_2\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[0]_i_3\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[0]_i_4\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[0]_i_5\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[4]_i_2\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[4]_i_3\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[4]_i_4\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[4]_i_5\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[8]_i_2\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[8]_i_3\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[8]_i_4\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count[8]_i_5\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_gic0.gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[12]_i_10\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[12]_i_7\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[12]_i_8\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[12]_i_9\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[3]_i_10\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[3]_i_7\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[3]_i_8\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[3]_i_9\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[7]_i_10\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[7]_i_7\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[7]_i_8\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[7]_i_9\ : STD_LOGIC;
  signal \n_0_wr_data_count_i_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_wr_data_count_i_reg[7]_i_6\ : STD_LOGIC;
  signal \n_1_gic0.gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_gic0.gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_gic0.gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_wr_data_count_i_reg[12]_i_6\ : STD_LOGIC;
  signal \n_1_wr_data_count_i_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_wr_data_count_i_reg[7]_i_6\ : STD_LOGIC;
  signal \n_2_gic0.gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_gic0.gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_gic0.gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_wr_data_count_i_reg[12]_i_6\ : STD_LOGIC;
  signal \n_2_wr_data_count_i_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_wr_data_count_i_reg[7]_i_6\ : STD_LOGIC;
  signal \n_3_gic0.gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_gic0.gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_gic0.gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_wr_data_count_i_reg[12]_i_6\ : STD_LOGIC;
  signal \n_3_wr_data_count_i_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_wr_data_count_i_reg[7]_i_6\ : STD_LOGIC;
  signal \n_4_gic0.gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_gic0.gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_gic0.gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_gic0.gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_gic0.gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_gic0.gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_gic0.gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_gic0.gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_gic0.gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_gic0.gc0.count_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_gic0.gc0.count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_gic0.gc0.count_reg[8]_i_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wr_data_count_i_reg[12]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wr_data_count_i_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute counter : integer;
  attribute counter of \gic0.gc0.count_reg[0]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[10]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[11]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[1]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[2]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[3]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[4]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[5]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[6]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[7]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[8]\ : label is 3;
  attribute counter of \gic0.gc0.count_reg[9]\ : label is 3;
begin
  O4(11 downto 0) <= \^o4\(11 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \out\(11 downto 0) <= \^out\(11 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gic0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(3),
      O => \n_0_gic0.gc0.count[0]_i_2\
    );
\gic0.gc0.count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(2),
      O => \n_0_gic0.gc0.count[0]_i_3\
    );
\gic0.gc0.count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(1),
      O => \n_0_gic0.gc0.count[0]_i_4\
    );
\gic0.gc0.count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => \n_0_gic0.gc0.count[0]_i_5\
    );
\gic0.gc0.count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(7),
      O => \n_0_gic0.gc0.count[4]_i_2\
    );
\gic0.gc0.count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(6),
      O => \n_0_gic0.gc0.count[4]_i_3\
    );
\gic0.gc0.count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(5),
      O => \n_0_gic0.gc0.count[4]_i_4\
    );
\gic0.gc0.count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(4),
      O => \n_0_gic0.gc0.count[4]_i_5\
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(11),
      O => \n_0_gic0.gc0.count[8]_i_2\
    );
\gic0.gc0.count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(10),
      O => \n_0_gic0.gc0.count[8]_i_3\
    );
\gic0.gc0.count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(9),
      O => \n_0_gic0.gc0.count[8]_i_4\
    );
\gic0.gc0.count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^out\(8),
      O => \n_0_gic0.gc0.count[8]_i_5\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      D => \^out\(0),
      PRE => I1(0),
      Q => \^o4\(0)
    );
\gic0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(10),
      Q => \^o4\(10)
    );
\gic0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(11),
      Q => \^o4\(11)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(1),
      Q => \^o4\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(2),
      Q => \^o4\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(3),
      Q => \^o4\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(4),
      Q => \^o4\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(5),
      Q => \^o4\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(6),
      Q => \^o4\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(7),
      Q => \^o4\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(8),
      Q => \^o4\(8)
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^out\(9),
      Q => \^o4\(9)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(10),
      Q => \^q\(10)
    );
\gic0.gc0.count_d2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(11),
      Q => \^q\(11)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(8),
      Q => \^q\(8)
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \^o4\(9),
      Q => \^q\(9)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_7_gic0.gc0.count_reg[0]_i_1\,
      Q => \^out\(0)
    );
\gic0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gic0.gc0.count_reg[0]_i_1\,
      CO(2) => \n_1_gic0.gc0.count_reg[0]_i_1\,
      CO(1) => \n_2_gic0.gc0.count_reg[0]_i_1\,
      CO(0) => \n_3_gic0.gc0.count_reg[0]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_gic0.gc0.count_reg[0]_i_1\,
      O(2) => \n_5_gic0.gc0.count_reg[0]_i_1\,
      O(1) => \n_6_gic0.gc0.count_reg[0]_i_1\,
      O(0) => \n_7_gic0.gc0.count_reg[0]_i_1\,
      S(3) => \n_0_gic0.gc0.count[0]_i_2\,
      S(2) => \n_0_gic0.gc0.count[0]_i_3\,
      S(1) => \n_0_gic0.gc0.count[0]_i_4\,
      S(0) => \n_0_gic0.gc0.count[0]_i_5\
    );
\gic0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_5_gic0.gc0.count_reg[8]_i_1\,
      Q => \^out\(10)
    );
\gic0.gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_4_gic0.gc0.count_reg[8]_i_1\,
      Q => \^out\(11)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      D => \n_6_gic0.gc0.count_reg[0]_i_1\,
      PRE => I1(0),
      Q => \^out\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_5_gic0.gc0.count_reg[0]_i_1\,
      Q => \^out\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_4_gic0.gc0.count_reg[0]_i_1\,
      Q => \^out\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_7_gic0.gc0.count_reg[4]_i_1\,
      Q => \^out\(4)
    );
\gic0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gic0.gc0.count_reg[0]_i_1\,
      CO(3) => \n_0_gic0.gc0.count_reg[4]_i_1\,
      CO(2) => \n_1_gic0.gc0.count_reg[4]_i_1\,
      CO(1) => \n_2_gic0.gc0.count_reg[4]_i_1\,
      CO(0) => \n_3_gic0.gc0.count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_gic0.gc0.count_reg[4]_i_1\,
      O(2) => \n_5_gic0.gc0.count_reg[4]_i_1\,
      O(1) => \n_6_gic0.gc0.count_reg[4]_i_1\,
      O(0) => \n_7_gic0.gc0.count_reg[4]_i_1\,
      S(3) => \n_0_gic0.gc0.count[4]_i_2\,
      S(2) => \n_0_gic0.gc0.count[4]_i_3\,
      S(1) => \n_0_gic0.gc0.count[4]_i_4\,
      S(0) => \n_0_gic0.gc0.count[4]_i_5\
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_6_gic0.gc0.count_reg[4]_i_1\,
      Q => \^out\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_5_gic0.gc0.count_reg[4]_i_1\,
      Q => \^out\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_4_gic0.gc0.count_reg[4]_i_1\,
      Q => \^out\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_7_gic0.gc0.count_reg[8]_i_1\,
      Q => \^out\(8)
    );
\gic0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gic0.gc0.count_reg[4]_i_1\,
      CO(3) => \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_gic0.gc0.count_reg[8]_i_1\,
      CO(1) => \n_2_gic0.gc0.count_reg[8]_i_1\,
      CO(0) => \n_3_gic0.gc0.count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_gic0.gc0.count_reg[8]_i_1\,
      O(2) => \n_5_gic0.gc0.count_reg[8]_i_1\,
      O(1) => \n_6_gic0.gc0.count_reg[8]_i_1\,
      O(0) => \n_7_gic0.gc0.count_reg[8]_i_1\,
      S(3) => \n_0_gic0.gc0.count[8]_i_2\,
      S(2) => \n_0_gic0.gc0.count[8]_i_3\,
      S(1) => \n_0_gic0.gc0.count[8]_i_4\,
      S(0) => \n_0_gic0.gc0.count[8]_i_5\
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => sel,
      CLR => I1(0),
      D => \n_6_gic0.gc0.count_reg[8]_i_1\,
      Q => \^out\(9)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => comp2,
      I2 => p_0_out,
      I3 => s_axis_tvalid,
      I4 => comp1,
      O => ram_full_i
    );
\wr_data_count_i[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => O3(8),
      O => \n_0_wr_data_count_i[12]_i_10\
    );
\wr_data_count_i[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(11),
      I1 => O3(11),
      O => \n_0_wr_data_count_i[12]_i_7\
    );
\wr_data_count_i[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(10),
      I1 => O3(10),
      O => \n_0_wr_data_count_i[12]_i_8\
    );
\wr_data_count_i[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(9),
      I1 => O3(9),
      O => \n_0_wr_data_count_i[12]_i_9\
    );
\wr_data_count_i[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => O3(0),
      O => \n_0_wr_data_count_i[3]_i_10\
    );
\wr_data_count_i[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(3),
      I1 => O3(3),
      O => \n_0_wr_data_count_i[3]_i_7\
    );
\wr_data_count_i[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(2),
      I1 => O3(2),
      O => \n_0_wr_data_count_i[3]_i_8\
    );
\wr_data_count_i[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(1),
      I1 => O3(1),
      O => \n_0_wr_data_count_i[3]_i_9\
    );
\wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(4),
      I1 => O3(4),
      O => \n_0_wr_data_count_i[7]_i_10\
    );
\wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(7),
      I1 => O3(7),
      O => \n_0_wr_data_count_i[7]_i_7\
    );
\wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(6),
      I1 => O3(6),
      O => \n_0_wr_data_count_i[7]_i_8\
    );
\wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(5),
      I1 => O3(5),
      O => \n_0_wr_data_count_i[7]_i_9\
    );
\wr_data_count_i_reg[12]_i_6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wr_data_count_i_reg[7]_i_6\,
      CO(3) => \NLW_wr_data_count_i_reg[12]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \n_1_wr_data_count_i_reg[12]_i_6\,
      CO(1) => \n_2_wr_data_count_i_reg[12]_i_6\,
      CO(0) => \n_3_wr_data_count_i_reg[12]_i_6\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => \^q\(10 downto 8),
      O(3 downto 0) => O2(3 downto 0),
      S(3) => \n_0_wr_data_count_i[12]_i_7\,
      S(2) => \n_0_wr_data_count_i[12]_i_8\,
      S(1) => \n_0_wr_data_count_i[12]_i_9\,
      S(0) => \n_0_wr_data_count_i[12]_i_10\
    );
\wr_data_count_i_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_wr_data_count_i_reg[3]_i_2\,
      CO(2) => \n_1_wr_data_count_i_reg[3]_i_2\,
      CO(1) => \n_2_wr_data_count_i_reg[3]_i_2\,
      CO(0) => \n_3_wr_data_count_i_reg[3]_i_2\,
      CYINIT => \<const1>\,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => O(2 downto 0),
      O(0) => \NLW_wr_data_count_i_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \n_0_wr_data_count_i[3]_i_7\,
      S(2) => \n_0_wr_data_count_i[3]_i_8\,
      S(1) => \n_0_wr_data_count_i[3]_i_9\,
      S(0) => \n_0_wr_data_count_i[3]_i_10\
    );
\wr_data_count_i_reg[7]_i_6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wr_data_count_i_reg[3]_i_2\,
      CO(3) => \n_0_wr_data_count_i_reg[7]_i_6\,
      CO(2) => \n_1_wr_data_count_i_reg[7]_i_6\,
      CO(1) => \n_2_wr_data_count_i_reg[7]_i_6\,
      CO(0) => \n_3_wr_data_count_i_reg[7]_i_6\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => O1(3 downto 0),
      S(3) => \n_0_wr_data_count_i[7]_i_7\,
      S(2) => \n_0_wr_data_count_i[7]_i_8\,
      S(1) => \n_0_wr_data_count_i[7]_i_9\,
      S(0) => \n_0_wr_data_count_i[7]_i_10\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifowr_dc_fwft_ext_as is
  port (
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end chan_link_axis_data_fifowr_dc_fwft_ext_as;

architecture STRUCTURE of chan_link_axis_data_fifowr_dc_fwft_ext_as is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[12]_i_2\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[12]_i_3\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[12]_i_4\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[12]_i_5\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[3]_i_3\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[3]_i_4\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[3]_i_5\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[7]_i_2\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[7]_i_3\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[7]_i_4\ : STD_LOGIC;
  signal \n_0_wr_data_count_i[7]_i_5\ : STD_LOGIC;
  signal \n_0_wr_data_count_i_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_wr_data_count_i_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_wr_data_count_i_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_wr_data_count_i_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_wr_data_count_i_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_wr_data_count_i_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_wr_data_count_i_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_wr_data_count_i_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_wr_data_count_i_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_wr_data_count_i_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_wr_data_count_i_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_wr_data_count_i_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_wr_data_count_i_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_wr_data_count_i_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_wr_data_count_i_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_wr_data_count_i_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_wr_data_count_i_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_wr_data_count_i_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_wr_data_count_i_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_wr_data_count_i_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_wr_data_count_i_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_wr_data_count_i_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_wr_data_count_i_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_wr_data_count_i_reg[7]_i_1\ : STD_LOGIC;
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal NLW_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => \xlnx_opt_\,
      CO(3 downto 1) => NLW_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => \n_0_wr_data_count_i_reg[12]_i_1\,
      CYINIT => \xlnx_opt__1\,
      DI(3 downto 1) => NLW_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => \xlnx_opt__1\,
      O(3 downto 0) => NLW_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => \xlnx_opt__2\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => \xlnx_opt__1\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => \xlnx_opt__2\
    );
\wr_data_count_i[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O2(3),
      O => \n_0_wr_data_count_i[12]_i_2\
    );
\wr_data_count_i[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O2(2),
      O => \n_0_wr_data_count_i[12]_i_3\
    );
\wr_data_count_i[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O2(1),
      O => \n_0_wr_data_count_i[12]_i_4\
    );
\wr_data_count_i[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O2(0),
      O => \n_0_wr_data_count_i[12]_i_5\
    );
\wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O(2),
      O => \n_0_wr_data_count_i[3]_i_3\
    );
\wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O(1),
      O => \n_0_wr_data_count_i[3]_i_4\
    );
\wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => O(0),
      O => \n_0_wr_data_count_i[3]_i_5\
    );
\wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O1(3),
      O => \n_0_wr_data_count_i[7]_i_2\
    );
\wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O1(2),
      O => \n_0_wr_data_count_i[7]_i_3\
    );
\wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O1(1),
      O => \n_0_wr_data_count_i[7]_i_4\
    );
\wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O1(0),
      O => \n_0_wr_data_count_i[7]_i_5\
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_7_wr_data_count_i_reg[3]_i_1\,
      Q => axis_wr_data_count(0)
    );
\wr_data_count_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_5_wr_data_count_i_reg[12]_i_1\,
      Q => axis_wr_data_count(10)
    );
\wr_data_count_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_4_wr_data_count_i_reg[12]_i_1\,
      Q => axis_wr_data_count(11)
    );
\wr_data_count_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_0_wr_data_count_i_reg[12]_i_1\,
      Q => axis_wr_data_count(12)
    );
\wr_data_count_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wr_data_count_i_reg[7]_i_1\,
      CO(3) => \xlnx_opt_\,
      CO(2) => \n_1_wr_data_count_i_reg[12]_i_1\,
      CO(1) => \n_2_wr_data_count_i_reg[12]_i_1\,
      CO(0) => \n_3_wr_data_count_i_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wr_data_count_i_reg[12]_i_1\,
      O(2) => \n_5_wr_data_count_i_reg[12]_i_1\,
      O(1) => \n_6_wr_data_count_i_reg[12]_i_1\,
      O(0) => \n_7_wr_data_count_i_reg[12]_i_1\,
      S(3) => \n_0_wr_data_count_i[12]_i_2\,
      S(2) => \n_0_wr_data_count_i[12]_i_3\,
      S(1) => \n_0_wr_data_count_i[12]_i_4\,
      S(0) => \n_0_wr_data_count_i[12]_i_5\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_6_wr_data_count_i_reg[3]_i_1\,
      Q => axis_wr_data_count(1)
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_5_wr_data_count_i_reg[3]_i_1\,
      Q => axis_wr_data_count(2)
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_4_wr_data_count_i_reg[3]_i_1\,
      Q => axis_wr_data_count(3)
    );
\wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_wr_data_count_i_reg[3]_i_1\,
      CO(2) => \n_1_wr_data_count_i_reg[3]_i_1\,
      CO(1) => \n_2_wr_data_count_i_reg[3]_i_1\,
      CO(0) => \n_3_wr_data_count_i_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => O(0),
      DI(0) => \<const0>\,
      O(3) => \n_4_wr_data_count_i_reg[3]_i_1\,
      O(2) => \n_5_wr_data_count_i_reg[3]_i_1\,
      O(1) => \n_6_wr_data_count_i_reg[3]_i_1\,
      O(0) => \n_7_wr_data_count_i_reg[3]_i_1\,
      S(3) => \n_0_wr_data_count_i[3]_i_3\,
      S(2) => \n_0_wr_data_count_i[3]_i_4\,
      S(1) => \n_0_wr_data_count_i[3]_i_5\,
      S(0) => S(0)
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_7_wr_data_count_i_reg[7]_i_1\,
      Q => axis_wr_data_count(4)
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_6_wr_data_count_i_reg[7]_i_1\,
      Q => axis_wr_data_count(5)
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_5_wr_data_count_i_reg[7]_i_1\,
      Q => axis_wr_data_count(6)
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_4_wr_data_count_i_reg[7]_i_1\,
      Q => axis_wr_data_count(7)
    );
\wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wr_data_count_i_reg[3]_i_1\,
      CO(3) => \n_0_wr_data_count_i_reg[7]_i_1\,
      CO(2) => \n_1_wr_data_count_i_reg[7]_i_1\,
      CO(1) => \n_2_wr_data_count_i_reg[7]_i_1\,
      CO(0) => \n_3_wr_data_count_i_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wr_data_count_i_reg[7]_i_1\,
      O(2) => \n_5_wr_data_count_i_reg[7]_i_1\,
      O(1) => \n_6_wr_data_count_i_reg[7]_i_1\,
      O(0) => \n_7_wr_data_count_i_reg[7]_i_1\,
      S(3) => \n_0_wr_data_count_i[7]_i_2\,
      S(2) => \n_0_wr_data_count_i[7]_i_3\,
      S(1) => \n_0_wr_data_count_i[7]_i_4\,
      S(0) => \n_0_wr_data_count_i[7]_i_5\
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_7_wr_data_count_i_reg[12]_i_1\,
      Q => axis_wr_data_count(8)
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I1(0),
      D => \n_6_wr_data_count_i_reg[12]_i_1\,
      Q => axis_wr_data_count(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifoblk_mem_gen_prim_width is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ENB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end chan_link_axis_data_fifoblk_mem_gen_prim_width;

architecture STRUCTURE of chan_link_axis_data_fifoblk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.chan_link_axis_data_fifoblk_mem_gen_prim_wrapper
    port map (
      DINA(3 downto 0) => DINA(3 downto 0),
      DOUTB(3 downto 0) => DOUTB(3 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized0\
    port map (
      DINA(8 downto 0) => DINA(8 downto 0),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized1\
    port map (
      DINA(8 downto 0) => DINA(8 downto 0),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized2\
    port map (
      DINA(8 downto 0) => DINA(8 downto 0),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\chan_link_axis_data_fifoblk_mem_gen_prim_wrapper__parameterized3\
    port map (
      DINA(5 downto 0) => DINA(5 downto 0),
      DOUTB(5 downto 0) => DOUTB(5 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifoclk_x_pntrs is
  port (
    O1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end chan_link_axis_data_fifoclk_x_pntrs;

architecture STRUCTURE of chan_link_axis_data_fifoclk_x_pntrs is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^o3\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Q : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_10\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_11\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_8\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[12]_i_9\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[3]_i_10\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[3]_i_11\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[3]_i_8\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[3]_i_9\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_10\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_11\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_8\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i[7]_i_9\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_gvalid_low.rd_dc_i_reg[7]_i_7\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[10]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[7]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[8]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[9]_i_1\ : STD_LOGIC;
  signal \n_10_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_10_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_11_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_11_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gvalid_low.rd_dc_i_reg[12]_i_7\ : STD_LOGIC;
  signal \n_1_gvalid_low.rd_dc_i_reg[3]_i_3\ : STD_LOGIC;
  signal \n_1_gvalid_low.rd_dc_i_reg[7]_i_7\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gvalid_low.rd_dc_i_reg[12]_i_7\ : STD_LOGIC;
  signal \n_2_gvalid_low.rd_dc_i_reg[3]_i_3\ : STD_LOGIC;
  signal \n_2_gvalid_low.rd_dc_i_reg[7]_i_7\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gvalid_low.rd_dc_i_reg[12]_i_7\ : STD_LOGIC;
  signal \n_3_gvalid_low.rd_dc_i_reg[3]_i_3\ : STD_LOGIC;
  signal \n_3_gvalid_low.rd_dc_i_reg[7]_i_7\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_9_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_9_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in9_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gvalid_low.rd_dc_i_reg[12]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gvalid_low.rd_dc_i_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rd_pntr_gc[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rd_pntr_gc[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rd_pntr_gc[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rd_pntr_gc[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_pntr_gc[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_pntr_gc[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_pntr_gc[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_pntr_gc[9]_i_1\ : label is "soft_lutpair25";
begin
  O1(11 downto 0) <= \^o1\(11 downto 0);
  O3(11 downto 0) <= \^o3\(11 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gsync_stage[1].rd_stg_inst\: entity work.chan_link_axis_data_fifosynchronizer_ff
    port map (
      I1(11 downto 0) => wr_pntr_gc(11 downto 0),
      I3(0) => I3(0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk
    );
\gsync_stage[1].wr_stg_inst\: entity work.chan_link_axis_data_fifosynchronizer_ff_1
    port map (
      I1(11 downto 0) => rd_pntr_gc(11 downto 0),
      I4(0) => I4(0),
      Q(11) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(10) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(9) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(8) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(7) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_7_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_8_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_9_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_10_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_11_gsync_stage[1].wr_stg_inst\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.chan_link_axis_data_fifosynchronizer_ff_2
    port map (
      D(11 downto 0) => Q(11 downto 0),
      I3(0) => I3(0),
      m_axis_aclk => m_axis_aclk,
      p_0_in(11 downto 0) => p_0_in(11 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.chan_link_axis_data_fifosynchronizer_ff_3
    port map (
      D(11) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(10) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(9) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(8) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(7) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_7_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_8_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_9_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_10_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_11_gsync_stage[1].wr_stg_inst\,
      I4(0) => I4(0),
      O1(10) => \n_1_gsync_stage[2].wr_stg_inst\,
      O1(9) => \n_2_gsync_stage[2].wr_stg_inst\,
      O1(8) => \n_3_gsync_stage[2].wr_stg_inst\,
      O1(7) => \n_4_gsync_stage[2].wr_stg_inst\,
      O1(6) => \n_5_gsync_stage[2].wr_stg_inst\,
      O1(5) => \n_6_gsync_stage[2].wr_stg_inst\,
      O1(4) => \n_7_gsync_stage[2].wr_stg_inst\,
      O1(3) => \n_8_gsync_stage[2].wr_stg_inst\,
      O1(2) => \n_9_gsync_stage[2].wr_stg_inst\,
      O1(1) => \n_10_gsync_stage[2].wr_stg_inst\,
      O1(0) => \n_11_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[2].wr_stg_inst\,
      s_axis_aclk => s_axis_aclk
    );
\gvalid_low.rd_dc_i[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(9),
      I1 => I1(9),
      O => \n_0_gvalid_low.rd_dc_i[12]_i_10\
    );
\gvalid_low.rd_dc_i[12]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(8),
      I1 => I1(8),
      O => \n_0_gvalid_low.rd_dc_i[12]_i_11\
    );
\gvalid_low.rd_dc_i[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(11),
      I1 => I1(11),
      O => \n_0_gvalid_low.rd_dc_i[12]_i_8\
    );
\gvalid_low.rd_dc_i[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(10),
      I1 => I1(10),
      O => \n_0_gvalid_low.rd_dc_i[12]_i_9\
    );
\gvalid_low.rd_dc_i[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(1),
      I1 => I1(1),
      O => \n_0_gvalid_low.rd_dc_i[3]_i_10\
    );
\gvalid_low.rd_dc_i[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(0),
      I1 => I1(0),
      O => \n_0_gvalid_low.rd_dc_i[3]_i_11\
    );
\gvalid_low.rd_dc_i[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(3),
      I1 => I1(3),
      O => \n_0_gvalid_low.rd_dc_i[3]_i_8\
    );
\gvalid_low.rd_dc_i[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(2),
      I1 => I1(2),
      O => \n_0_gvalid_low.rd_dc_i[3]_i_9\
    );
\gvalid_low.rd_dc_i[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(5),
      I1 => I1(5),
      O => \n_0_gvalid_low.rd_dc_i[7]_i_10\
    );
\gvalid_low.rd_dc_i[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(4),
      I1 => I1(4),
      O => \n_0_gvalid_low.rd_dc_i[7]_i_11\
    );
\gvalid_low.rd_dc_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(7),
      I1 => I1(7),
      O => \n_0_gvalid_low.rd_dc_i[7]_i_8\
    );
\gvalid_low.rd_dc_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o1\(6),
      I1 => I1(6),
      O => \n_0_gvalid_low.rd_dc_i[7]_i_9\
    );
\gvalid_low.rd_dc_i_reg[12]_i_7\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gvalid_low.rd_dc_i_reg[7]_i_7\,
      CO(3) => \NLW_gvalid_low.rd_dc_i_reg[12]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \n_1_gvalid_low.rd_dc_i_reg[12]_i_7\,
      CO(1) => \n_2_gvalid_low.rd_dc_i_reg[12]_i_7\,
      CO(0) => \n_3_gvalid_low.rd_dc_i_reg[12]_i_7\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => \^o1\(10 downto 8),
      O(3 downto 0) => O2(10 downto 7),
      S(3) => \n_0_gvalid_low.rd_dc_i[12]_i_8\,
      S(2) => \n_0_gvalid_low.rd_dc_i[12]_i_9\,
      S(1) => \n_0_gvalid_low.rd_dc_i[12]_i_10\,
      S(0) => \n_0_gvalid_low.rd_dc_i[12]_i_11\
    );
\gvalid_low.rd_dc_i_reg[3]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gvalid_low.rd_dc_i_reg[3]_i_3\,
      CO(2) => \n_1_gvalid_low.rd_dc_i_reg[3]_i_3\,
      CO(1) => \n_2_gvalid_low.rd_dc_i_reg[3]_i_3\,
      CO(0) => \n_3_gvalid_low.rd_dc_i_reg[3]_i_3\,
      CYINIT => \<const1>\,
      DI(3 downto 0) => \^o1\(3 downto 0),
      O(3 downto 1) => O2(2 downto 0),
      O(0) => \NLW_gvalid_low.rd_dc_i_reg[3]_i_3_O_UNCONNECTED\(0),
      S(3) => \n_0_gvalid_low.rd_dc_i[3]_i_8\,
      S(2) => \n_0_gvalid_low.rd_dc_i[3]_i_9\,
      S(1) => \n_0_gvalid_low.rd_dc_i[3]_i_10\,
      S(0) => \n_0_gvalid_low.rd_dc_i[3]_i_11\
    );
\gvalid_low.rd_dc_i_reg[7]_i_7\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gvalid_low.rd_dc_i_reg[3]_i_3\,
      CO(3) => \n_0_gvalid_low.rd_dc_i_reg[7]_i_7\,
      CO(2) => \n_1_gvalid_low.rd_dc_i_reg[7]_i_7\,
      CO(1) => \n_2_gvalid_low.rd_dc_i_reg[7]_i_7\,
      CO(0) => \n_3_gvalid_low.rd_dc_i_reg[7]_i_7\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^o1\(7 downto 4),
      O(3 downto 0) => O2(6 downto 3),
      S(3) => \n_0_gvalid_low.rd_dc_i[7]_i_8\,
      S(2) => \n_0_gvalid_low.rd_dc_i[7]_i_9\,
      S(1) => \n_0_gvalid_low.rd_dc_i[7]_i_10\,
      S(0) => \n_0_gvalid_low.rd_dc_i[7]_i_11\
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_11_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(0)
    );
\rd_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_1_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(10)
    );
\rd_pntr_bin_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_0_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(11)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_10_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_9_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_8_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_7_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_6_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_5_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_4_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_3_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(8)
    );
\rd_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => \n_2_gsync_stage[2].wr_stg_inst\,
      Q => \^o3\(9)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(0),
      I1 => I1(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(10),
      I1 => I1(11),
      O => \n_0_rd_pntr_gc[10]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(1),
      I1 => I1(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(2),
      I1 => I1(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(3),
      I1 => I1(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(4),
      I1 => I1(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(5),
      I1 => I1(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(6),
      I1 => I1(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(7),
      I1 => I1(8),
      O => \n_0_rd_pntr_gc[7]_i_1\
    );
\rd_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(8),
      I1 => I1(9),
      O => \n_0_rd_pntr_gc[8]_i_1\
    );
\rd_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(9),
      I1 => I1(10),
      O => \n_0_rd_pntr_gc[9]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[10]_i_1\,
      Q => rd_pntr_gc(10)
    );
\rd_pntr_gc_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => I1(11),
      Q => rd_pntr_gc(11)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[7]_i_1\,
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[8]_i_1\,
      Q => rd_pntr_gc(8)
    );
\rd_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => \n_0_rd_pntr_gc[9]_i_1\,
      Q => rd_pntr_gc(9)
    );
\wr_data_count_i[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => I2(0),
      O => S(0)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(0),
      Q => \^o1\(0)
    );
\wr_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(10),
      Q => \^o1\(10)
    );
\wr_pntr_bin_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(11),
      Q => \^o1\(11)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(1),
      Q => \^o1\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(2),
      Q => \^o1\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(3),
      Q => \^o1\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(4),
      Q => \^o1\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(5),
      Q => \^o1\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(6),
      Q => \^o1\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(7),
      Q => \^o1\(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(8),
      Q => \^o1\(8)
    );
\wr_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      CLR => I3(0),
      D => p_0_in(9),
      Q => \^o1\(9)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(0),
      I1 => I2(1),
      O => p_0_in9_out(0)
    );
\wr_pntr_gc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(10),
      I1 => I2(11),
      O => p_0_in9_out(10)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(1),
      I1 => I2(2),
      O => p_0_in9_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(2),
      I1 => I2(3),
      O => p_0_in9_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(3),
      I1 => I2(4),
      O => p_0_in9_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(4),
      I1 => I2(5),
      O => p_0_in9_out(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(5),
      I1 => I2(6),
      O => p_0_in9_out(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(6),
      I1 => I2(7),
      O => p_0_in9_out(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(7),
      I1 => I2(8),
      O => p_0_in9_out(7)
    );
\wr_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(8),
      I1 => I2(9),
      O => p_0_in9_out(8)
    );
\wr_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2(9),
      I1 => I2(10),
      O => p_0_in9_out(9)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(10),
      Q => wr_pntr_gc(10)
    );
\wr_pntr_gc_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => I2(11),
      Q => wr_pntr_gc(11)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(8),
      Q => wr_pntr_gc(8)
    );
\wr_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      CLR => I4(0),
      D => p_0_in9_out(9),
      Q => wr_pntr_gc(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fiford_status_flags_as is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end chan_link_axis_data_fiford_status_flags_as;

architecture STRUCTURE of chan_link_axis_data_fiford_status_flags_as is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c0: entity work.chan_link_axis_data_fifocompare_4
    port map (
      I2(11 downto 0) => I2(11 downto 0),
      O1(11 downto 0) => O1(11 downto 0),
      comp0 => comp0
    );
c1: entity work.chan_link_axis_data_fifocompare_5
    port map (
      I2(11 downto 0) => I2(11 downto 0),
      comp1 => comp1,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axis_aclk,
      CE => \<const1>\,
      D => I1,
      PRE => Q(0),
      Q => p_17_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifowr_status_flags_as is
  port (
    comp1 : out STD_LOGIC;
    comp2 : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end chan_link_axis_data_fifowr_status_flags_as;

architecture STRUCTURE of chan_link_axis_data_fifowr_status_flags_as is
  signal \<const1>\ : STD_LOGIC;
  signal \^p_0_out\ : STD_LOGIC;
  signal \ram_full_i__0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_0_out <= \^p_0_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axis_tvalid,
      I1 => \^p_0_out\,
      O => E(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.chan_link_axis_data_fifocompare
    port map (
      O3(11 downto 0) => O3(11 downto 0),
      O4(11 downto 0) => O4(11 downto 0),
      comp1 => comp1
    );
c2: entity work.chan_link_axis_data_fifocompare_0
    port map (
      O3(11 downto 0) => O3(11 downto 0),
      comp2 => comp2,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => ram_full_i,
      PRE => rst_d2,
      Q => \^p_0_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_axis_aclk,
      CE => \<const1>\,
      D => ram_full_i,
      PRE => rst_d2,
      Q => \ram_full_i__0\
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \ram_full_i__0\,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifoblk_mem_gen_generic_cstr is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 36 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ENB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end chan_link_axis_data_fifoblk_mem_gen_generic_cstr;

architecture STRUCTURE of chan_link_axis_data_fifoblk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.chan_link_axis_data_fifoblk_mem_gen_prim_width
    port map (
      DINA(3 downto 0) => DINA(3 downto 0),
      DOUTB(3 downto 0) => DOUTB(3 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
\ramloop[1].ram.r\: entity work.\chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized0\
    port map (
      DINA(8 downto 0) => DINA(12 downto 4),
      DOUTB(8 downto 0) => DOUTB(12 downto 4),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
\ramloop[2].ram.r\: entity work.\chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized1\
    port map (
      DINA(8 downto 0) => DINA(21 downto 13),
      DOUTB(8 downto 0) => DOUTB(21 downto 13),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
\ramloop[3].ram.r\: entity work.\chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized2\
    port map (
      DINA(8 downto 0) => DINA(30 downto 22),
      DOUTB(8 downto 0) => DOUTB(30 downto 22),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
\ramloop[4].ram.r\: entity work.\chan_link_axis_data_fifoblk_mem_gen_prim_width__parameterized3\
    port map (
      DINA(5 downto 0) => DINA(36 downto 31),
      DOUTB(5 downto 0) => DOUTB(36 downto 31),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fiford_logic is
  port (
    m_axis_tvalid : out STD_LOGIC;
    ENB : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end chan_link_axis_data_fiford_logic;

architecture STRUCTURE of chan_link_axis_data_fiford_logic is
  signal \^o1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_5_gr1.rfwft\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal ram_valid_fwft : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal user_valid : STD_LOGIC;
begin
  O1(11 downto 0) <= \^o1\(11 downto 0);
\gr1.grdc2.rdc\: entity work.chan_link_axis_data_fiford_dc_fwft_ext_as
    port map (
      I1(10 downto 0) => I1(10 downto 0),
      I2(0) => ram_valid_fwft,
      Q(0) => Q(1),
      S(0) => diff_wr_rd(0),
      axis_rd_data_count(12 downto 0) => axis_rd_data_count(12 downto 0),
      m_axis_aclk => m_axis_aclk,
      user_valid => user_valid
    );
\gr1.rfwft\: entity work.chan_link_axis_data_fiford_fwft
    port map (
      E(0) => E(0),
      ENB => ENB,
      O1(0) => ram_valid_fwft,
      O2 => \n_5_gr1.rfwft\,
      Q(1 downto 0) => Q(1 downto 0),
      comp0 => comp0,
      comp1 => comp1,
      m_axis_aclk => m_axis_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      p_13_out => p_13_out,
      p_17_out => p_17_out,
      user_valid => user_valid
    );
\gras.rsts\: entity work.chan_link_axis_data_fiford_status_flags_as
    port map (
      I1 => \n_5_gr1.rfwft\,
      I2(11 downto 0) => I2(11 downto 0),
      O1(11 downto 0) => \^o1\(11 downto 0),
      Q(0) => Q(1),
      comp0 => comp0,
      comp1 => comp1,
      m_axis_aclk => m_axis_aclk,
      \out\(11 downto 0) => rd_pntr_plus1(11 downto 0),
      p_17_out => p_17_out
    );
rpntr: entity work.chan_link_axis_data_fiford_bin_cntr
    port map (
      I2(0) => I2(0),
      O1(11 downto 0) => \^o1\(11 downto 0),
      Q(0) => Q(1),
      S(0) => diff_wr_rd(0),
      m_axis_aclk => m_axis_aclk,
      \out\(11 downto 0) => rd_pntr_plus1(11 downto 0),
      sel => p_13_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifowr_logic is
  port (
    s_axis_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end chan_link_axis_data_fifowr_logic;

architecture STRUCTURE of chan_link_axis_data_fifowr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal n_24_wpntr : STD_LOGIC;
  signal n_25_wpntr : STD_LOGIC;
  signal n_26_wpntr : STD_LOGIC;
  signal n_27_wpntr : STD_LOGIC;
  signal n_28_wpntr : STD_LOGIC;
  signal n_29_wpntr : STD_LOGIC;
  signal n_30_wpntr : STD_LOGIC;
  signal n_31_wpntr : STD_LOGIC;
  signal n_32_wpntr : STD_LOGIC;
  signal n_33_wpntr : STD_LOGIC;
  signal n_34_wpntr : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.chan_link_axis_data_fifowr_status_flags_as
    port map (
      E(0) => \^e\(0),
      O3(11 downto 0) => O3(11 downto 0),
      O4(11 downto 0) => wr_pntr_plus1(11 downto 0),
      comp1 => comp1,
      comp2 => comp2,
      \out\(11 downto 0) => wr_pntr_plus2(11 downto 0),
      p_0_out => p_0_out,
      ram_full_i => ram_full_i,
      rst_d2 => rst_d2,
      s_axis_aclk => s_axis_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
\gwdc1.wdcext\: entity work.chan_link_axis_data_fifowr_dc_fwft_ext_as
    port map (
      I1(0) => I1(0),
      O(2) => n_24_wpntr,
      O(1) => n_25_wpntr,
      O(0) => n_26_wpntr,
      O1(3) => n_27_wpntr,
      O1(2) => n_28_wpntr,
      O1(1) => n_29_wpntr,
      O1(0) => n_30_wpntr,
      O2(3) => n_31_wpntr,
      O2(2) => n_32_wpntr,
      O2(1) => n_33_wpntr,
      O2(0) => n_34_wpntr,
      S(0) => S(0),
      axis_wr_data_count(12 downto 0) => axis_wr_data_count(12 downto 0),
      s_axis_aclk => s_axis_aclk
    );
wpntr: entity work.chan_link_axis_data_fifowr_bin_cntr
    port map (
      I1(0) => I1(0),
      O(2) => n_24_wpntr,
      O(1) => n_25_wpntr,
      O(0) => n_26_wpntr,
      O1(3) => n_27_wpntr,
      O1(2) => n_28_wpntr,
      O1(1) => n_29_wpntr,
      O1(0) => n_30_wpntr,
      O2(3) => n_31_wpntr,
      O2(2) => n_32_wpntr,
      O2(1) => n_33_wpntr,
      O2(0) => n_34_wpntr,
      O3(11 downto 0) => O3(11 downto 0),
      O4(11 downto 0) => wr_pntr_plus1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      comp1 => comp1,
      comp2 => comp2,
      \out\(11 downto 0) => wr_pntr_plus2(11 downto 0),
      p_0_out => p_0_out,
      ram_full_i => ram_full_i,
      rst_full_gen_i => rst_full_gen_i,
      s_axis_aclk => s_axis_aclk,
      s_axis_tvalid => s_axis_tvalid,
      sel => \^e\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifoblk_mem_gen_top is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 36 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ENB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end chan_link_axis_data_fifoblk_mem_gen_top;

architecture STRUCTURE of chan_link_axis_data_fifoblk_mem_gen_top is
begin
\valid.cstr\: entity work.chan_link_axis_data_fifoblk_mem_gen_generic_cstr
    port map (
      DINA(36 downto 0) => DINA(36 downto 0),
      DOUTB(36 downto 0) => DOUTB(36 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifoblk_mem_gen_v8_1_synth is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 36 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ENB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end chan_link_axis_data_fifoblk_mem_gen_v8_1_synth;

architecture STRUCTURE of chan_link_axis_data_fifoblk_mem_gen_v8_1_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.chan_link_axis_data_fifoblk_mem_gen_top
    port map (
      DINA(36 downto 0) => DINA(36 downto 0),
      DOUTB(36 downto 0) => DOUTB(36 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \chan_link_axis_data_fifoblk_mem_gen_v8_1__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 36 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ENB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \chan_link_axis_data_fifoblk_mem_gen_v8_1__parameterized0\ : entity is "blk_mem_gen_v8_1";
end \chan_link_axis_data_fifoblk_mem_gen_v8_1__parameterized0\;

architecture STRUCTURE of \chan_link_axis_data_fifoblk_mem_gen_v8_1__parameterized0\ is
begin
inst_blk_mem_gen: entity work.chan_link_axis_data_fifoblk_mem_gen_v8_1_synth
    port map (
      DINA(36 downto 0) => DINA(36 downto 0),
      DOUTB(36 downto 0) => DOUTB(36 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifomemory is
  port (
    O2 : out STD_LOGIC_VECTOR ( 36 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ENB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end chan_link_axis_data_fifomemory;

architecture STRUCTURE of chan_link_axis_data_fifomemory is
  signal \<const0>\ : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 36 downto 0 );
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\chan_link_axis_data_fifoblk_mem_gen_v8_1__parameterized0\
    port map (
      DINA(36 downto 0) => DINA(36 downto 0),
      DOUTB(36 downto 0) => doutb(36 downto 0),
      ENB => ENB,
      I1 => I1,
      O1(11 downto 0) => O1(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(0),
      Q => O2(0),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(10),
      Q => O2(10),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(11),
      Q => O2(11),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(12),
      Q => O2(12),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(13),
      Q => O2(13),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(14),
      Q => O2(14),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(15),
      Q => O2(15),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(16),
      Q => O2(16),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(17),
      Q => O2(17),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(18),
      Q => O2(18),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(19),
      Q => O2(19),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(1),
      Q => O2(1),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(20),
      Q => O2(20),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(21),
      Q => O2(21),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(22),
      Q => O2(22),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(23),
      Q => O2(23),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(24),
      Q => O2(24),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(25),
      Q => O2(25),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(26),
      Q => O2(26),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(27),
      Q => O2(27),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(28),
      Q => O2(28),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(29),
      Q => O2(29),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(2),
      Q => O2(2),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(30),
      Q => O2(30),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(31),
      Q => O2(31),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(32),
      Q => O2(32),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(33),
      Q => O2(33),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(34),
      Q => O2(34),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(35),
      Q => O2(35),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(36),
      Q => O2(36),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(3),
      Q => O2(3),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(4),
      Q => O2(4),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(5),
      Q => O2(5),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(6),
      Q => O2(6),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(7),
      Q => O2(7),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(8),
      Q => O2(8),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axis_aclk,
      CE => E(0),
      D => doutb(9),
      Q => O2(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifofifo_generator_ramfifo is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 36 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end chan_link_axis_data_fifofifo_generator_ramfifo;

architecture STRUCTURE of chan_link_axis_data_fifofifo_generator_ramfifo is
  signal RD_RST : STD_LOGIC;
  signal RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \n_1_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_1_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_23_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal n_2_rstblk : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_19_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_d2 : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.chan_link_axis_data_fifoclk_x_pntrs
    port map (
      I1(11 downto 0) => p_19_out(11 downto 0),
      I2(11 downto 0) => p_8_out(11 downto 0),
      I3(0) => RD_RST,
      I4(0) => RST,
      O1(11 downto 0) => p_1_out(11 downto 0),
      O2(10 downto 0) => diff_wr_rd(11 downto 1),
      O3(11 downto 0) => p_0_out(11 downto 0),
      S(0) => \n_23_gntv_or_sync_fifo.gcx.clkx\,
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.chan_link_axis_data_fiford_logic
    port map (
      E(0) => \n_2_gntv_or_sync_fifo.gl0.rd\,
      ENB => \n_1_gntv_or_sync_fifo.gl0.rd\,
      I1(10 downto 0) => diff_wr_rd(11 downto 1),
      I2(11 downto 0) => p_1_out(11 downto 0),
      O1(11 downto 0) => p_19_out(11 downto 0),
      Q(1) => n_2_rstblk,
      Q(0) => rd_rst_i(0),
      axis_rd_data_count(12 downto 0) => axis_rd_data_count(12 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.chan_link_axis_data_fifowr_logic
    port map (
      E(0) => \n_1_gntv_or_sync_fifo.gl0.wr\,
      I1(0) => WR_RST,
      O3(11 downto 0) => p_0_out(11 downto 0),
      Q(11 downto 0) => p_8_out(11 downto 0),
      S(0) => \n_23_gntv_or_sync_fifo.gcx.clkx\,
      axis_wr_data_count(12 downto 0) => axis_wr_data_count(12 downto 0),
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_axis_aclk => s_axis_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
\gntv_or_sync_fifo.mem\: entity work.chan_link_axis_data_fifomemory
    port map (
      DINA(36 downto 0) => DINA(36 downto 0),
      E(0) => \n_2_gntv_or_sync_fifo.gl0.rd\,
      ENB => \n_1_gntv_or_sync_fifo.gl0.rd\,
      I1 => \n_1_gntv_or_sync_fifo.gl0.wr\,
      O1(11 downto 0) => p_19_out(11 downto 0),
      O2(36 downto 0) => O1(36 downto 0),
      Q(11 downto 0) => p_8_out(11 downto 0),
      m_axis_aclk => m_axis_aclk,
      s_axis_aclk => s_axis_aclk
    );
rstblk: entity work.chan_link_axis_data_fiforeset_blk_ramfifo
    port map (
      I1 => I1,
      O1(1) => WR_RST,
      O1(0) => RST,
      Q(2) => n_2_rstblk,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      m_axis_aclk => m_axis_aclk,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifofifo_generator_top is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 36 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end chan_link_axis_data_fifofifo_generator_top;

architecture STRUCTURE of chan_link_axis_data_fifofifo_generator_top is
begin
\grf.rf\: entity work.chan_link_axis_data_fifofifo_generator_ramfifo
    port map (
      DINA(36 downto 0) => DINA(36 downto 0),
      I1 => I1,
      O1(36 downto 0) => O1(36 downto 0),
      axis_rd_data_count(12 downto 0) => axis_rd_data_count(12 downto 0),
      axis_wr_data_count(12 downto 0) => axis_wr_data_count(12 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifofifo_generator_v11_0_synth is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 36 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end chan_link_axis_data_fifofifo_generator_v11_0_synth;

architecture STRUCTURE of chan_link_axis_data_fifofifo_generator_v11_0_synth is
begin
\gaxis_fifo.gaxisf.axisf\: entity work.chan_link_axis_data_fifofifo_generator_top
    port map (
      DINA(36 downto 0) => DINA(36 downto 0),
      I1 => I1,
      O1(36 downto 0) => O1(36 downto 0),
      axis_rd_data_count(12 downto 0) => axis_rd_data_count(12 downto 0),
      axis_wr_data_count(12 downto 0) => axis_wr_data_count(12 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifofifo_generator_v11_0 is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 36 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end chan_link_axis_data_fifofifo_generator_v11_0;

architecture STRUCTURE of chan_link_axis_data_fifofifo_generator_v11_0 is
begin
inst_fifo_gen: entity work.chan_link_axis_data_fifofifo_generator_v11_0_synth
    port map (
      DINA(36 downto 0) => DINA(36 downto 0),
      I1 => I1,
      O1(36 downto 0) => O1(36 downto 0),
      axis_rd_data_count(12 downto 0) => axis_rd_data_count(12 downto 0),
      axis_wr_data_count(12 downto 0) => axis_wr_data_count(12 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo is
  port (
    s_axis_aresetn : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclken : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    m_axis_aclken : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_FAMILY : string;
  attribute C_FAMILY of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is "kintex7";
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_AXIS_SIGNAL_SET : string;
  attribute C_AXIS_SIGNAL_SET of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is "32'b00000000000000000000000000011011";
  attribute C_FIFO_DEPTH : integer;
  attribute C_FIFO_DEPTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4096;
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_IS_ACLK_ASYNC : integer;
  attribute C_IS_ACLK_ASYNC of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 2;
  attribute C_ACLKEN_CONV_MODE : integer;
  attribute C_ACLKEN_CONV_MODE of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute G_INDX_SS_TREADY : integer;
  attribute G_INDX_SS_TREADY of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute G_INDX_SS_TDATA : integer;
  attribute G_INDX_SS_TDATA of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute G_INDX_SS_TSTRB : integer;
  attribute G_INDX_SS_TSTRB of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 2;
  attribute G_INDX_SS_TKEEP : integer;
  attribute G_INDX_SS_TKEEP of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 3;
  attribute G_INDX_SS_TLAST : integer;
  attribute G_INDX_SS_TLAST of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute G_INDX_SS_TID : integer;
  attribute G_INDX_SS_TID of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 5;
  attribute G_INDX_SS_TDEST : integer;
  attribute G_INDX_SS_TDEST of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 6;
  attribute G_INDX_SS_TUSER : integer;
  attribute G_INDX_SS_TUSER of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 7;
  attribute G_MASK_SS_TREADY : integer;
  attribute G_MASK_SS_TREADY of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute G_MASK_SS_TDATA : integer;
  attribute G_MASK_SS_TDATA of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 2;
  attribute G_MASK_SS_TSTRB : integer;
  attribute G_MASK_SS_TSTRB of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute G_MASK_SS_TKEEP : integer;
  attribute G_MASK_SS_TKEEP of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 8;
  attribute G_MASK_SS_TLAST : integer;
  attribute G_MASK_SS_TLAST of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 16;
  attribute G_MASK_SS_TID : integer;
  attribute G_MASK_SS_TID of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 32;
  attribute G_MASK_SS_TDEST : integer;
  attribute G_MASK_SS_TDEST of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 64;
  attribute G_MASK_SS_TUSER : integer;
  attribute G_MASK_SS_TUSER of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 128;
  attribute G_TASK_SEVERITY_ERR : integer;
  attribute G_TASK_SEVERITY_ERR of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 2;
  attribute G_TASK_SEVERITY_WARNING : integer;
  attribute G_TASK_SEVERITY_WARNING of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute G_TASK_SEVERITY_INFO : integer;
  attribute G_TASK_SEVERITY_INFO of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute P_TREADY_EXISTS : integer;
  attribute P_TREADY_EXISTS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute P_TDATA_EXISTS : integer;
  attribute P_TDATA_EXISTS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute P_TSTRB_EXISTS : integer;
  attribute P_TSTRB_EXISTS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute P_TKEEP_EXISTS : integer;
  attribute P_TKEEP_EXISTS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute P_TLAST_EXISTS : integer;
  attribute P_TLAST_EXISTS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute P_TID_EXISTS : integer;
  attribute P_TID_EXISTS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute P_TDEST_EXISTS : integer;
  attribute P_TDEST_EXISTS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute P_TUSER_EXISTS : integer;
  attribute P_TUSER_EXISTS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute P_AXIS_PAYLOAD_WIDTH : integer;
  attribute P_AXIS_PAYLOAD_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 37;
  attribute P_WR_PNTR_WIDTH : integer;
  attribute P_WR_PNTR_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 12;
  attribute P_FIFO_COUNT_WIDTH : integer;
  attribute P_FIFO_COUNT_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 13;
  attribute P_FIFO_TYPE : integer;
  attribute P_FIFO_TYPE of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute P_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute P_IMPLEMENTATION_TYPE_AXIS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute P_MSGON_VAL : integer;
  attribute P_MSGON_VAL of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute P_APPLICATION_TYPE_AXIS : integer;
  attribute P_APPLICATION_TYPE_AXIS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute LP_S_ACLKEN_CAN_TOGGLE : integer;
  attribute LP_S_ACLKEN_CAN_TOGGLE of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute LP_M_ACLKEN_CAN_TOGGLE : integer;
  attribute LP_M_ACLKEN_CAN_TOGGLE of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 0;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 18;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 18;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 32;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 64;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 1;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute C_RD_PNTR_WIDTH_RACH : integer;
  attribute C_RD_PNTR_WIDTH_RACH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute C_RD_PNTR_WIDTH_RDCH : integer;
  attribute C_RD_PNTR_WIDTH_RDCH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_RD_PNTR_WIDTH_WACH : integer;
  attribute C_RD_PNTR_WIDTH_WACH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute C_RD_PNTR_WIDTH_WDCH : integer;
  attribute C_RD_PNTR_WIDTH_WDCH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 10;
  attribute C_RD_PNTR_WIDTH_WRCH : integer;
  attribute C_RD_PNTR_WIDTH_WRCH of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo : entity is 12;
end chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo;

architecture STRUCTURE of chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo is
  signal \<const0>\ : STD_LOGIC;
  signal \^axis_rd_data_count\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^axis_wr_data_count\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s_and_m_aresetn_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of s_and_m_aresetn_i : signal is "true";
begin
  axis_data_count(31) <= \<const0>\;
  axis_data_count(30) <= \<const0>\;
  axis_data_count(29) <= \<const0>\;
  axis_data_count(28) <= \<const0>\;
  axis_data_count(27) <= \<const0>\;
  axis_data_count(26) <= \<const0>\;
  axis_data_count(25) <= \<const0>\;
  axis_data_count(24) <= \<const0>\;
  axis_data_count(23) <= \<const0>\;
  axis_data_count(22) <= \<const0>\;
  axis_data_count(21) <= \<const0>\;
  axis_data_count(20) <= \<const0>\;
  axis_data_count(19) <= \<const0>\;
  axis_data_count(18) <= \<const0>\;
  axis_data_count(17) <= \<const0>\;
  axis_data_count(16) <= \<const0>\;
  axis_data_count(15) <= \<const0>\;
  axis_data_count(14) <= \<const0>\;
  axis_data_count(13) <= \<const0>\;
  axis_data_count(12 downto 0) <= \^axis_wr_data_count\(12 downto 0);
  axis_rd_data_count(31) <= \<const0>\;
  axis_rd_data_count(30) <= \<const0>\;
  axis_rd_data_count(29) <= \<const0>\;
  axis_rd_data_count(28) <= \<const0>\;
  axis_rd_data_count(27) <= \<const0>\;
  axis_rd_data_count(26) <= \<const0>\;
  axis_rd_data_count(25) <= \<const0>\;
  axis_rd_data_count(24) <= \<const0>\;
  axis_rd_data_count(23) <= \<const0>\;
  axis_rd_data_count(22) <= \<const0>\;
  axis_rd_data_count(21) <= \<const0>\;
  axis_rd_data_count(20) <= \<const0>\;
  axis_rd_data_count(19) <= \<const0>\;
  axis_rd_data_count(18) <= \<const0>\;
  axis_rd_data_count(17) <= \<const0>\;
  axis_rd_data_count(16) <= \<const0>\;
  axis_rd_data_count(15) <= \<const0>\;
  axis_rd_data_count(14) <= \<const0>\;
  axis_rd_data_count(13) <= \<const0>\;
  axis_rd_data_count(12 downto 0) <= \^axis_rd_data_count\(12 downto 0);
  axis_wr_data_count(31) <= \<const0>\;
  axis_wr_data_count(30) <= \<const0>\;
  axis_wr_data_count(29) <= \<const0>\;
  axis_wr_data_count(28) <= \<const0>\;
  axis_wr_data_count(27) <= \<const0>\;
  axis_wr_data_count(26) <= \<const0>\;
  axis_wr_data_count(25) <= \<const0>\;
  axis_wr_data_count(24) <= \<const0>\;
  axis_wr_data_count(23) <= \<const0>\;
  axis_wr_data_count(22) <= \<const0>\;
  axis_wr_data_count(21) <= \<const0>\;
  axis_wr_data_count(20) <= \<const0>\;
  axis_wr_data_count(19) <= \<const0>\;
  axis_wr_data_count(18) <= \<const0>\;
  axis_wr_data_count(17) <= \<const0>\;
  axis_wr_data_count(16) <= \<const0>\;
  axis_wr_data_count(15) <= \<const0>\;
  axis_wr_data_count(14) <= \<const0>\;
  axis_wr_data_count(13) <= \<const0>\;
  axis_wr_data_count(12 downto 0) <= \^axis_wr_data_count\(12 downto 0);
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\gen_async_clock_and_reset.inst_clock_synchronizer\: entity work.chan_link_axis_data_fifoaxis_infrastructure_v1_1_clock_synchronizer
    port map (
      m_axis_aresetn => m_axis_aresetn,
      \out\(0) => s_and_m_aresetn_i,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn
    );
\gen_fifo_generator.fifo_generator_inst\: entity work.chan_link_axis_data_fifofifo_generator_v11_0
    port map (
      DINA(36 downto 5) => s_axis_tdata(31 downto 0),
      DINA(4 downto 1) => s_axis_tkeep(3 downto 0),
      DINA(0) => s_axis_tlast,
      I1 => s_and_m_aresetn_i,
      O1(36 downto 5) => m_axis_tdata(31 downto 0),
      O1(4 downto 1) => m_axis_tkeep(3 downto 0),
      O1(0) => m_axis_tlast,
      axis_rd_data_count(12 downto 0) => \^axis_rd_data_count\(12 downto 0),
      axis_wr_data_count(12 downto 0) => \^axis_wr_data_count\(12 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity chan_link_axis_data_fifo is
  port (
    s_axis_aresetn : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of chan_link_axis_data_fifo : entity is true;
  attribute x_core_info : string;
  attribute x_core_info of chan_link_axis_data_fifo : entity is "axis_data_fifo_v1_1_axis_data_fifo,Vivado 2013.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of chan_link_axis_data_fifo : entity is "chan_link_axis_data_fifo,axis_data_fifo_v1_1_axis_data_fifo,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of chan_link_axis_data_fifo : entity is "chan_link_axis_data_fifo,axis_data_fifo_v1_1_axis_data_fifo,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axis_data_fifo,x_ipVersion=1.1,x_ipCoreRevision=1,x_ipLanguage=VERILOG,C_FAMILY=kintex7,C_AXIS_TDATA_WIDTH=32,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET=0b00011011,C_FIFO_DEPTH=4096,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=1,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of chan_link_axis_data_fifo : entity is "yes";
end chan_link_axis_data_fifo;

architecture STRUCTURE of chan_link_axis_data_fifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACLKEN_CONV_MODE : integer;
  attribute C_ACLKEN_CONV_MODE of inst : label is 0;
  attribute C_AXIS_SIGNAL_SET : string;
  attribute C_AXIS_SIGNAL_SET of inst : label is "32'b00000000000000000000000000011011";
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 4;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of inst : label is 10;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of inst : label is 18;
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of inst : label is 18;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintex7";
  attribute C_FIFO_DEPTH : integer;
  attribute C_FIFO_DEPTH of inst : label is 4096;
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of inst : label is 1;
  attribute C_IS_ACLK_ASYNC : integer;
  attribute C_IS_ACLK_ASYNC of inst : label is 1;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of inst : label is 10;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of inst : label is 10;
  attribute C_RD_PNTR_WIDTH_RACH : integer;
  attribute C_RD_PNTR_WIDTH_RACH of inst : label is 4;
  attribute C_RD_PNTR_WIDTH_RDCH : integer;
  attribute C_RD_PNTR_WIDTH_RDCH of inst : label is 10;
  attribute C_RD_PNTR_WIDTH_WACH : integer;
  attribute C_RD_PNTR_WIDTH_WACH of inst : label is 4;
  attribute C_RD_PNTR_WIDTH_WDCH : integer;
  attribute C_RD_PNTR_WIDTH_WDCH of inst : label is 10;
  attribute C_RD_PNTR_WIDTH_WRCH : integer;
  attribute C_RD_PNTR_WIDTH_WRCH of inst : label is 4;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 2;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of inst : label is 10;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of inst : label is 12;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of inst : label is 4;
  attribute G_INDX_SS_TDATA : integer;
  attribute G_INDX_SS_TDATA of inst : label is 1;
  attribute G_INDX_SS_TDEST : integer;
  attribute G_INDX_SS_TDEST of inst : label is 6;
  attribute G_INDX_SS_TID : integer;
  attribute G_INDX_SS_TID of inst : label is 5;
  attribute G_INDX_SS_TKEEP : integer;
  attribute G_INDX_SS_TKEEP of inst : label is 3;
  attribute G_INDX_SS_TLAST : integer;
  attribute G_INDX_SS_TLAST of inst : label is 4;
  attribute G_INDX_SS_TREADY : integer;
  attribute G_INDX_SS_TREADY of inst : label is 0;
  attribute G_INDX_SS_TSTRB : integer;
  attribute G_INDX_SS_TSTRB of inst : label is 2;
  attribute G_INDX_SS_TUSER : integer;
  attribute G_INDX_SS_TUSER of inst : label is 7;
  attribute G_MASK_SS_TDATA : integer;
  attribute G_MASK_SS_TDATA of inst : label is 2;
  attribute G_MASK_SS_TDEST : integer;
  attribute G_MASK_SS_TDEST of inst : label is 64;
  attribute G_MASK_SS_TID : integer;
  attribute G_MASK_SS_TID of inst : label is 32;
  attribute G_MASK_SS_TKEEP : integer;
  attribute G_MASK_SS_TKEEP of inst : label is 8;
  attribute G_MASK_SS_TLAST : integer;
  attribute G_MASK_SS_TLAST of inst : label is 16;
  attribute G_MASK_SS_TREADY : integer;
  attribute G_MASK_SS_TREADY of inst : label is 1;
  attribute G_MASK_SS_TSTRB : integer;
  attribute G_MASK_SS_TSTRB of inst : label is 4;
  attribute G_MASK_SS_TUSER : integer;
  attribute G_MASK_SS_TUSER of inst : label is 128;
  attribute G_TASK_SEVERITY_ERR : integer;
  attribute G_TASK_SEVERITY_ERR of inst : label is 2;
  attribute G_TASK_SEVERITY_INFO : integer;
  attribute G_TASK_SEVERITY_INFO of inst : label is 0;
  attribute G_TASK_SEVERITY_WARNING : integer;
  attribute G_TASK_SEVERITY_WARNING of inst : label is 1;
  attribute LP_M_ACLKEN_CAN_TOGGLE : integer;
  attribute LP_M_ACLKEN_CAN_TOGGLE of inst : label is 0;
  attribute LP_S_ACLKEN_CAN_TOGGLE : integer;
  attribute LP_S_ACLKEN_CAN_TOGGLE of inst : label is 0;
  attribute P_APPLICATION_TYPE_AXIS : integer;
  attribute P_APPLICATION_TYPE_AXIS of inst : label is 0;
  attribute P_AXIS_PAYLOAD_WIDTH : integer;
  attribute P_AXIS_PAYLOAD_WIDTH of inst : label is 37;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of inst : label is 0;
  attribute P_FIFO_COUNT_WIDTH : integer;
  attribute P_FIFO_COUNT_WIDTH of inst : label is 13;
  attribute P_FIFO_TYPE : integer;
  attribute P_FIFO_TYPE of inst : label is 1;
  attribute P_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute P_IMPLEMENTATION_TYPE_AXIS of inst : label is 11;
  attribute P_MSGON_VAL : integer;
  attribute P_MSGON_VAL of inst : label is 0;
  attribute P_TDATA_EXISTS : integer;
  attribute P_TDATA_EXISTS of inst : label is 1;
  attribute P_TDEST_EXISTS : integer;
  attribute P_TDEST_EXISTS of inst : label is 0;
  attribute P_TID_EXISTS : integer;
  attribute P_TID_EXISTS of inst : label is 0;
  attribute P_TKEEP_EXISTS : integer;
  attribute P_TKEEP_EXISTS of inst : label is 1;
  attribute P_TLAST_EXISTS : integer;
  attribute P_TLAST_EXISTS of inst : label is 1;
  attribute P_TREADY_EXISTS : integer;
  attribute P_TREADY_EXISTS of inst : label is 1;
  attribute P_TSTRB_EXISTS : integer;
  attribute P_TSTRB_EXISTS of inst : label is 0;
  attribute P_TUSER_EXISTS : integer;
  attribute P_TUSER_EXISTS of inst : label is 0;
  attribute P_WR_PNTR_WIDTH : integer;
  attribute P_WR_PNTR_WIDTH of inst : label is 12;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of inst : label is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst: entity work.chan_link_axis_data_fifoaxis_data_fifo_v1_1_axis_data_fifo
    port map (
      axis_data_count(31 downto 0) => axis_data_count(31 downto 0),
      axis_rd_data_count(31 downto 0) => axis_rd_data_count(31 downto 0),
      axis_wr_data_count(31 downto 0) => axis_wr_data_count(31 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_aclken => \<const1>\,
      m_axis_aresetn => m_axis_aresetn,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_inst_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_inst_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => NLW_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(0) => NLW_inst_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aclken => \<const1>\,
      s_axis_aresetn => s_axis_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => \<const0>\,
      s_axis_tid(0) => \<const0>\,
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3) => \<const1>\,
      s_axis_tstrb(2) => \<const1>\,
      s_axis_tstrb(1) => \<const1>\,
      s_axis_tstrb(0) => \<const1>\,
      s_axis_tuser(0) => \<const0>\,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
