

================================================================
== Vitis HLS Report for 'scaleVector_2out_Pipeline_scale_vector'
================================================================
* Date:           Fri Jan  9 14:29:31 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.154 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- scale_vector  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       53|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     48|     1392|     1720|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      616|     -|
|Register             |        -|      -|     1588|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     48|     2980|     2389|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_med_dsp_1_U277  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U278  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U279  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U280  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U281  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U282  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U283  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U284  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  48| 1392| 1720|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln180_fu_172_p2               |         +|   0|  0|  31|          31|           1|
    |icmp_ln180_fu_166_p2              |      icmp|   0|  0|  16|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          66|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load            |  32|          2|   31|         62|
    |grp_fu_108_p2                      |  64|          2|   64|        128|
    |grp_fu_112_p2                      |  64|          2|   64|        128|
    |grp_fu_116_p2                      |  64|          2|   64|        128|
    |grp_fu_120_p2                      |  64|          2|   64|        128|
    |grp_fu_124_p2                      |  64|          2|   64|        128|
    |grp_fu_128_p2                      |  64|          2|   64|        128|
    |grp_fu_132_p2                      |  64|          2|   64|        128|
    |grp_fu_136_p2                      |  64|          2|   64|        128|
    |i_fu_72                            |  32|          2|   31|         62|
    |primalInfeasRay_SVfifo_lb_i_blk_n  |   8|          2|    1|          2|
    |primalInfeasRay_SVfifo_ub_i_blk_n  |   8|          2|    1|          2|
    |primalInfeasRay_fifo_i_blk_n       |   8|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 616|         30|  579|       1158|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |grp_fu_108_ce                     |   1|   0|    1|          0|
    |grp_fu_108_p0                     |  64|   0|   64|          0|
    |grp_fu_108_p1                     |  64|   0|   64|          0|
    |grp_fu_112_ce                     |   1|   0|    1|          0|
    |grp_fu_112_p0                     |  64|   0|   64|          0|
    |grp_fu_112_p1                     |  64|   0|   64|          0|
    |grp_fu_116_ce                     |   1|   0|    1|          0|
    |grp_fu_116_p0                     |  64|   0|   64|          0|
    |grp_fu_116_p1                     |  64|   0|   64|          0|
    |grp_fu_120_ce                     |   1|   0|    1|          0|
    |grp_fu_120_p0                     |  64|   0|   64|          0|
    |grp_fu_120_p1                     |  64|   0|   64|          0|
    |grp_fu_124_ce                     |   1|   0|    1|          0|
    |grp_fu_124_p0                     |  64|   0|   64|          0|
    |grp_fu_124_p1                     |  64|   0|   64|          0|
    |grp_fu_128_ce                     |   1|   0|    1|          0|
    |grp_fu_128_p0                     |  64|   0|   64|          0|
    |grp_fu_128_p1                     |  64|   0|   64|          0|
    |grp_fu_132_ce                     |   1|   0|    1|          0|
    |grp_fu_132_p0                     |  64|   0|   64|          0|
    |grp_fu_132_p1                     |  64|   0|   64|          0|
    |grp_fu_136_ce                     |   1|   0|    1|          0|
    |grp_fu_136_p0                     |  64|   0|   64|          0|
    |grp_fu_136_p1                     |  64|   0|   64|          0|
    |i_fu_72                           |  31|   0|   31|          0|
    |pre_grp_fu_108_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_112_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_116_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_120_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_124_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_128_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_132_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_136_p2_reg             |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1588|   0| 1588|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|  scaleVector_2out_Pipeline_scale_vector|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|  scaleVector_2out_Pipeline_scale_vector|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|  scaleVector_2out_Pipeline_scale_vector|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|  scaleVector_2out_Pipeline_scale_vector|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|  scaleVector_2out_Pipeline_scale_vector|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|  scaleVector_2out_Pipeline_scale_vector|  return value|
|primalInfeasRay_fifo_i_dout                 |   in|  512|     ap_fifo|                  primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_fifo_i_num_data_valid       |   in|    3|     ap_fifo|                  primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_fifo_i_fifo_cap             |   in|    3|     ap_fifo|                  primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_fifo_i_empty_n              |   in|    1|     ap_fifo|                  primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_fifo_i_read                 |  out|    1|     ap_fifo|                  primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_SVfifo_lb_i_din             |  out|  512|     ap_fifo|             primalInfeasRay_SVfifo_lb_i|       pointer|
|primalInfeasRay_SVfifo_lb_i_num_data_valid  |   in|    3|     ap_fifo|             primalInfeasRay_SVfifo_lb_i|       pointer|
|primalInfeasRay_SVfifo_lb_i_fifo_cap        |   in|    3|     ap_fifo|             primalInfeasRay_SVfifo_lb_i|       pointer|
|primalInfeasRay_SVfifo_lb_i_full_n          |   in|    1|     ap_fifo|             primalInfeasRay_SVfifo_lb_i|       pointer|
|primalInfeasRay_SVfifo_lb_i_write           |  out|    1|     ap_fifo|             primalInfeasRay_SVfifo_lb_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_din             |  out|  512|     ap_fifo|             primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_num_data_valid  |   in|    3|     ap_fifo|             primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_fifo_cap        |   in|    3|     ap_fifo|             primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_full_n          |   in|    1|     ap_fifo|             primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_write           |  out|    1|     ap_fifo|             primalInfeasRay_SVfifo_ub_i|       pointer|
|n                                           |   in|   32|     ap_none|                                       n|        scalar|
|weight                                      |   in|   64|     ap_none|                                  weight|        scalar|
+--------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

