# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../circuito.vhd" \
"../../../../control.vhd" \
"../../../../Lab0.srcs/sources_1/new/datapath.vhd" \
"../../../../circuito_tb.vhd" \

# Do not sort compile order
nosort
