m255
K4
z2
!s11e vcom 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/work
Ealu
Z0 w1613790386
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 47
Z5 d/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu
Z6 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd
Z7 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd
l0
L6 1
V<kD:mV[U@2_EQLEnZ[MMU1
!s100 c00N:jPdb0izQebo22kDO0
Z8 OV;C;2020.1_3;71
32
Z9 !s110 1613790391
!i10b 1
Z10 !s108 1613790391.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd|
Z12 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Aarch
R1
R2
R3
R4
Z15 DEx4 work 3 alu 0 22 <kD:mV[U@2_EQLEnZ[MMU1
!i122 47
l57
Z16 L21 61
V8RdTb]6JSU`^>Di0@`K>F1
!s100 j0;>=DY6JQWElLCzM;[Qj3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealukernel
Z17 w1612301906
R1
R2
R3
R4
!i122 34
R5
Z18 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd
Z19 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd
l0
L7 1
VkJ^3^:10A=U^Tgd@L:W5:1
!s100 On1nihS[C7=:hD6>B_5Vd0
R8
32
Z20 !s110 1612891430
!i10b 1
Z21 !s108 1612891430.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
Z23 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
!i113 1
R13
R14
Aarch
R1
R2
R3
R4
DEx4 work 9 alukernel 0 22 kJ^3^:10A=U^Tgd@L:W5:1
!i122 34
l17
L16 56
V1?Ii?9OB9j09Z`:0?5Vco1
!s100 _cajFa<@T>U8XQK:G4mS;2
R8
32
R20
!i10b 1
R21
R22
R23
!i113 1
R13
R14
Edisplay
Z24 w1612406827
R2
R3
R4
Z25 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
!i122 38
R5
Z26 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Display.vhd
Z27 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Display.vhd
l0
L5 1
VkaODFnmGk<1T^nT=n?WEi0
!s100 7?5XG<K>T731jfF`6VcIk3
R8
32
R20
!i10b 1
R21
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Display.vhd|
Z29 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Display.vhd|
!i113 1
R13
R14
Abehav
R2
R3
R4
R25
DEx4 work 7 display 0 22 kaODFnmGk<1T^nT=n?WEi0
!i122 38
l13
L12 25
VI9f[]?=Oh9J88fZ@LBkNC3
!s100 c]5AoNZoJXeJgOQUMB?2d0
R8
32
R20
!i10b 1
R21
R28
R29
!i113 1
R13
R14
Emultiplexer16
R17
R3
R4
!i122 35
R5
Z30 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Multiplexer16.vhd
Z31 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Multiplexer16.vhd
l0
L2 1
V?5IRHJ8iamAiSf32?I:cJ1
!s100 iS6DM4J@KMPd_;]L]HaSi0
R8
32
R20
!i10b 1
R21
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Multiplexer16.vhd|
Z33 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Multiplexer16.vhd|
!i113 1
R13
R14
Abehav
R3
R4
DEx4 work 13 multiplexer16 0 22 ?5IRHJ8iamAiSf32?I:cJ1
!i122 35
l2
L2 1
VVAIF:h<nac:RJPc]ZC9e[0
!s100 J<?^:0Sk<MaPiOM[NDYEE0
R8
32
R20
!i10b 1
R21
R32
R33
!i113 1
R13
R14
Eregister16
R17
R3
R4
!i122 36
R5
Z34 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Register16.vhd
Z35 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Register16.vhd
l0
L1 1
Vd28cLTmOBzH`1]:BNSV^62
!s100 iJIdT8`AFLQ]aXImULPi^3
R8
32
R20
!i10b 1
R21
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Register16.vhd|
Z37 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Register16.vhd|
!i113 1
R13
R14
Abehav
R3
R4
DEx4 work 10 register16 0 22 d28cLTmOBzH`1]:BNSV^62
!i122 36
l1
L1 1
VZTNUh<W:h0L_LB?JEo`2W1
!s100 Kla[QXHfeJK1h9O@?lbY60
R8
32
R20
!i10b 1
R21
R36
R37
!i113 1
R13
R14
Etristatebuffer16
R17
R3
R4
!i122 37
R5
Z38 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/TriStateBuffer16.vhd
Z39 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/TriStateBuffer16.vhd
l0
L1 1
VgZDjG^>R4l;HVOK[iIINe2
!s100 ?1B<RL]ol]8nmhc4H<dNH3
R8
32
R20
!i10b 1
R21
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/TriStateBuffer16.vhd|
Z41 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/TriStateBuffer16.vhd|
!i113 1
R13
R14
Abehav
R3
R4
DEx4 work 16 tristatebuffer16 0 22 gZDjG^>R4l;HVOK[iIINe2
!i122 37
l1
L1 1
VlfU1VP2N]]:Y@3H_ZAWMD0
!s100 h>ZnFg6gl5O?CjGHH=KN41
R8
32
R20
!i10b 1
R21
R40
R41
!i113 1
R13
R14
