#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 18 22:15:38 2015
# Process ID: 14607
# Log file: /home/swalters/Classes/Fall15/CompArch-Lab3/cpu/cpu.runs/synth_1/CPU.vds
# Journal file: /home/swalters/Classes/Fall15/CompArch-Lab3/cpu/cpu.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 941.062 ; gain = 136.520 ; free physical = 388 ; free virtual = 6363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:1]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/regfile.v:9]
INFO: [Synth 8-638] synthesizing module 'decoder1to32' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/decoder.v:4]
INFO: [Synth 8-256] done synthesizing module 'decoder1to32' (1#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/decoder.v:4]
INFO: [Synth 8-638] synthesizing module 'register32zero' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/register.v:37]
  Parameter width bound to: 32 - type: integer
INFO: [Synth 8-256] done synthesizing module 'register32zero' (2#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/register.v:37]
INFO: [Synth 8-638] synthesizing module 'register32' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/register.v:16]
  Parameter width bound to: 32 - type: integer
INFO: [Synth 8-256] done synthesizing module 'register32' (3#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/register.v:16]
INFO: [Synth 8-638] synthesizing module 'mux32to1by32' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/multiplexer.v:13]
INFO: [Synth 8-256] done synthesizing module 'mux32to1by32' (4#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/multiplexer.v:13]
INFO: [Synth 8-256] done synthesizing module 'regfile' (5#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/regfile/regfile.v:9]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:19]
INFO: [Synth 8-638] synthesizing module 'ALUcontrolLUT' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:84]
INFO: [Synth 8-256] done synthesizing module 'ALUcontrolLUT' (6#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:84]
INFO: [Synth 8-638] synthesizing module 'xOr32' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:103]
INFO: [Synth 8-256] done synthesizing module 'xOr32' (7#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:103]
INFO: [Synth 8-638] synthesizing module 'nAnd32' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:114]
INFO: [Synth 8-638] synthesizing module 'signExtend' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:222]
INFO: [Synth 8-256] done synthesizing module 'signExtend' (8#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:222]
INFO: [Synth 8-256] done synthesizing module 'nAnd32' (9#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:114]
INFO: [Synth 8-638] synthesizing module 'nOr32' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:134]
INFO: [Synth 8-256] done synthesizing module 'nOr32' (10#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:134]
INFO: [Synth 8-638] synthesizing module 'doMath' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:173]
INFO: [Synth 8-638] synthesizing module 'fullAdder32bit' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:189]
INFO: [Synth 8-638] synthesizing module 'bitFullAdder' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:208]
INFO: [Synth 8-256] done synthesizing module 'bitFullAdder' (11#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:208]
INFO: [Synth 8-256] done synthesizing module 'fullAdder32bit' (12#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:189]
INFO: [Synth 8-256] done synthesizing module 'doMath' (13#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:173]
INFO: [Synth 8-638] synthesizing module 'SLT' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:154]
INFO: [Synth 8-256] done synthesizing module 'SLT' (14#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:154]
INFO: [Synth 8-638] synthesizing module 'zeroTest' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:74]
INFO: [Synth 8-256] done synthesizing module 'zeroTest' (15#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:74]
INFO: [Synth 8-256] done synthesizing module 'ALU' (16#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:19]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/sign_extend.v:1]
  Parameter width bound to: 32 - type: integer
  Parameter size bound to: 16 - type: integer
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (17#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/sign_extend.v:1]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/memory.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/memory.v:12]
INFO: [Synth 8-256] done synthesizing module 'memory' (18#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/memory.v:1]
INFO: [Synth 8-638] synthesizing module 'instr_fetch' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_fetch.v:1]
INFO: [Synth 8-638] synthesizing module 'sign_extend__parameterized0' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/sign_extend.v:1]
  Parameter width bound to: 30 - type: integer
  Parameter size bound to: 14 - type: integer
INFO: [Synth 8-256] done synthesizing module 'sign_extend__parameterized0' (18#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/sign_extend.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_fetch.v:34]
INFO: [Synth 8-256] done synthesizing module 'instr_fetch' (19#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_fetch.v:1]
INFO: [Synth 8-638] synthesizing module 'instr_decoder' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_decoder.v:1]
  Parameter LW bound to: 6'b100011
  Parameter SW bound to: 6'b101011
  Parameter J bound to: 6'b000010
  Parameter JAL bound to: 6'b000011
  Parameter BNE bound to: 6'b000101
  Parameter ADDI bound to: 6'b001000
  Parameter FUNC bound to: 6'b000000
  Parameter XORI bound to: 6'b001110
  Parameter ADD bound to: 6'b100000
  Parameter SUB bound to: 6'b100010
  Parameter SLT bound to: 6'b101010
  Parameter JR bound to: 6'b001000
INFO: [Synth 8-155] case statement is not full and has no default [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_decoder.v:125]
INFO: [Synth 8-256] done synthesizing module 'instr_decoder' (20#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_decoder.v:1]
WARNING: [Synth 8-3848] Net wire7 in module/entity CPU does not have driver. [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:5]
INFO: [Synth 8-256] done synthesizing module 'CPU' (21#1) [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.352 ; gain = 172.809 ; free physical = 347 ; free virtual = 6323
---------------------------------------------------------------------------------

Report Check Netlist:
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[31] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[30] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[29] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[28] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[27] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[26] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[25] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[24] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[23] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[22] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[21] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[20] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[19] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[18] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[17] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[16] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[15] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[14] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[13] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[12] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[11] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[10] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[9] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[8] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[7] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[6] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[5] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[4] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[3] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[2] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[1] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
WARNING: [Synth 8-3295] tying undriven pin memory:DataIn[0] to constant 0 [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/CPU.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 977.352 ; gain = 172.809 ; free physical = 346 ; free virtual = 6322
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/swalters/CA_installers/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/swalters/CA_installers/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1284.688 ; gain = 0.000 ; free physical = 164 ; free virtual = 6139
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 161 ; free virtual = 6136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 161 ; free virtual = 6136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 161 ; free virtual = 6136
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_write" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'carryflag_reg' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'overflag_reg' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/ALU.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'reg_write_reg' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_decoder.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'alu_src_reg' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_decoder.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'jump_reg' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_decoder.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'alu_ctrl_reg' [/home/swalters/Classes/Fall15/CompArch-Lab3/verilog/instr_decoder.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 148 ; free virtual = 6123
---------------------------------------------------------------------------------

Report RTL Partitions:
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics
---------------------------------------------------------------------------------
Detailed RTL Component Info :
+---Adders :
     3 Input     30 Bit       Adders := 1
+---XORs :
     2 Input      1 Bit         XORs := 354
+---Registers :
                 32 Bit    Registers := 32
                 30 Bit    Registers := 1
+---Muxes :
     2 Input     32 Bit        Muxes := 3
     2 Input     30 Bit        Muxes := 1
     4 Input     30 Bit        Muxes := 2
     2 Input      5 Bit        Muxes := 2
     8 Input      3 Bit        Muxes := 1
     6 Input      3 Bit        Muxes := 1
     4 Input      3 Bit        Muxes := 1
     8 Input      2 Bit        Muxes := 6
     6 Input      2 Bit        Muxes := 1
     3 Input      2 Bit        Muxes := 1
     8 Input      1 Bit        Muxes := 5
     6 Input      1 Bit        Muxes := 7
     3 Input      1 Bit        Muxes := 1
     4 Input      1 Bit        Muxes := 1
---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
Hierarchical RTL Component report
Module CPU
Detailed RTL Component Info :
+---Muxes :
     2 Input     32 Bit        Muxes := 3
     2 Input      5 Bit        Muxes := 2
Module register32zero
Detailed RTL Component Info :
+---Registers :
                 32 Bit    Registers := 1
Module register32
Detailed RTL Component Info :
+---Registers :
                 32 Bit    Registers := 1
Module ALUcontrolLUT
Detailed RTL Component Info :
+---Muxes :
     8 Input      3 Bit        Muxes := 1
     8 Input      1 Bit        Muxes := 2
Module xOr32
Detailed RTL Component Info :
+---XORs :
     2 Input      1 Bit         XORs := 32
Module bitFullAdder
Detailed RTL Component Info :
+---XORs :
     2 Input      1 Bit         XORs := 3
Module fullAdder32bit
Detailed RTL Component Info :
+---XORs :
     2 Input      1 Bit         XORs := 1
Module ALU
Detailed RTL Component Info :
+---Muxes :
     6 Input      1 Bit        Muxes := 3
Module instr_fetch
Detailed RTL Component Info :
+---Adders :
     3 Input     30 Bit       Adders := 1
+---Registers :
                 30 Bit    Registers := 1
+---Muxes :
     2 Input     30 Bit        Muxes := 1
     4 Input     30 Bit        Muxes := 2
Module instr_decoder
Detailed RTL Component Info :
+---Muxes :
     6 Input      3 Bit        Muxes := 1
     4 Input      3 Bit        Muxes := 1
     8 Input      2 Bit        Muxes := 6
     6 Input      2 Bit        Muxes := 1
     3 Input      2 Bit        Muxes := 1
     8 Input      1 Bit        Muxes := 3
     6 Input      1 Bit        Muxes := 4
     3 Input      1 Bit        Muxes := 1
     4 Input      1 Bit        Muxes := 1
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 147 ; free virtual = 6123
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 147 ; free virtual = 6122
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 147 ; free virtual = 6122

Report RTL Partitions:
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM:
+------------+----------------+-----------+----------------------+-------------------+-------------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives        | Hierarchical Name |
+------------+----------------+-----------+----------------------+-------------------+-------------------+
|CPU         | memory/mem_reg | Implied   | 1 K x 32             | RAM128X1D x 256   | CPU/ram__1        |
+------------+----------------+-----------+----------------------+-------------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[31] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[30] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[29] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[28] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[27] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[26] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[25] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[24] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[23] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[22] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[21] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[20] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[19] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[18] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[17] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[16] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[15] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[14] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[13] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[12] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[11] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[10] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[9] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[8] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[7] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[6] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[5] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[4] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[3] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[2] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[1] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[31].rN/q_reg[0] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[31] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[30] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[29] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[28] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[27] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[26] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[25] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[24] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[23] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[22] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[21] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[20] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[19] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[18] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[17] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[16] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[15] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[14] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[13] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[12] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[11] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[10] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[9] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[8] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[7] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[6] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[5] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[4] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[3] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[2] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[1] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[30].rN/q_reg[0] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[31] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[30] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[29] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[28] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[27] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[26] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[25] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[24] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[23] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[22] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[21] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[20] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[19] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[18] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[17] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[16] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[15] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[14] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[13] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[12] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[11] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[10] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[9] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[8] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[7] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[6] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[5] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[4] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[3] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[2] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[1] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[29].rN/q_reg[0] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[28].rN/q_reg[31] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[28].rN/q_reg[30] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[28].rN/q_reg[29] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\regfile/REGISTERS[28].rN/q_reg[28] ) is unused and will be removed from module CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 147 ; free virtual = 6122
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 147 ; free virtual = 6122

Report RTL Partitions:
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 147 ; free virtual = 6122
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 129 ; free virtual = 6086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 129 ; free virtual = 6086
---------------------------------------------------------------------------------

Report RTL Partitions:
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 120 ; free virtual = 6078
---------------------------------------------------------------------------------

Report RTL Partitions:
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 137 ; free virtual = 6086
---------------------------------------------------------------------------------

Report Check Netlist:
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 137 ; free virtual = 6086
---------------------------------------------------------------------------------

Report RTL Partitions:
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 137 ; free virtual = 6086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 137 ; free virtual = 6086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 137 ; free virtual = 6086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes:
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage:
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas:
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 137 ; free virtual = 6086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1284.691 ; gain = 56.289 ; free physical = 137 ; free virtual = 6086
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 480.148 ; free physical = 137 ; free virtual = 6086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 140 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.691 ; gain = 371.629 ; free physical = 136 ; free virtual = 6085
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1292.695 ; gain = 0.000 ; free physical = 135 ; free virtual = 6084
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 22:16:07 2015...
