{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770978515476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770978515487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 11:28:27 2026 " "Processing started: Fri Feb 13 11:28:27 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770978515487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770978515487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CUTECAR -c CUTECAR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CUTECAR -c CUTECAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770978515487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 16 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1770978515964 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Nios_CUTECAR.qsys " "Elaborating Qsys system entity \"Nios_CUTECAR.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978515992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Loading CUTECAR/Nios_CUTECAR.qsys " "2026.02.13.11:28:37 Progress: Loading CUTECAR/Nios_CUTECAR.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Reading input file " "2026.02.13.11:28:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding clk_0 \[clock_source 13.0\] " "2026.02.13.11:28:37 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module clk_0 " "2026.02.13.11:28:37 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2026.02.13.11:28:37 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module nios2_qsys_0 " "2026.02.13.11:28:37 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module onchip_memory " "2026.02.13.11:28:37 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding switches \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding switches \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module switches " "2026.02.13.11:28:37 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding LEDs \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding LEDs \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module LEDs " "2026.02.13.11:28:37 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module jtag_uart " "2026.02.13.11:28:37 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding sdram \[altera_avalon_new_sdram_controller 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding sdram \[altera_avalon_new_sdram_controller 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module sdram " "2026.02.13.11:28:37 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding writedataR \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding writedataR \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module writedataR " "2026.02.13.11:28:37 Progress: Parameterizing module writedataR" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding writedataL \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding writedataL \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module writedataL " "2026.02.13.11:28:37 Progress: Parameterizing module writedataL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding clocks \[altera_up_clocks 13.0\] " "2026.02.13.11:28:37 Progress: Adding clocks \[altera_up_clocks 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module clocks " "2026.02.13.11:28:37 Progress: Parameterizing module clocks" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding pos_data0r \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding pos_data0r \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module pos_data0r " "2026.02.13.11:28:37 Progress: Parameterizing module pos_data0r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding pos_data1r \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding pos_data1r \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module pos_data1r " "2026.02.13.11:28:37 Progress: Parameterizing module pos_data1r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding pos_data2r \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding pos_data2r \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module pos_data2r " "2026.02.13.11:28:37 Progress: Parameterizing module pos_data2r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding pos_data4r \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding pos_data4r \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module pos_data4r " "2026.02.13.11:28:37 Progress: Parameterizing module pos_data4r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding pos_data5r \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding pos_data5r \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module pos_data5r " "2026.02.13.11:28:37 Progress: Parameterizing module pos_data5r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding pos_data6r \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding pos_data6r \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module pos_data6r " "2026.02.13.11:28:37 Progress: Parameterizing module pos_data6r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Adding pos_data3r \[altera_avalon_pio 13.0.1.99.2\] " "2026.02.13.11:28:37 Progress: Adding pos_data3r \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Parameterizing module pos_data3r " "2026.02.13.11:28:37 Progress: Parameterizing module pos_data3r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:37 Progress: Building connections " "2026.02.13.11:28:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978517910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:38 Progress: Parameterizing connections " "2026.02.13.11:28:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:38 Progress: Validating " "2026.02.13.11:28:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.02.13.11:28:38 Progress: Done reading input file " "2026.02.13.11:28:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_CUTECAR.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR.pos_data0r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_CUTECAR.pos_data0r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR.pos_data1r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_CUTECAR.pos_data1r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR.pos_data2r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_CUTECAR.pos_data2r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR.pos_data4r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_CUTECAR.pos_data4r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR.pos_data5r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_CUTECAR.pos_data5r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR.pos_data6r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_CUTECAR.pos_data6r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR.pos_data3r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_CUTECAR.pos_data3r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978518728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR: Generating Nios_CUTECAR \"Nios_CUTECAR\" for QUARTUS_SYNTH " "Nios_CUTECAR: Generating Nios_CUTECAR \"Nios_CUTECAR\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978519577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 17 modules, 69 connections " "Pipeline_bridge_swap_transform: After transform: 17 modules, 69 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978519698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978519702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 34 modules, 137 connections " "Merlin_translator_transform: After transform: 34 modules, 137 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978519968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 68 modules, 364 connections " "Merlin_domain_transform: After transform: 68 modules, 364 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978520388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 85 modules, 432 connections " "Merlin_router_transform: After transform: 85 modules, 432 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978520521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 86 modules, 436 connections " "Merlin_burst_transform: After transform: 86 modules, 436 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978520580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 88 modules, 341 connections " "Reset_adaptation_transform: After transform: 88 modules, 341 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978520621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 121 modules, 415 connections " "Merlin_network_to_switch_transform: After transform: 121 modules, 415 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978520725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 123 modules, 421 connections " "Merlin_width_transform: After transform: 123 modules, 421 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978520792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 123 modules, 421 connections " "Merlin_mm_transform: After transform: 123 modules, 421 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978520838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 124 modules, 424 connections " "Merlin_interrupt_mapper_transform: After transform: 124 modules, 424 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978520856 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521325 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521329 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521329 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521329 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521329 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521329 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios_CUTECAR: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'Nios_CUTECAR_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'Nios_CUTECAR_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_CUTECAR_nios2_qsys_0 --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0001_nios2_qsys_0_gen//Nios_CUTECAR_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_CUTECAR_nios2_qsys_0 --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0001_nios2_qsys_0_gen//Nios_CUTECAR_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978521594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:28:42 (*) Starting Nios II generation " "Nios2_qsys_0: # 2026.02.13 11:28:42 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:28:42 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2026.02.13 11:28:42 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2026.02.13 11:28:59 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2026.02.13 11:29:00 (*) Done Nios II generation " "Nios2_qsys_0: # 2026.02.13 11:29:00 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'Nios_CUTECAR_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'Nios_CUTECAR_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"Nios_CUTECAR\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"Nios_CUTECAR\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'Nios_CUTECAR_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'Nios_CUTECAR_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_CUTECAR_onchip_memory --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0002_onchip_memory_gen//Nios_CUTECAR_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_CUTECAR_onchip_memory --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0002_onchip_memory_gen//Nios_CUTECAR_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'Nios_CUTECAR_onchip_memory' " "Onchip_memory: Done RTL generation for module 'Nios_CUTECAR_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978540987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"Nios_CUTECAR\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"Nios_CUTECAR\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'Nios_CUTECAR_switches' " "Switches: Starting RTL generation for module 'Nios_CUTECAR_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_CUTECAR_switches --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0003_switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0003_switches_gen//Nios_CUTECAR_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_CUTECAR_switches --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0003_switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0003_switches_gen//Nios_CUTECAR_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'Nios_CUTECAR_switches' " "Switches: Done RTL generation for module 'Nios_CUTECAR_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"Nios_CUTECAR\" instantiated altera_avalon_pio \"switches\" " "Switches: \"Nios_CUTECAR\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'Nios_CUTECAR_LEDs' " "LEDs: Starting RTL generation for module 'Nios_CUTECAR_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_CUTECAR_LEDs --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0004_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0004_LEDs_gen//Nios_CUTECAR_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_CUTECAR_LEDs --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0004_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0004_LEDs_gen//Nios_CUTECAR_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'Nios_CUTECAR_LEDs' " "LEDs: Done RTL generation for module 'Nios_CUTECAR_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"Nios_CUTECAR\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"Nios_CUTECAR\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Nios_CUTECAR_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Nios_CUTECAR_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_CUTECAR_jtag_uart --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0005_jtag_uart_gen//Nios_CUTECAR_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_CUTECAR_jtag_uart --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0005_jtag_uart_gen//Nios_CUTECAR_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Nios_CUTECAR_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Nios_CUTECAR_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Nios_CUTECAR\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Nios_CUTECAR\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Nios_CUTECAR_sdram' " "Sdram: Starting RTL generation for module 'Nios_CUTECAR_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios_CUTECAR_sdram --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0006_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0006_sdram_gen//Nios_CUTECAR_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios_CUTECAR_sdram --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0006_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0006_sdram_gen//Nios_CUTECAR_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978541903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Nios_CUTECAR_sdram' " "Sdram: Done RTL generation for module 'Nios_CUTECAR_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Nios_CUTECAR\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Nios_CUTECAR\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WritedataR: Starting RTL generation for module 'Nios_CUTECAR_writedataR' " "WritedataR: Starting RTL generation for module 'Nios_CUTECAR_writedataR'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WritedataR:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_CUTECAR_writedataR --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0007_writedataR_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0007_writedataR_gen//Nios_CUTECAR_writedataR_component_configuration.pl  --do_build_sim=0  \] " "WritedataR:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_CUTECAR_writedataR --dir=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0007_writedataR_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mbenka1/AppData/Local/Temp/alt0497_8849690041815636777.dir/0007_writedataR_gen//Nios_CUTECAR_writedataR_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WritedataR: Done RTL generation for module 'Nios_CUTECAR_writedataR' " "WritedataR: Done RTL generation for module 'Nios_CUTECAR_writedataR'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WritedataR: \"Nios_CUTECAR\" instantiated altera_avalon_pio \"writedataR\" " "WritedataR: \"Nios_CUTECAR\" instantiated altera_avalon_pio \"writedataR\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clocks: Starting Generation of Required Clocks for DE-Series Boards " "Clocks: Starting Generation of Required Clocks for DE-Series Boards" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clocks: \"Nios_CUTECAR\" instantiated altera_up_clocks \"clocks\" " "Clocks: \"Nios_CUTECAR\" instantiated altera_up_clocks \"clocks\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"Nios_CUTECAR\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"Nios_CUTECAR\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"Nios_CUTECAR\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"Nios_CUTECAR\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"Nios_CUTECAR\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"Nios_CUTECAR\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"Nios_CUTECAR\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"Nios_CUTECAR\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"Nios_CUTECAR\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"Nios_CUTECAR\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"Nios_CUTECAR\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"Nios_CUTECAR\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"Nios_CUTECAR\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"Nios_CUTECAR\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"Nios_CUTECAR\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"Nios_CUTECAR\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"Nios_CUTECAR\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"Nios_CUTECAR\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_005: \"Nios_CUTECAR\" instantiated altera_merlin_router \"id_router_005\" " "Id_router_005: \"Nios_CUTECAR\" instantiated altera_merlin_router \"id_router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Burst_adapter: \"Nios_CUTECAR\" instantiated altera_merlin_burst_adapter \"burst_adapter\" " "Burst_adapter: \"Nios_CUTECAR\" instantiated altera_merlin_burst_adapter \"burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Nios_CUTECAR\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Nios_CUTECAR\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"Nios_CUTECAR\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"Nios_CUTECAR\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"Nios_CUTECAR\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"Nios_CUTECAR\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"Nios_CUTECAR\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"Nios_CUTECAR\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"Nios_CUTECAR\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"Nios_CUTECAR\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_005: \"Nios_CUTECAR\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_005\" " "Rsp_xbar_demux_005: \"Nios_CUTECAR\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"Nios_CUTECAR\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"Nios_CUTECAR\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978542995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"Nios_CUTECAR\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"Nios_CUTECAR\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978543027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978543027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"Nios_CUTECAR\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"Nios_CUTECAR\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978543043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978543043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978543059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Nios_CUTECAR\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Nios_CUTECAR\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978543072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_CUTECAR: Done Nios_CUTECAR\" with 30 modules, 151 files, 3011198 bytes " "Nios_CUTECAR: Done Nios_CUTECAR\" with 30 modules, 151 files, 3011198 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1770978543074 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Nios_CUTECAR.qsys " "Finished elaborating Qsys system entity \"Nios_CUTECAR.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978543802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbenka1/documents/app5/tp_codesigne/codesign_fpga/ip_modules/pll_2freqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbenka1/documents/app5/tp_codesigne/codesign_fpga/ip_modules/pll_2freqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_2freqs-SYN " "Found design unit 1: pll_2freqs-SYN" {  } { { "../ip_modules/pll_2freqs.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/pll_2freqs.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544152 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_2freqs " "Found entity 1: pll_2freqs" {  } { { "../ip_modules/pll_2freqs.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/pll_2freqs.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbenka1/documents/app5/tp_codesigne/codesign_fpga/ip_modules/capteurs_sol_seuil.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbenka1/documents/app5/tp_codesigne/codesign_fpga/ip_modules/capteurs_sol_seuil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 capteurs_sol_seuil-RTL " "Found design unit 1: capteurs_sol_seuil-RTL" {  } { { "../ip_modules/capteurs_sol_seuil.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol_seuil.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544181 ""} { "Info" "ISGN_ENTITY_NAME" "1 capteurs_sol_seuil " "Found entity 1: capteurs_sol_seuil" {  } { { "../ip_modules/capteurs_sol_seuil.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol_seuil.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbenka1/documents/app5/tp_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbenka1/documents/app5/tp_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 capteurs_sol-RTL " "Found design unit 1: capteurs_sol-RTL" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544183 ""} { "Info" "ISGN_ENTITY_NAME" "1 capteurs_sol " "Found entity 1: capteurs_sol" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbenka1/documents/app5/tp_codesigne/codesign_fpga/ip_modules/pwm_generation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbenka1/documents/app5/tp_codesigne/codesign_fpga/ip_modules/pwm_generation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_generation-arch " "Found design unit 1: PWM_generation-arch" {  } { { "../ip_modules/PWM_generation.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/PWM_generation.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544199 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_generation " "Found entity 1: PWM_generation" {  } { { "../ip_modules/PWM_generation.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/PWM_generation.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_cutecar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_cutecar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_CUTECAR-Structure " "Found design unit 1: Top_CUTECAR-Structure" {  } { { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_CUTECAR " "Found entity 1: Top_CUTECAR" {  } { { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/nios_cutecar.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/nios_cutecar.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR " "Found entity 1: Nios_CUTECAR" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_LEDs " "Found entity 1: Nios_CUTECAR_LEDs" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_LEDs.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_CUTECAR_addr_router.sv(48) " "Verilog HDL Declaration information at Nios_CUTECAR_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_CUTECAR_addr_router.sv(49) " "Verilog HDL Declaration information at Nios_CUTECAR_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_addr_router_default_decode " "Found entity 1: Nios_CUTECAR_addr_router_default_decode" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544247 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_CUTECAR_addr_router " "Found entity 2: Nios_CUTECAR_addr_router" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_CUTECAR_addr_router_001.sv(48) " "Verilog HDL Declaration information at Nios_CUTECAR_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_CUTECAR_addr_router_001.sv(49) " "Verilog HDL Declaration information at Nios_CUTECAR_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_addr_router_001_default_decode " "Found entity 1: Nios_CUTECAR_addr_router_001_default_decode" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544247 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_CUTECAR_addr_router_001 " "Found entity 2: Nios_CUTECAR_addr_router_001" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_clocks " "Found entity 1: Nios_CUTECAR_clocks" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_cmd_xbar_demux " "Found entity 1: Nios_CUTECAR_cmd_xbar_demux" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_cmd_xbar_demux.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_cmd_xbar_demux_001 " "Found entity 1: Nios_CUTECAR_cmd_xbar_demux_001" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_cmd_xbar_demux_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_cmd_xbar_mux " "Found entity 1: Nios_CUTECAR_cmd_xbar_mux" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_cmd_xbar_mux.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_CUTECAR_id_router.sv(48) " "Verilog HDL Declaration information at Nios_CUTECAR_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_CUTECAR_id_router.sv(49) " "Verilog HDL Declaration information at Nios_CUTECAR_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_id_router_default_decode " "Found entity 1: Nios_CUTECAR_id_router_default_decode" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544301 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_CUTECAR_id_router " "Found entity 2: Nios_CUTECAR_id_router" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_CUTECAR_id_router_002.sv(48) " "Verilog HDL Declaration information at Nios_CUTECAR_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_CUTECAR_id_router_002.sv(49) " "Verilog HDL Declaration information at Nios_CUTECAR_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_id_router_002_default_decode " "Found entity 1: Nios_CUTECAR_id_router_002_default_decode" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544310 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_CUTECAR_id_router_002 " "Found entity 2: Nios_CUTECAR_id_router_002" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_CUTECAR_id_router_005.sv(48) " "Verilog HDL Declaration information at Nios_CUTECAR_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_CUTECAR_id_router_005.sv(49) " "Verilog HDL Declaration information at Nios_CUTECAR_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770978544321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_id_router_005_default_decode " "Found entity 1: Nios_CUTECAR_id_router_005_default_decode" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544323 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_CUTECAR_id_router_005 " "Found entity 2: Nios_CUTECAR_id_router_005" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_irq_mapper " "Found entity 1: Nios_CUTECAR_irq_mapper" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_irq_mapper.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_CUTECAR_jtag_uart_sim_scfifo_w" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544325 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_CUTECAR_jtag_uart_scfifo_w " "Found entity 2: Nios_CUTECAR_jtag_uart_scfifo_w" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544325 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_CUTECAR_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_CUTECAR_jtag_uart_sim_scfifo_r" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544325 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_CUTECAR_jtag_uart_scfifo_r " "Found entity 4: Nios_CUTECAR_jtag_uart_scfifo_r" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544325 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_CUTECAR_jtag_uart " "Found entity 5: Nios_CUTECAR_jtag_uart" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_nios2_qsys_0_register_bank_a_module " "Found entity 1: Nios_CUTECAR_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_CUTECAR_nios2_qsys_0_register_bank_b_module " "Found entity 2: Nios_CUTECAR_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug " "Found entity 3: Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_CUTECAR_nios2_qsys_0_nios2_ocimem " "Found entity 5: Nios_CUTECAR_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_CUTECAR_nios2_qsys_0_nios2_oci_break " "Found entity 7: Nios_CUTECAR_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_CUTECAR_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: Nios_CUTECAR_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib " "Found entity 17: Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_CUTECAR_nios2_qsys_0_nios2_oci_im " "Found entity 18: Nios_CUTECAR_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_CUTECAR_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: Nios_CUTECAR_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_CUTECAR_nios2_qsys_0_nios2_oci " "Found entity 20: Nios_CUTECAR_nios2_qsys_0_nios2_oci" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_CUTECAR_nios2_qsys_0 " "Found entity 21: Nios_CUTECAR_nios2_qsys_0" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_nios2_qsys_0_oci_test_bench " "Found entity 1: Nios_CUTECAR_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_nios2_qsys_0_test_bench " "Found entity 1: Nios_CUTECAR_nios2_qsys_0_test_bench" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_onchip_memory " "Found entity 1: Nios_CUTECAR_onchip_memory" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_onchip_memory.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_rsp_xbar_demux " "Found entity 1: Nios_CUTECAR_rsp_xbar_demux" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_demux.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_rsp_xbar_demux_005 " "Found entity 1: Nios_CUTECAR_rsp_xbar_demux_005" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_demux_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_rsp_xbar_mux " "Found entity 1: Nios_CUTECAR_rsp_xbar_mux" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_mux.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_rsp_xbar_mux_001 " "Found entity 1: Nios_CUTECAR_rsp_xbar_mux_001" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_mux_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_sdram_input_efifo_module " "Found entity 1: Nios_CUTECAR_sdram_input_efifo_module" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544483 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_CUTECAR_sdram " "Found entity 2: Nios_CUTECAR_sdram" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_switches " "Found entity 1: Nios_CUTECAR_switches" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_switches.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/nios_cutecar_writedatar.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/nios_cutecar_writedatar.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_CUTECAR_writedataR " "Found entity 1: Nios_CUTECAR_writedataR" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_writedataR.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_writedataR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cutecar/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cutecar/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978544688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978544688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_CUTECAR_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at Nios_CUTECAR_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770978544688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_CUTECAR_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at Nios_CUTECAR_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770978544688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_CUTECAR_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at Nios_CUTECAR_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770978544688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_CUTECAR_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at Nios_CUTECAR_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770978544704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_CUTECAR_sdram.v(316) " "Verilog HDL or VHDL warning at Nios_CUTECAR_sdram.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770978544704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_CUTECAR_sdram.v(326) " "Verilog HDL or VHDL warning at Nios_CUTECAR_sdram.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770978544704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_CUTECAR_sdram.v(336) " "Verilog HDL or VHDL warning at Nios_CUTECAR_sdram.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770978544704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_CUTECAR_sdram.v(680) " "Verilog HDL or VHDL warning at Nios_CUTECAR_sdram.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770978544704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_CUTECAR " "Elaborating entity \"Top_CUTECAR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770978544901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_nios Top_CUTECAR.vhd(119) " "Verilog HDL or VHDL warning at Top_CUTECAR.vhd(119): object \"led_nios\" assigned a value but never read" {  } { { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770978544909 "|Top_CUTECAR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ready_s Top_CUTECAR.vhd(125) " "Verilog HDL or VHDL warning at Top_CUTECAR.vhd(125): object \"data_ready_s\" assigned a value but never read" {  } { { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770978544909 "|Top_CUTECAR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_2freqs pll_2freqs:u_pll " "Elaborating entity \"pll_2freqs\" for hierarchy \"pll_2freqs:u_pll\"" {  } { { "Top_CUTECAR.vhd" "u_pll" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978544909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_2freqs:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_2freqs:u_pll\|altpll:altpll_component\"" {  } { { "../ip_modules/pll_2freqs.vhd" "altpll_component" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/pll_2freqs.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_2freqs:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_2freqs:u_pll\|altpll:altpll_component\"" {  } { { "../ip_modules/pll_2freqs.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/pll_2freqs.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_2freqs:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll_2freqs:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25000 " "Parameter \"clk1_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll40 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545020 ""}  } { { "../ip_modules/pll_2freqs.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/pll_2freqs.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978545020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll40_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll40_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll40_altpll " "Found entity 1: pll40_altpll" {  } { { "db/pll40_altpll.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/pll40_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978545067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978545067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll40_altpll pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated " "Elaborating entity \"pll40_altpll\" for hierarchy \"pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capteurs_sol capteurs_sol:u_caps " "Elaborating entity \"capteurs_sol\" for hierarchy \"capteurs_sol:u_caps\"" {  } { { "Top_CUTECAR.vhd" "u_caps" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_bit_index capteurs_sol.vhd(100) " "Verilog HDL or VHDL warning at capteurs_sol.vhd(100): object \"rx_data_bit_index\" assigned a value but never read" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770978545071 "|Top_CUTECAR|capteurs_sol:u_caps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "channel_config capteurs_sol.vhd(187) " "VHDL Process Statement warning at capteurs_sol.vhd(187): inferring latch(es) for signal or variable \"channel_config\", which holds its previous value in one or more paths through the process" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1770978545071 "|Top_CUTECAR|capteurs_sol:u_caps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_config\[0\] capteurs_sol.vhd(187) " "Inferred latch for \"channel_config\[0\]\" at capteurs_sol.vhd(187)" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1770978545071 "|Top_CUTECAR|capteurs_sol:u_caps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_config\[1\] capteurs_sol.vhd(187) " "Inferred latch for \"channel_config\[1\]\" at capteurs_sol.vhd(187)" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1770978545071 "|Top_CUTECAR|capteurs_sol:u_caps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_config\[2\] capteurs_sol.vhd(187) " "Inferred latch for \"channel_config\[2\]\" at capteurs_sol.vhd(187)" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1770978545071 "|Top_CUTECAR|capteurs_sol:u_caps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_config\[3\] capteurs_sol.vhd(187) " "Inferred latch for \"channel_config\[3\]\" at capteurs_sol.vhd(187)" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1770978545071 "|Top_CUTECAR|capteurs_sol:u_caps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_config\[4\] capteurs_sol.vhd(187) " "Inferred latch for \"channel_config\[4\]\" at capteurs_sol.vhd(187)" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1770978545071 "|Top_CUTECAR|capteurs_sol:u_caps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_config\[5\] capteurs_sol.vhd(187) " "Inferred latch for \"channel_config\[5\]\" at capteurs_sol.vhd(187)" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1770978545071 "|Top_CUTECAR|capteurs_sol:u_caps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR Nios_CUTECAR:NiosII " "Elaborating entity \"Nios_CUTECAR\" for hierarchy \"Nios_CUTECAR:NiosII\"" {  } { { "Top_CUTECAR.vhd" "NiosII" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0 Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "nios2_qsys_0" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_test_bench Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_test_bench:the_Nios_CUTECAR_nios2_qsys_0_test_bench " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_test_bench\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_test_bench:the_Nios_CUTECAR_nios2_qsys_0_test_bench\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_test_bench" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_register_bank_a_module Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_register_bank_a_module\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "Nios_CUTECAR_nios2_qsys_0_register_bank_a" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_CUTECAR_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"Nios_CUTECAR_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545427 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978545427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hh1 " "Found entity 1: altsyncram_1hh1" {  } { { "db/altsyncram_1hh1.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altsyncram_1hh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978545464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978545464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hh1 Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1hh1:auto_generated " "Elaborating entity \"altsyncram_1hh1\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_a_module:Nios_CUTECAR_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1hh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_register_bank_b_module Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_register_bank_b_module\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "Nios_CUTECAR_nios2_qsys_0_register_bank_b" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_CUTECAR_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"Nios_CUTECAR_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545527 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978545527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hh1 " "Found entity 1: altsyncram_2hh1" {  } { { "db/altsyncram_2hh1.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altsyncram_2hh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978545558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978545558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2hh1 Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2hh1:auto_generated " "Elaborating entity \"altsyncram_2hh1\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_register_bank_b_module:Nios_CUTECAR_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2hh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978545626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545626 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978545626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_ocimem Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_CUTECAR_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"Nios_CUTECAR_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545638 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978545638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5u81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5u81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5u81 " "Found entity 1: altsyncram_5u81" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altsyncram_5u81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978545686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978545686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5u81 Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5u81:auto_generated " "Elaborating entity \"altsyncram_5u81\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_ocimem:the_Nios_CUTECAR_nios2_qsys_0_nios2_ocimem\|Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram_module:Nios_CUTECAR_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5u81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg:the_Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg:the_Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_break Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_break:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_break\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_break:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_break\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_td_mode Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_td_mode:Nios_CUTECAR_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_dtrace\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_td_mode:Nios_CUTECAR_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count:Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count:Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc:Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc:Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc:Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc:Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_oci_test_bench Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\|Nios_CUTECAR_nios2_qsys_0_oci_test_bench:the_Nios_CUTECAR_nios2_qsys_0_oci_test_bench " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_oci_test_bench\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_fifo\|Nios_CUTECAR_nios2_qsys_0_oci_test_bench:the_Nios_CUTECAR_nios2_qsys_0_oci_test_bench\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_oci_test_bench" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_nios2_oci_im Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_im:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_nios2_oci_im\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_im:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_im\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" "Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978545860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_onchip_memory Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory " "Elaborating entity \"Nios_CUTECAR_onchip_memory\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "onchip_memory" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_onchip_memory.v" "the_altsyncram" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_onchip_memory.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_CUTECAR_onchip_memory.hex " "Parameter \"init_file\" = \"Nios_CUTECAR_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545876 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_onchip_memory.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978545876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ucd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ucd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ucd1 " "Found entity 1: altsyncram_ucd1" {  } { { "db/altsyncram_ucd1.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altsyncram_ucd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978545907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978545907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ucd1 Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ucd1:auto_generated " "Elaborating entity \"altsyncram_ucd1\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ucd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_switches Nios_CUTECAR:NiosII\|Nios_CUTECAR_switches:switches " "Elaborating entity \"Nios_CUTECAR_switches\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_switches:switches\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "switches" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_LEDs Nios_CUTECAR:NiosII\|Nios_CUTECAR_LEDs:leds " "Elaborating entity \"Nios_CUTECAR_LEDs\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_LEDs:leds\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "leds" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_jtag_uart Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart " "Elaborating entity \"Nios_CUTECAR_jtag_uart\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "jtag_uart" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_jtag_uart_scfifo_w Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w " "Elaborating entity \"Nios_CUTECAR_jtag_uart_scfifo_w\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "the_Nios_CUTECAR_jtag_uart_scfifo_w" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978545971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "wfifo" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546019 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978546019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_w:the_Nios_CUTECAR_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_jtag_uart_scfifo_r Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_r:the_Nios_CUTECAR_jtag_uart_scfifo_r " "Elaborating entity \"Nios_CUTECAR_jtag_uart_scfifo_r\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|Nios_CUTECAR_jtag_uart_scfifo_r:the_Nios_CUTECAR_jtag_uart_scfifo_r\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "the_Nios_CUTECAR_jtag_uart_scfifo_r" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_CUTECAR_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_CUTECAR_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "Nios_CUTECAR_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_CUTECAR_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_CUTECAR_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978546370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_CUTECAR_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_CUTECAR_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546370 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978546370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_sdram Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram " "Elaborating entity \"Nios_CUTECAR_sdram\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "sdram" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_sdram_input_efifo_module Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|Nios_CUTECAR_sdram_input_efifo_module:the_Nios_CUTECAR_sdram_input_efifo_module " "Elaborating entity \"Nios_CUTECAR_sdram_input_efifo_module\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|Nios_CUTECAR_sdram_input_efifo_module:the_Nios_CUTECAR_sdram_input_efifo_module\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "the_Nios_CUTECAR_sdram_input_efifo_module" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_writedataR Nios_CUTECAR:NiosII\|Nios_CUTECAR_writedataR:writedatar " "Elaborating entity \"Nios_CUTECAR_writedataR\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_writedataR:writedatar\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "writedatar" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_clocks Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks " "Elaborating entity \"Nios_CUTECAR_clocks\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "clocks" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_in_clk Nios_CUTECAR_clocks.v(104) " "Verilog HDL or VHDL warning at Nios_CUTECAR_clocks.v(104): object \"video_in_clk\" assigned a value but never read" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770978546383 "|Top_CUTECAR|Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK Nios_CUTECAR_clocks.v(105) " "Verilog HDL or VHDL warning at Nios_CUTECAR_clocks.v(105): object \"VGA_CLK\" assigned a value but never read" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770978546383 "|Top_CUTECAR|Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 172 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546406 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 172 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978546406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Elaborating entity \"altpll_6rb2\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "DE_Clock_Generator_Audio" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 270 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 31 " "Parameter \"clk1_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546469 ""}  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 270 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770978546469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_vpb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_vpb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_vpb2 " "Found entity 1: altpll_vpb2" {  } { { "db/altpll_vpb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_vpb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770978546509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770978546509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_vpb2 Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated " "Elaborating entity \"altpll_vpb2\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_CUTECAR:NiosII\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_CUTECAR:NiosII\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "onchip_memory_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "sdram_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:writedatal_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:writedatal_s1_translator\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "writedatal_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_CUTECAR:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_CUTECAR:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 2440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_CUTECAR:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_CUTECAR:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_CUTECAR:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 2562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_CUTECAR:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_CUTECAR:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_CUTECAR:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_CUTECAR:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 2847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_addr_router Nios_CUTECAR:NiosII\|Nios_CUTECAR_addr_router:addr_router " "Elaborating entity \"Nios_CUTECAR_addr_router\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_addr_router:addr_router\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "addr_router" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_addr_router_default_decode Nios_CUTECAR:NiosII\|Nios_CUTECAR_addr_router:addr_router\|Nios_CUTECAR_addr_router_default_decode:the_default_decode " "Elaborating entity \"Nios_CUTECAR_addr_router_default_decode\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_addr_router:addr_router\|Nios_CUTECAR_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_addr_router_001 Nios_CUTECAR:NiosII\|Nios_CUTECAR_addr_router_001:addr_router_001 " "Elaborating entity \"Nios_CUTECAR_addr_router_001\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_addr_router_001:addr_router_001\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "addr_router_001" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_addr_router_001_default_decode Nios_CUTECAR:NiosII\|Nios_CUTECAR_addr_router_001:addr_router_001\|Nios_CUTECAR_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Nios_CUTECAR_addr_router_001_default_decode\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_addr_router_001:addr_router_001\|Nios_CUTECAR_addr_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_id_router Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router:id_router " "Elaborating entity \"Nios_CUTECAR_id_router\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router:id_router\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "id_router" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_id_router_default_decode Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router:id_router\|Nios_CUTECAR_id_router_default_decode:the_default_decode " "Elaborating entity \"Nios_CUTECAR_id_router_default_decode\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router:id_router\|Nios_CUTECAR_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_id_router_002 Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router_002:id_router_002 " "Elaborating entity \"Nios_CUTECAR_id_router_002\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router_002:id_router_002\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "id_router_002" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_id_router_002_default_decode Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router_002:id_router_002\|Nios_CUTECAR_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Nios_CUTECAR_id_router_002_default_decode\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router_002:id_router_002\|Nios_CUTECAR_id_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_id_router_005 Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router_005:id_router_005 " "Elaborating entity \"Nios_CUTECAR_id_router_005\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router_005:id_router_005\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "id_router_005" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_id_router_005_default_decode Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router_005:id_router_005\|Nios_CUTECAR_id_router_005_default_decode:the_default_decode " "Elaborating entity \"Nios_CUTECAR_id_router_005_default_decode\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_id_router_005:id_router_005\|Nios_CUTECAR_id_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Nios_CUTECAR:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "burst_adapter" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Nios_CUTECAR:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "rst_controller" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "rst_controller_001" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_cmd_xbar_demux Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Nios_CUTECAR_cmd_xbar_demux\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "cmd_xbar_demux" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_cmd_xbar_demux_001 Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Nios_CUTECAR_cmd_xbar_demux_001\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "cmd_xbar_demux_001" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_cmd_xbar_mux Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Nios_CUTECAR_cmd_xbar_mux\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "cmd_xbar_mux" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_cmd_xbar_mux.sv" "arb" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_rsp_xbar_demux Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Nios_CUTECAR_rsp_xbar_demux\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "rsp_xbar_demux" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 4965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_rsp_xbar_demux_005 Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"Nios_CUTECAR_rsp_xbar_demux_005\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "rsp_xbar_demux_005" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 5074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_rsp_xbar_mux Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Nios_CUTECAR_rsp_xbar_mux\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "rsp_xbar_mux" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 5268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_mux.sv" "arb" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978546985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_rsp_xbar_mux_001 Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Nios_CUTECAR_rsp_xbar_mux_001\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "rsp_xbar_mux_001" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 5369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978547001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_rsp_xbar_mux_001.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978547012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978547021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_CUTECAR:NiosII\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_width_adapter:width_adapter\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "width_adapter" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 5427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978547028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_CUTECAR:NiosII\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_CUTECAR:NiosII\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "width_adapter_001" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 5485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978547038 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1770978547048 "|Top_CUTECAR|Nios_CUTECAR:NiosII|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770978547048 "|Top_CUTECAR|Nios_CUTECAR:NiosII|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770978547048 "|Top_CUTECAR|Nios_CUTECAR:NiosII|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1770978547048 "|Top_CUTECAR|Nios_CUTECAR:NiosII|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_CUTECAR_irq_mapper Nios_CUTECAR:NiosII\|Nios_CUTECAR_irq_mapper:irq_mapper " "Elaborating entity \"Nios_CUTECAR_irq_mapper\" for hierarchy \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_irq_mapper:irq_mapper\"" {  } { { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "irq_mapper" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 5492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978547048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generation PWM_generation:PWM0 " "Elaborating entity \"PWM_generation\" for hierarchy \"PWM_generation:PWM0\"" {  } { { "Top_CUTECAR.vhd" "PWM0" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770978547048 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "DE_Clock_Generator_Audio" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 270 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1770978547851 "|Top_CUTECAR|Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 172 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1770978547851 "|Top_CUTECAR|Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\|clk\[0\] " "Synthesized away node \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\|clk\[0\]\"" {  } { { "db/altpll_vpb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_vpb2.tdf" 32 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 270 0 0 } } { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1110 0 0 } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978548488 "|Top_CUTECAR|Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks|altpll:DE_Clock_Generator_Audio|altpll_vpb2:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1770978548488 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1770978548488 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Nios_CUTECAR:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"Nios_CUTECAR:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1770978549276 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1770978549276 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1770978550685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "capteurs_sol:u_caps\|channel_config\[4\] " "Latch capteurs_sol:u_caps\|channel_config\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA capteurs_sol:u_caps\|channel\[0\] " "Ports D and ENA on the latch are fed by the same signal capteurs_sol:u_caps\|channel\[0\]" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1770978550765 ""}  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1770978550765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "capteurs_sol:u_caps\|channel_config\[3\] " "Latch capteurs_sol:u_caps\|channel_config\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA capteurs_sol:u_caps\|channel\[2\] " "Ports D and ENA on the latch are fed by the same signal capteurs_sol:u_caps\|channel\[2\]" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1770978550768 ""}  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1770978550768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "capteurs_sol:u_caps\|channel_config\[2\] " "Latch capteurs_sol:u_caps\|channel_config\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA capteurs_sol:u_caps\|channel\[1\] " "Ports D and ENA on the latch are fed by the same signal capteurs_sol:u_caps\|channel\[1\]" {  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1770978550768 ""}  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1770978550768 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 440 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 354 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 3167 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 4133 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 304 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 348 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 3740 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_jtag_uart.v" 393 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 599 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/Nios_CUTECAR/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770978550776 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770978550776 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770978551428 "|Top_CUTECAR|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC3P3_PWRON_n GND " "Pin \"VCC3P3_PWRON_n\" is stuck at GND" {  } { { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770978551428 "|Top_CUTECAR|VCC3P3_PWRON_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770978551428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978551623 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "359 " "359 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1770978552533 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770978552605 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770978552605 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770978552645 "|Top_CUTECAR|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770978552645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978552724 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SMART_CAR " "Ignored assignments for entity \"DE0_NANO_SMART_CAR\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978553159 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1770978553159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/output_files/CUTECAR.map.smsg " "Generated suppressed messages file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/output_files/CUTECAR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1770978553515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770978554193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978554193 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 172 0 0 } } { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1110 0 0 } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 164 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1770978554369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3714 " "Implemented 3714 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770978554495 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770978554495 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1770978554495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3497 " "Implemented 3497 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770978554495 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1770978554495 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1770978554495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770978554495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770978554620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 11:29:14 2026 " "Processing ended: Fri Feb 13 11:29:14 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770978554620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770978554620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770978554620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770978554620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770978564775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770978564775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 11:29:15 2026 " "Processing started: Fri Feb 13 11:29:15 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770978564775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770978564775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CUTECAR -c CUTECAR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CUTECAR -c CUTECAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770978564775 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770978565328 ""}
{ "Info" "0" "" "Project  = CUTECAR" {  } {  } 0 0 "Project  = CUTECAR" 0 0 "Fitter" 0 0 1770978565328 ""}
{ "Info" "0" "" "Revision = CUTECAR" {  } {  } 0 0 "Revision = CUTECAR" 0 0 "Fitter" 0 0 1770978565328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 16 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1770978565511 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CUTECAR EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"CUTECAR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770978565661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770978565698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770978565698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770978565698 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1770978565771 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1770978565771 ""}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1770978565771 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll40_altpll.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/pll40_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3652 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1770978565771 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25000 0 0 " "Implementing clock multiplication of 1, clock division of 25000, and phase shift of 0 degrees (0 ps) for pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll40_altpll.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/pll40_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3653 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1770978565771 ""}  } { { "db/pll40_altpll.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/pll40_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3652 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1770978565771 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770978566310 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770978566869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770978566869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770978566869 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770978566869 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 9676 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770978566873 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 9678 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770978566873 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 9680 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770978566873 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 9682 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770978566873 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 9684 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770978566873 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770978566873 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770978566873 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1770978566879 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 66 " "No exact pin location assignment(s) for 4 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[5] } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770978567214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[4] } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770978567214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[7] } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770978567214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[6] } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770978567214 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1770978567214 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|pll1 Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 " "The input ports of the PLL pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|pll1 and the PLL Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|pll1 Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 ARESET " "PLL pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|pll1 and PLL Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll40_altpll.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/pll40_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_2freqs:u_pll|altpll:altpll_component|pll40_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3652 9224 9983 0} { 0 { 0 ""} 0 935 9224 9983 0}  }  } } { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 32 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1770978567214 ""}  } { { "db/pll40_altpll.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/pll40_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_2freqs:u_pll|altpll:altpll_component|pll40_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3652 9224 9983 0} { 0 { 0 ""} 0 935 9224 9983 0}  }  } } { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 32 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1770978567214 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1770978567594 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770978567594 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1770978567594 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CUTECAR.sdc " "Synopsys Design Constraints File file not found: 'CUTECAR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1770978567615 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1770978567625 "|Top_CUTECAR|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "capteurs_sol:u_caps\|channel\[0\] " "Node: capteurs_sol:u_caps\|channel\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1770978567625 "|Top_CUTECAR|capteurs_sol:u_caps|channel[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567641 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567641 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567641 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567641 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1770978567641 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978567641 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978567641 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978567641 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1770978567641 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1770978567641 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567641 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567641 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770978567641 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1770978567641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567713 ""}  } { { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 9650 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567713 ""}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 32 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 32 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_clocks:clocks|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } { { "db/pll40_altpll.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/pll40_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_2freqs:u_pll|altpll:altpll_component|pll40_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3652 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_2freqs:u_pll\|altpll:altpll_component\|pll40_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } { { "db/pll40_altpll.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/pll40_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_2freqs:u_pll|altpll:altpll_component|pll40_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3652 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 4370 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "capteurs_sol:u_caps\|ADC_SCK  " "Automatically promoted node capteurs_sol:u_caps\|ADC_SCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LTC_ADC_SCK~output " "Destination node LTC_ADC_SCK~output" {  } { { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTC_ADC_SCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 9630 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { capteurs_sol:u_caps|ADC_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3650 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "capteurs_sol:u_caps\|Mux87~0  " "Automatically promoted node capteurs_sol:u_caps\|Mux87~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } { { "../ip_modules/capteurs_sol.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/ip_modules/capteurs_sol.vhd" 189 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { capteurs_sol:u_caps|Mux87~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 5500 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|active_rnw~3 " "Destination node Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|active_rnw~3" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 213 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 5015 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|active_cs_n~0 " "Destination node Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 210 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 5028 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 5073 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 3344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|i_refs\[0\] " "Destination node Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 1166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|i_refs\[2\] " "Destination node Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|i_refs\[1\] " "Destination node Nios_CUTECAR:NiosII\|Nios_CUTECAR_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node Nios_CUTECAR:NiosII\|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0\|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci\|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|Nios_CUTECAR_nios2_qsys_0:nios2_qsys_0|Nios_CUTECAR_nios2_qsys_0_nios2_oci:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci|Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug:the_Nios_CUTECAR_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 7142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1770978567715 ""}  } { { "db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node Nios_CUTECAR:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770978567717 ""}  } { { "db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nios_CUTECAR:NiosII|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 6825 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770978567717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770978568153 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770978568157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770978568157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770978568161 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1770978568526 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1770978568526 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1770978568526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770978568526 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770978568542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770978568542 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770978568542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770978568939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1770978568943 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1770978568943 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1770978568943 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1770978568943 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770978568943 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1770978568954 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1770978568954 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770978568954 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 4 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770978568954 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770978568954 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770978568954 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770978568954 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770978568954 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770978568954 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 6 18 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770978568954 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 8 16 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770978568954 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1770978568954 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770978568954 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"Nios_CUTECAR:NiosII\|Nios_CUTECAR_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/submodules/Nios_CUTECAR_clocks.v" 172 0 0 } } { "db/ip/Nios_CUTECAR/Nios_CUTECAR.v" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/db/ip/Nios_CUTECAR/Nios_CUTECAR.v" 1110 0 0 } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 164 0 0 } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1770978568971 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "BUZZER_OUT " "Ignored I/O standard assignment to node \"BUZZER_OUT\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUZZER_OUT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EPCS_ASDO " "Ignored I/O standard assignment to node \"EPCS_ASDO\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EPCS_DATA0 " "Ignored I/O standard assignment to node \"EPCS_DATA0\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EPCS_DCLK " "Ignored I/O standard assignment to node \"EPCS_DCLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EPCS_FLASH_nCE " "Ignored I/O standard assignment to node \"EPCS_FLASH_nCE\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_FLASH_nCE" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "G_SENSOR_CS_N " "Ignored I/O standard assignment to node \"G_SENSOR_CS_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "G_SENSOR_INT " "Ignored I/O standard assignment to node \"G_SENSOR_INT\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IR_LED_ON " "Ignored I/O standard assignment to node \"IR_LED_ON\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_LED_ON" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IR_RXD " "Ignored I/O standard assignment to node \"IR_RXD\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[1\] " "Ignored I/O standard assignment to node \"KEY\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LED_LEFT " "Ignored I/O standard assignment to node \"LED_LEFT\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_LEFT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LED_RIGHT " "Ignored I/O standard assignment to node \"LED_RIGHT\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_RIGHT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_ADC_BUSY " "Ignored I/O standard assignment to node \"LT24_ADC_BUSY\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_ADC_CS_N " "Ignored I/O standard assignment to node \"LT24_ADC_CS_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_ADC_DCLK " "Ignored I/O standard assignment to node \"LT24_ADC_DCLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_ADC_DIN " "Ignored I/O standard assignment to node \"LT24_ADC_DIN\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DIN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_ADC_DOUT " "Ignored I/O standard assignment to node \"LT24_ADC_DOUT\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_ADC_PENIRQ_N " "Ignored I/O standard assignment to node \"LT24_ADC_PENIRQ_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_CS_N " "Ignored I/O standard assignment to node \"LT24_CS_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[0\] " "Ignored I/O standard assignment to node \"LT24_D\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[10\] " "Ignored I/O standard assignment to node \"LT24_D\[10\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[11\] " "Ignored I/O standard assignment to node \"LT24_D\[11\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[12\] " "Ignored I/O standard assignment to node \"LT24_D\[12\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[13\] " "Ignored I/O standard assignment to node \"LT24_D\[13\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[14\] " "Ignored I/O standard assignment to node \"LT24_D\[14\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[15\] " "Ignored I/O standard assignment to node \"LT24_D\[15\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[1\] " "Ignored I/O standard assignment to node \"LT24_D\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[2\] " "Ignored I/O standard assignment to node \"LT24_D\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[3\] " "Ignored I/O standard assignment to node \"LT24_D\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[4\] " "Ignored I/O standard assignment to node \"LT24_D\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[5\] " "Ignored I/O standard assignment to node \"LT24_D\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[6\] " "Ignored I/O standard assignment to node \"LT24_D\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[7\] " "Ignored I/O standard assignment to node \"LT24_D\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[8\] " "Ignored I/O standard assignment to node \"LT24_D\[8\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_D\[9\] " "Ignored I/O standard assignment to node \"LT24_D\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_LCD_ON " "Ignored I/O standard assignment to node \"LT24_LCD_ON\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_LCD_ON" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_RD_N " "Ignored I/O standard assignment to node \"LT24_RD_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_RD_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_RESET_N " "Ignored I/O standard assignment to node \"LT24_RESET_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_RESET_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_RS " "Ignored I/O standard assignment to node \"LT24_RS\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_RS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LT24_WR_N " "Ignored I/O standard assignment to node \"LT24_WR_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_WR_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MTR_Fault_n " "Ignored I/O standard assignment to node \"MTR_Fault_n\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MTR_Fault_n" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MTR_Sleep_n " "Ignored I/O standard assignment to node \"MTR_Sleep_n\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MTR_Sleep_n" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD0\[0\] " "Ignored I/O standard assignment to node \"TMD0\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD0\[1\] " "Ignored I/O standard assignment to node \"TMD0\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD0\[2\] " "Ignored I/O standard assignment to node \"TMD0\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD0\[3\] " "Ignored I/O standard assignment to node \"TMD0\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD0\[4\] " "Ignored I/O standard assignment to node \"TMD0\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD0\[5\] " "Ignored I/O standard assignment to node \"TMD0\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD0\[6\] " "Ignored I/O standard assignment to node \"TMD0\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD0\[7\] " "Ignored I/O standard assignment to node \"TMD0\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD1\[0\] " "Ignored I/O standard assignment to node \"TMD1\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD1\[1\] " "Ignored I/O standard assignment to node \"TMD1\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD1\[2\] " "Ignored I/O standard assignment to node \"TMD1\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD1\[3\] " "Ignored I/O standard assignment to node \"TMD1\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD1\[4\] " "Ignored I/O standard assignment to node \"TMD1\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD1\[5\] " "Ignored I/O standard assignment to node \"TMD1\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD1\[6\] " "Ignored I/O standard assignment to node \"TMD1\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TMD1\[7\] " "Ignored I/O standard assignment to node \"TMD1\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770978569002 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1770978569002 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUZZER_OUT " "Node \"BUZZER_OUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUZZER_OUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_FLASH_nCE " "Node \"EPCS_FLASH_nCE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_FLASH_nCE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IR_LED_ON " "Node \"IR_LED_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_LED_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IR_RXD " "Node \"IR_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_LEFT " "Node \"LED_LEFT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_LEFT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RIGHT " "Node \"LED_RIGHT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_RIGHT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_BUSY " "Node \"LT24_ADC_BUSY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_CS_N " "Node \"LT24_ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_DCLK " "Node \"LT24_ADC_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_DIN " "Node \"LT24_ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_DOUT " "Node \"LT24_ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_PENIRQ_N " "Node \"LT24_ADC_PENIRQ_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_CS_N " "Node \"LT24_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[0\] " "Node \"LT24_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[10\] " "Node \"LT24_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[11\] " "Node \"LT24_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[12\] " "Node \"LT24_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[13\] " "Node \"LT24_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[14\] " "Node \"LT24_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[15\] " "Node \"LT24_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[1\] " "Node \"LT24_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[2\] " "Node \"LT24_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[3\] " "Node \"LT24_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[4\] " "Node \"LT24_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[5\] " "Node \"LT24_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[6\] " "Node \"LT24_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[7\] " "Node \"LT24_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[8\] " "Node \"LT24_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[9\] " "Node \"LT24_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_LCD_ON " "Node \"LT24_LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_RD_N " "Node \"LT24_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_RESET_N " "Node \"LT24_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_RS " "Node \"LT24_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_WR_N " "Node \"LT24_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LT24_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTR_Fault_n " "Node \"MTR_Fault_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MTR_Fault_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTR_Sleep_n " "Node \"MTR_Sleep_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MTR_Sleep_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD0\[0\] " "Node \"TMD0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD0\[1\] " "Node \"TMD0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD0\[2\] " "Node \"TMD0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD0\[3\] " "Node \"TMD0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD0\[4\] " "Node \"TMD0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD0\[5\] " "Node \"TMD0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD0\[6\] " "Node \"TMD0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD0\[7\] " "Node \"TMD0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD1\[0\] " "Node \"TMD1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD1\[1\] " "Node \"TMD1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD1\[2\] " "Node \"TMD1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD1\[3\] " "Node \"TMD1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD1\[4\] " "Node \"TMD1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD1\[5\] " "Node \"TMD1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD1\[6\] " "Node \"TMD1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD1\[7\] " "Node \"TMD1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMD1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1770978569002 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1770978569002 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770978569018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770978569858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770978570363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770978570395 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770978570980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770978570980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770978571483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1770978572266 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770978572266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770978572588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1770978572588 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1770978572588 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770978572588 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1770978572636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770978572670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770978572923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770978572971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770978573335 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770978573883 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1770978574221 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTC_ADC_SDO 3.3-V LVTTL B6 " "Pin LTC_ADC_SDO uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { LTC_ADC_SDO } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTC_ADC_SDO" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTC_ADC_SDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 2.5 V C11 " "Pin SW\[4\] uses I/O standard 2.5 V at C11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[4] } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 2.5 V B11 " "Pin SW\[7\] uses I/O standard 2.5 V at B11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[7] } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 2.5 V E1 " "Pin SW\[6\] uses I/O standard 2.5 V at E1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[6] } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Top_CUTECAR.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/Top_CUTECAR.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1770978574237 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1770978574237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/output_files/CUTECAR.fit.smsg " "Generated suppressed messages file C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/output_files/CUTECAR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770978574475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 144 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770978575219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 11:29:35 2026 " "Processing ended: Fri Feb 13 11:29:35 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770978575219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770978575219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770978575219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770978575219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770978584705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770978584707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 11:29:36 2026 " "Processing started: Fri Feb 13 11:29:36 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770978584707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770978584707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CUTECAR -c CUTECAR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CUTECAR -c CUTECAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770978584707 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770978585620 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770978585660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770978586032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 11:29:46 2026 " "Processing ended: Fri Feb 13 11:29:46 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770978586032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770978586032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770978586032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770978586032 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770978586695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770978595755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770978595755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 11:29:47 2026 " "Processing started: Fri Feb 13 11:29:47 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770978595755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770978595755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CUTECAR -c CUTECAR " "Command: quartus_sta CUTECAR -c CUTECAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770978595755 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1770978596040 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SMART_CAR " "Ignored assignments for entity \"DE0_NANO_SMART_CAR\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770978596188 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1770978596188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 16 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1770978596295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770978596295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770978596342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770978596342 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1770978596595 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770978596690 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1770978596690 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CUTECAR.sdc " "Synopsys Design Constraints File file not found: 'CUTECAR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1770978596706 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770978596706 "|Top_CUTECAR|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "capteurs_sol:u_caps\|channel\[0\] " "Node: capteurs_sol:u_caps\|channel\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770978596706 "|Top_CUTECAR|capteurs_sol:u_caps|channel[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596802 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596802 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596802 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596802 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596802 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978596802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978596802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978596802 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1770978596802 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1770978596802 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1770978596833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.136 " "Worst-case setup slack is 47.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.136         0.000 altera_reserved_tck  " "   47.136         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978596849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "    0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978596865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.097 " "Worst-case recovery slack is 48.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.097         0.000 altera_reserved_tck  " "   48.097         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978596865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.250 " "Worst-case removal slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250         0.000 altera_reserved_tck  " "    1.250         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978596881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.538 " "Worst-case minimum pulse width slack is 49.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.538         0.000 altera_reserved_tck  " "   49.538         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978596881 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.410 ns " "Worst Case Available Settling Time: 197.410 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978596977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770978596977 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1770978597008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1770978597439 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770978597568 "|Top_CUTECAR|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "capteurs_sol:u_caps\|channel\[0\] " "Node: capteurs_sol:u_caps\|channel\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770978597568 "|Top_CUTECAR|capteurs_sol:u_caps|channel[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597568 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597568 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597568 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597568 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597568 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978597568 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978597568 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978597568 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1770978597568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.467 " "Worst-case setup slack is 47.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.467         0.000 altera_reserved_tck  " "   47.467         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.386 " "Worst-case recovery slack is 48.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.386         0.000 altera_reserved_tck  " "   48.386         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.132 " "Worst-case removal slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132         0.000 altera_reserved_tck  " "    1.132         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.494 " "Worst-case minimum pulse width slack is 49.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.494         0.000 altera_reserved_tck  " "   49.494         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597615 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.695 ns " "Worst Case Available Settling Time: 197.695 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597694 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770978597710 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770978597869 "|Top_CUTECAR|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "capteurs_sol:u_caps\|channel\[0\] " "Node: capteurs_sol:u_caps\|channel\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770978597869 "|Top_CUTECAR|capteurs_sol:u_caps|channel[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597869 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597869 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597869 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597869 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597869 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978597869 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978597869 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770978597869 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1770978597869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.684 " "Worst-case setup slack is 48.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.684         0.000 altera_reserved_tck  " "   48.684         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "    0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.210 " "Worst-case recovery slack is 49.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.210         0.000 altera_reserved_tck  " "   49.210         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.693 " "Worst-case removal slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693         0.000 altera_reserved_tck  " "    0.693         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.308 " "Worst-case minimum pulse width slack is 49.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.308         0.000 altera_reserved_tck  " "   49.308         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770978597916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.575 ns " "Worst Case Available Settling Time: 198.575 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770978597995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770978598265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770978598265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 59 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770978598424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 11:29:58 2026 " "Processing ended: Fri Feb 13 11:29:58 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770978598424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770978598424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770978598424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770978598424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770978607927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770978607927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 11:29:59 2026 " "Processing started: Fri Feb 13 11:29:59 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770978607927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770978607927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CUTECAR -c CUTECAR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CUTECAR -c CUTECAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770978607927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_6_1200mv_85c_slow.vho C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_6_1200mv_85c_slow.vho in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770978608814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_6_1200mv_0c_slow.vho C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_6_1200mv_0c_slow.vho in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770978609123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_min_1200mv_0c_fast.vho C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_min_1200mv_0c_fast.vho in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770978609426 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR.vho C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR.vho in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770978609711 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_6_1200mv_85c_vhd_slow.sdo C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770978609946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_6_1200mv_0c_vhd_slow.sdo C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770978610171 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_min_1200mv_0c_vhd_fast.sdo C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770978610388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_vhd.sdo C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_vhd.sdo in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770978610618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770978610754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 11:30:10 2026 " "Processing ended: Fri Feb 13 11:30:10 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770978610754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770978610754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770978610754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770978610754 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 382 s " "Quartus II Full Compilation was successful. 0 errors, 382 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770978611383 ""}
