cd sim;make SIM=verilator; cd ..