--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml drum_machine_top.twx drum_machine_top.ncd -o
drum_machine_top.twr drum_machine_top.pcf -ucf nexys3.ucf

Design file:              drum_machine_top.ncd
Physical constraint file: drum_machine_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 3259 paths analyzed, 856 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.605ns.
--------------------------------------------------------------------------------

Paths for end point tempo_0 (SLICE_X25Y24.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_BtnU/state_FSM_FFd2 (FF)
  Destination:          tempo_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.543ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.424 - 0.451)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_BtnU/state_FSM_FFd2 to tempo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.CQ      Tcko                  0.447   ee201_debouncer_BtnU/state_FSM_FFd2
                                                       ee201_debouncer_BtnU/state_FSM_FFd2
    SLICE_X24Y24.A4      net (fanout=6)        2.196   ee201_debouncer_BtnU/state_FSM_FFd2
    SLICE_X24Y24.A       Tilo                  0.205   UUT/XLXN_38
                                                       _n0133_inv1
    SLICE_X25Y24.CE      net (fanout=2)        0.371   _n0133_inv
    SLICE_X25Y24.CLK     Tceck                 0.324   tempo<0>
                                                       tempo_0
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (0.976ns logic, 2.567ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_Btn1/state_FSM_FFd2 (FF)
  Destination:          tempo_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.424 - 0.449)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_Btn1/state_FSM_FFd2 to tempo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.CQ      Tcko                  0.408   ee201_debouncer_Btn1/state_FSM_FFd2
                                                       ee201_debouncer_Btn1/state_FSM_FFd2
    SLICE_X24Y24.A2      net (fanout=5)        1.911   ee201_debouncer_Btn1/state_FSM_FFd2
    SLICE_X24Y24.A       Tilo                  0.205   UUT/XLXN_38
                                                       _n0133_inv1
    SLICE_X25Y24.CE      net (fanout=2)        0.371   _n0133_inv
    SLICE_X25Y24.CLK     Tceck                 0.324   tempo<0>
                                                       tempo_0
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (0.937ns logic, 2.282ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_Btn0/state_FSM_FFd2 (FF)
  Destination:          tempo_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.177ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.424 - 0.484)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_Btn0/state_FSM_FFd2 to tempo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.CQ       Tcko                  0.391   ee201_debouncer_Btn0/state_FSM_FFd2
                                                       ee201_debouncer_Btn0/state_FSM_FFd2
    SLICE_X24Y24.A3      net (fanout=5)        1.886   ee201_debouncer_Btn0/state_FSM_FFd2
    SLICE_X24Y24.A       Tilo                  0.205   UUT/XLXN_38
                                                       _n0133_inv1
    SLICE_X25Y24.CE      net (fanout=2)        0.371   _n0133_inv
    SLICE_X25Y24.CLK     Tceck                 0.324   tempo<0>
                                                       tempo_0
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (0.920ns logic, 2.257ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point tempo_1 (SLICE_X24Y24.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_BtnU/state_FSM_FFd2 (FF)
  Destination:          tempo_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.424 - 0.451)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_BtnU/state_FSM_FFd2 to tempo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.CQ      Tcko                  0.447   ee201_debouncer_BtnU/state_FSM_FFd2
                                                       ee201_debouncer_BtnU/state_FSM_FFd2
    SLICE_X24Y24.A4      net (fanout=6)        2.196   ee201_debouncer_BtnU/state_FSM_FFd2
    SLICE_X24Y24.A       Tilo                  0.205   UUT/XLXN_38
                                                       _n0133_inv1
    SLICE_X24Y24.CE      net (fanout=2)        0.307   _n0133_inv
    SLICE_X24Y24.CLK     Tceck                 0.318   UUT/XLXN_38
                                                       tempo_1
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (0.970ns logic, 2.503ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_Btn1/state_FSM_FFd2 (FF)
  Destination:          tempo_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.424 - 0.449)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_Btn1/state_FSM_FFd2 to tempo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.CQ      Tcko                  0.408   ee201_debouncer_Btn1/state_FSM_FFd2
                                                       ee201_debouncer_Btn1/state_FSM_FFd2
    SLICE_X24Y24.A2      net (fanout=5)        1.911   ee201_debouncer_Btn1/state_FSM_FFd2
    SLICE_X24Y24.A       Tilo                  0.205   UUT/XLXN_38
                                                       _n0133_inv1
    SLICE_X24Y24.CE      net (fanout=2)        0.307   _n0133_inv
    SLICE_X24Y24.CLK     Tceck                 0.318   UUT/XLXN_38
                                                       tempo_1
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.931ns logic, 2.218ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_Btn0/state_FSM_FFd2 (FF)
  Destination:          tempo_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.424 - 0.484)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_Btn0/state_FSM_FFd2 to tempo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.CQ       Tcko                  0.391   ee201_debouncer_Btn0/state_FSM_FFd2
                                                       ee201_debouncer_Btn0/state_FSM_FFd2
    SLICE_X24Y24.A3      net (fanout=5)        1.886   ee201_debouncer_Btn0/state_FSM_FFd2
    SLICE_X24Y24.A       Tilo                  0.205   UUT/XLXN_38
                                                       _n0133_inv1
    SLICE_X24Y24.CE      net (fanout=2)        0.307   _n0133_inv
    SLICE_X24Y24.CLK     Tceck                 0.318   UUT/XLXN_38
                                                       tempo_1
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.914ns logic, 2.193ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_BtnU/debounce_count_5 (SLICE_X17Y47.B1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_BtnU/debounce_count_1 (FF)
  Destination:          ee201_debouncer_BtnU/debounce_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_BtnU/debounce_count_1 to ee201_debouncer_BtnU/debounce_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   ee201_debouncer_BtnU/debounce_count<3>
                                                       ee201_debouncer_BtnU/debounce_count_1
    SLICE_X16Y46.B1      net (fanout=2)        0.619   ee201_debouncer_BtnU/debounce_count<1>
    SLICE_X16Y46.COUT    Topcyb                0.375   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
                                                       ee201_debouncer_BtnU/debounce_count<1>_rt
                                                       ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X16Y47.BMUX    Tcinb                 0.260   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<7>
                                                       ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X17Y47.B1      net (fanout=1)        1.484   ee201_debouncer_BtnU/debounce_count[27]_GND_3_o_add_2_OUT<5>
    SLICE_X17Y47.CLK     Tas                   0.322   ee201_debouncer_BtnU/debounce_count<7>
                                                       ee201_debouncer_BtnU/state[5]_GND_3_o_select_29_OUT<5>1
                                                       ee201_debouncer_BtnU/debounce_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.348ns logic, 2.106ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_BtnU/debounce_count_0 (FF)
  Destination:          ee201_debouncer_BtnU/debounce_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_BtnU/debounce_count_0 to ee201_debouncer_BtnU/debounce_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.391   ee201_debouncer_BtnU/debounce_count<3>
                                                       ee201_debouncer_BtnU/debounce_count_0
    SLICE_X16Y46.A2      net (fanout=2)        0.574   ee201_debouncer_BtnU/debounce_count<0>
    SLICE_X16Y46.COUT    Topcya                0.395   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
                                                       ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_lut<0>_INV_0
                                                       ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X16Y47.BMUX    Tcinb                 0.260   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<7>
                                                       ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X17Y47.B1      net (fanout=1)        1.484   ee201_debouncer_BtnU/debounce_count[27]_GND_3_o_add_2_OUT<5>
    SLICE_X17Y47.CLK     Tas                   0.322   ee201_debouncer_BtnU/debounce_count<7>
                                                       ee201_debouncer_BtnU/state[5]_GND_3_o_select_29_OUT<5>1
                                                       ee201_debouncer_BtnU/debounce_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.368ns logic, 2.061ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_BtnU/debounce_count_2 (FF)
  Destination:          ee201_debouncer_BtnU/debounce_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_BtnU/debounce_count_2 to ee201_debouncer_BtnU/debounce_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.391   ee201_debouncer_BtnU/debounce_count<3>
                                                       ee201_debouncer_BtnU/debounce_count_2
    SLICE_X16Y46.C1      net (fanout=2)        0.608   ee201_debouncer_BtnU/debounce_count<2>
    SLICE_X16Y46.COUT    Topcyc                0.295   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
                                                       ee201_debouncer_BtnU/debounce_count<2>_rt
                                                       ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X16Y47.BMUX    Tcinb                 0.260   ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<7>
                                                       ee201_debouncer_BtnU/Madd_debounce_count[27]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X17Y47.B1      net (fanout=1)        1.484   ee201_debouncer_BtnU/debounce_count[27]_GND_3_o_add_2_OUT<5>
    SLICE_X17Y47.CLK     Tas                   0.322   ee201_debouncer_BtnU/debounce_count<7>
                                                       ee201_debouncer_BtnU/state[5]_GND_3_o_select_29_OUT<5>1
                                                       ee201_debouncer_BtnU/debounce_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.268ns logic, 2.095ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tempo_1 (SLICE_X24Y24.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tempo_0 (FF)
  Destination:          tempo_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tempo_0 to tempo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y24.BQ      Tcko                  0.198   tempo<0>
                                                       tempo_0
    SLICE_X24Y24.A5      net (fanout=3)        0.059   tempo<0>
    SLICE_X24Y24.CLK     Tah         (-Th)    -0.121   UUT/XLXN_38
                                                       Mcount_tempo_xor<1>11
                                                       tempo_1
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.319ns logic, 0.059ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_Btn0/debounce_count_0 (SLICE_X0Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_Btn0/debounce_count_0 (FF)
  Destination:          ee201_debouncer_Btn0/debounce_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_Btn0/debounce_count_0 to ee201_debouncer_Btn0/debounce_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.AQ       Tcko                  0.200   ee201_debouncer_Btn0/debounce_count<3>
                                                       ee201_debouncer_Btn0/debounce_count_0
    SLICE_X0Y27.A6       net (fanout=2)        0.022   ee201_debouncer_Btn0/debounce_count<0>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.190   ee201_debouncer_Btn0/debounce_count<3>
                                                       ee201_debouncer_Btn0/state[5]_GND_3_o_select_29_OUT<0>1
                                                       ee201_debouncer_Btn0/debounce_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_Btn1/debounce_count_8 (SLICE_X12Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_Btn1/debounce_count_8 (FF)
  Destination:          ee201_debouncer_Btn1/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_Btn1/debounce_count_8 to ee201_debouncer_Btn1/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.200   ee201_debouncer_Btn1/MCEN_count<3>
                                                       ee201_debouncer_Btn1/debounce_count_8
    SLICE_X12Y35.A6      net (fanout=2)        0.023   ee201_debouncer_Btn1/debounce_count<8>
    SLICE_X12Y35.CLK     Tah         (-Th)    -0.190   ee201_debouncer_Btn1/MCEN_count<3>
                                                       ee201_debouncer_Btn1/state[5]_GND_3_o_select_29_OUT<8>1
                                                       ee201_debouncer_Btn1/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ee201_debouncer_Btn0/debounce_count<3>/CLK
  Logical resource: ee201_debouncer_Btn0/debounce_count_0/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ee201_debouncer_Btn0/debounce_count<3>/CLK
  Logical resource: ee201_debouncer_Btn0/debounce_count_1/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    3.605|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3259 paths, 0 nets, and 1131 connections

Design statistics:
   Minimum period:   3.605ns{1}   (Maximum frequency: 277.393MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 26 19:40:41 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



