Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/UPC/DDIGITAL/uart/ --output-directory=C:/UPC/DDIGITAL/uart/uart/ --report-file=bsf:C:/UPC/DDIGITAL/uart/uart.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5T144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/UPC/DDIGITAL/uart/uart.qsys
Progress: Loading uart/uart.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding memoria [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module memoria
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag
Progress: Adding leds [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds
Progress: Adding botones [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module botones
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart.botones: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/UPC/DDIGITAL/uart/ --output-directory=C:/UPC/DDIGITAL/uart/uart/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/UPC/DDIGITAL/uart/uart.sopcinfo --report-file=html:C:/UPC/DDIGITAL/uart/uart.html --report-file=qip:C:/UPC/DDIGITAL/uart/uart/synthesis/uart.qip --report-file=cmp:C:/UPC/DDIGITAL/uart/uart.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5T144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/UPC/DDIGITAL/uart/uart.qsys --language=VHDL
Progress: Loading uart/uart.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding memoria [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module memoria
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag
Progress: Adding leds [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds
Progress: Adding botones [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module botones
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart.botones: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: uart: Generating uart "uart" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 23 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 47 connections
Info: merlin_domain_transform: After transform: 30 modules, 125 connections
Info: merlin_router_transform: After transform: 38 modules, 149 connections
Info: reset_adaptation_transform: After transform: 39 modules, 151 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 183 connections
Info: merlin_mm_transform: After transform: 54 modules, 183 connections
Info: merlin_interrupt_mapper_transform: After transform: 55 modules, 186 connections
Warning: uart: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: uart: "No matching role found for uart:s1:readyfordata (readyfordata)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: uart: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: cpu: Starting RTL generation for module 'uart_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=uart_cpu --dir=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0023_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0023_cpu_gen//uart_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2024.11.13 08:37:33 (*) Starting Nios II generation
Info: cpu: # 2024.11.13 08:37:33 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.13 08:37:33 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2024.11.13 08:37:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.13 08:37:33 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.11.13 08:37:33 (*)   Plaintext license not found.
Info: cpu: # 2024.11.13 08:37:33 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.11.13 08:37:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.13 08:37:33 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.13 08:37:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.13 08:37:34 (*)   Creating plain-text RTL
Info: cpu: # 2024.11.13 08:37:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'uart_cpu'
Info: cpu: "uart" instantiated altera_nios2_qsys "cpu"
Info: memoria: Starting RTL generation for module 'uart_memoria'
Info: memoria:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=uart_memoria --dir=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0024_memoria_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0024_memoria_gen//uart_memoria_component_configuration.pl  --do_build_sim=0  ]
Info: memoria: Done RTL generation for module 'uart_memoria'
Info: memoria: "uart" instantiated altera_avalon_onchip_memory2 "memoria"
Info: jtag: Starting RTL generation for module 'uart_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=uart_jtag --dir=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0025_jtag_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0025_jtag_gen//uart_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'uart_jtag'
Info: jtag: "uart" instantiated altera_avalon_jtag_uart "jtag"
Info: leds: Starting RTL generation for module 'uart_leds'
Info: leds:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_leds --dir=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0026_leds_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0026_leds_gen//uart_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'uart_leds'
Info: leds: "uart" instantiated altera_avalon_pio "leds"
Info: botones: Starting RTL generation for module 'uart_botones'
Info: botones:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_botones --dir=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0027_botones_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0027_botones_gen//uart_botones_component_configuration.pl  --do_build_sim=0  ]
Info: botones: Done RTL generation for module 'uart_botones'
Info: botones: "uart" instantiated altera_avalon_pio "botones"
Info: uart: Starting RTL generation for module 'uart_uart'
Info: uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=uart_uart --dir=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0028_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RREYM/AppData/Local/Temp/alt0040_2306327816736302468.dir/0028_uart_gen//uart_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'uart_uart'
Info: uart: "uart" instantiated altera_avalon_uart "uart"
Info: cpu_instruction_master_translator: "uart" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "uart" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "uart" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "uart" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "uart" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "uart" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "uart" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "uart" instantiated altera_merlin_router "id_router"
Info: id_router_002: "uart" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "uart" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "uart" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "uart" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "uart" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "uart" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "uart" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "uart" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "uart" instantiated altera_irq_mapper "irq_mapper"
Info: uart: Done uart" with 24 modules, 85 files, 1696701 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
