# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 20:17:00  March 20, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		dac_ram_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY unsaved
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:16:59  MARCH 20, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_R8 -to clk_clk
set_location_assignment PIN_J15 -to reset_reset_n
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_pio_0.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_leds.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/unsaved_jtag_uart_0.v
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/unsaved_irq_mapper.sv
set_global_assignment -name VHDL_FILE unsaved/synthesis/submodules/ram.vhd
set_global_assignment -name VHDL_FILE unsaved/synthesis/submodules/avalon_interface.vhd
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE unsaved/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VHDL_FILE unsaved/synthesis/unsaved.vhd
set_location_assignment PIN_D3 -to pio_0_external_connection_export[7]
set_location_assignment PIN_C3 -to pio_0_external_connection_export[6]
set_location_assignment PIN_A3 -to pio_0_external_connection_export[5]
set_location_assignment PIN_B4 -to pio_0_external_connection_export[4]
set_location_assignment PIN_B5 -to pio_0_external_connection_export[3]
set_location_assignment PIN_A6 -to pio_0_external_connection_export[2]
set_location_assignment PIN_B7 -to pio_0_external_connection_export[1]
set_location_assignment PIN_D6 -to pio_0_external_connection_export[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top