// Seed: 1941725331
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri [-1 'h0 : -1] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_5 = id_12 && id_2 - id_2;
  wire id_15, id_16;
  always_latch @(posedge id_13);
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1
    , id_4,
    output wor  id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
