

================================================================
== Vivado HLS Report for 'aes_main'
================================================================
* Date:           Tue Nov 19 21:04:39 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2720|     2720| 27.200 us | 27.200 us |  2720|  2720|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_round_fu_285       |aes_round       |      234|      234| 2.340 us | 2.340 us |  234|  234|   none  |
        |grp_createRoundKey_fu_294  |createRoundKey  |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2  |     2511|     2511|       279|          -|          -|     9|    no    |
        |- Loop 3  |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 4  |       32|       32|         2|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    116|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      -|     793|   2391|    -|
|Memory           |        1|      -|      16|      2|    0|
|Multiplexer      |        -|      -|       -|    529|    -|
|Register         |        -|      -|     127|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     936|   3038|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |grp_aes_round_fu_285       |aes_round       |        1|      0|  760|  2275|    0|
    |grp_createRoundKey_fu_294  |createRoundKey  |        0|      0|   33|   116|    0|
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |Total                      |                |        1|      0|  793|  2391|    0|
    +---------------------------+----------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |roundKey_U  |aes_main_roundKey  |        0|  16|   2|    0|    16|    8|     1|          128|
    |sbox_U      |core_sbox          |        1|   0|   0|    0|   256|    8|     1|         2048|
    +------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                   |        1|  16|   2|    0|   272|   16|     2|         2176|
    +------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_7_fu_323_p2           |     +    |      0|  0|  15|           5|           1|
    |i_8_fu_373_p2           |     +    |      0|  0|  15|           5|           1|
    |i_9_fu_395_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_361_p2             |     +    |      0|  0|  13|           4|           1|
    |icmp_ln170_fu_367_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln221_1_fu_389_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln221_fu_317_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_342_p2     |   icmp   |      0|  0|   9|           4|           4|
    |xor_ln222_1_fu_407_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln222_fu_335_p2     |    xor   |      0|  0|   8|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 116|          54|          42|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  113|         24|    1|         24|
    |expandedKey_ce0                |    9|          2|    1|          2|
    |grp_createRoundKey_fu_294_ptr  |   21|          4|   10|         40|
    |i_0_i2_reg_263                 |    9|          2|    5|         10|
    |i_0_i8_reg_274                 |    9|          2|    5|         10|
    |i_0_i_reg_241                  |    9|          2|    5|         10|
    |i_0_reg_252                    |    9|          2|    4|          8|
    |reg_311                        |    9|          2|    8|         16|
    |roundKey_address0              |   27|          5|    4|         20|
    |roundKey_ce0                   |   21|          4|    1|          4|
    |roundKey_we0                   |    9|          2|    1|          2|
    |sbox_address0                  |   15|          3|    8|         24|
    |state_address0                 |   62|         15|    4|         60|
    |state_address1                 |   62|         15|    4|         60|
    |state_ce0                      |   15|          3|    1|          3|
    |state_ce1                      |   15|          3|    1|          3|
    |state_d0                       |   38|          7|    8|         56|
    |state_d1                       |   47|         10|    8|         80|
    |state_we0                      |   15|          3|    1|          3|
    |state_we1                      |   15|          3|    1|          3|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  529|        113|   81|        438|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  23|   0|   23|          0|
    |grp_aes_round_fu_285_ap_start_reg       |   1|   0|    1|          0|
    |grp_createRoundKey_fu_294_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i2_reg_263                          |   5|   0|    5|          0|
    |i_0_i8_reg_274                          |   5|   0|    5|          0|
    |i_0_i_reg_241                           |   5|   0|    5|          0|
    |i_0_reg_252                             |   4|   0|    4|          0|
    |i_7_reg_417                             |   5|   0|    5|          0|
    |i_8_reg_448                             |   5|   0|    5|          0|
    |i_9_reg_553                             |   5|   0|    5|          0|
    |i_reg_440                               |   4|   0|    4|          0|
    |reg_305                                 |   8|   0|    8|          0|
    |reg_311                                 |   8|   0|    8|          0|
    |state_addr_27_reg_453                   |   4|   0|    4|          0|
    |state_addr_28_reg_558                   |   4|   0|    4|          0|
    |state_addr_reg_422                      |   4|   0|    4|          0|
    |state_load_16_reg_486                   |   8|   0|    8|          0|
    |state_load_19_reg_513                   |   8|   0|    8|          0|
    |state_load_20_reg_518                   |   8|   0|    8|          0|
    |tmp_4_reg_535                           |   8|   0|    8|          0|
    |zext_ln26_reg_435                       |   4|   0|   10|          6|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 127|   0|  133|          6|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   aes_main   | return value |
|state_address0        | out |    4|  ap_memory |     state    |     array    |
|state_ce0             | out |    1|  ap_memory |     state    |     array    |
|state_we0             | out |    1|  ap_memory |     state    |     array    |
|state_d0              | out |    8|  ap_memory |     state    |     array    |
|state_q0              |  in |    8|  ap_memory |     state    |     array    |
|state_address1        | out |    4|  ap_memory |     state    |     array    |
|state_ce1             | out |    1|  ap_memory |     state    |     array    |
|state_we1             | out |    1|  ap_memory |     state    |     array    |
|state_d1              | out |    8|  ap_memory |     state    |     array    |
|state_q1              |  in |    8|  ap_memory |     state    |     array    |
|expandedKey_address0  | out |    8|  ap_memory |  expandedKey |     array    |
|expandedKey_ce0       | out |    1|  ap_memory |  expandedKey |     array    |
|expandedKey_q0        |  in |    8|  ap_memory |  expandedKey |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

