

================================================================
== Vitis HLS Report for 'fftStreamingKernelBody_1'
================================================================
* Date:           Thu Jan 27 12:44:49 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_real_V_0 = alloca i64 1"   --->   Operation 11 'alloca' 'fftInStrm_V_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_real_V_1 = alloca i64 1"   --->   Operation 12 'alloca' 'fftInStrm_V_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_real_V_2 = alloca i64 1"   --->   Operation 13 'alloca' 'fftInStrm_V_M_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_real_V_3 = alloca i64 1"   --->   Operation 14 'alloca' 'fftInStrm_V_M_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_imag_V_0 = alloca i64 1"   --->   Operation 15 'alloca' 'fftInStrm_V_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_imag_V_1 = alloca i64 1"   --->   Operation 16 'alloca' 'fftInStrm_V_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_imag_V_2 = alloca i64 1"   --->   Operation 17 'alloca' 'fftInStrm_V_M_imag_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_imag_V_3 = alloca i64 1"   --->   Operation 18 'alloca' 'fftInStrm_V_M_imag_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_0 = alloca i64 1"   --->   Operation 19 'alloca' 'fftOutStrm_V_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_1 = alloca i64 1"   --->   Operation 20 'alloca' 'fftOutStrm_V_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_2 = alloca i64 1"   --->   Operation 21 'alloca' 'fftOutStrm_V_M_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_3 = alloca i64 1"   --->   Operation 22 'alloca' 'fftOutStrm_V_M_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_0 = alloca i64 1"   --->   Operation 23 'alloca' 'fftOutStrm_V_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_1 = alloca i64 1"   --->   Operation 24 'alloca' 'fftOutStrm_V_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_2 = alloca i64 1"   --->   Operation 25 'alloca' 'fftOutStrm_V_M_imag_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_3 = alloca i64 1"   --->   Operation 26 'alloca' 'fftOutStrm_V_M_imag_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 27 'alloca' 'p_inDataArray_M_real_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 28 'alloca' 'p_inDataArray_M_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 29 'alloca' 'p_inDataArray_M_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 30 'alloca' 'p_inDataArray_M_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 31 'alloca' 'p_inDataArray_M_imag_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 32 'alloca' 'p_inDataArray_M_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 33 'alloca' 'p_inDataArray_M_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 34 'alloca' 'p_inDataArray_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 35 'alloca' 'p_outDataArray_M_real_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 36 'alloca' 'p_outDataArray_M_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 37 'alloca' 'p_outDataArray_M_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 38 'alloca' 'p_outDataArray_M_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 39 'alloca' 'p_outDataArray_M_imag_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 40 'alloca' 'p_outDataArray_M_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 41 'alloca' 'p_outDataArray_M_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 42 'alloca' 'p_outDataArray_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln49 = call void @convertSuperStreamToArray<-1, 80001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >, i256 %ssrWideStream4kernelIn, i27 %p_inDataArray_M_real_V_0, i27 %p_inDataArray_M_real_V_1, i27 %p_inDataArray_M_real_V_2, i27 %p_inDataArray_M_real_V_3, i27 %p_inDataArray_M_imag_V_0, i27 %p_inDataArray_M_imag_V_1, i27 %p_inDataArray_M_imag_V_2, i27 %p_inDataArray_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:49]   --->   Operation 43 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln49 = call void @convertSuperStreamToArray<-1, 80001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >, i256 %ssrWideStream4kernelIn, i27 %p_inDataArray_M_real_V_0, i27 %p_inDataArray_M_real_V_1, i27 %p_inDataArray_M_real_V_2, i27 %p_inDataArray_M_real_V_3, i27 %p_inDataArray_M_imag_V_0, i27 %p_inDataArray_M_imag_V_1, i27 %p_inDataArray_M_imag_V_2, i27 %p_inDataArray_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:49]   --->   Operation 44 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_3, i27 %p_inDataArray_M_real_V_0, i27 %p_inDataArray_M_real_V_1, i27 %p_inDataArray_M_real_V_2, i27 %p_inDataArray_M_real_V_3, i27 %p_inDataArray_M_imag_V_0, i27 %p_inDataArray_M_imag_V_1, i27 %p_inDataArray_M_imag_V_2, i27 %p_inDataArray_M_imag_V_3"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_3, i27 %p_inDataArray_M_real_V_0, i27 %p_inDataArray_M_real_V_1, i27 %p_inDataArray_M_real_V_2, i27 %p_inDataArray_M_real_V_3, i27 %p_inDataArray_M_imag_V_0, i27 %p_inDataArray_M_imag_V_1, i27 %p_inDataArray_M_imag_V_2, i27 %p_inDataArray_M_imag_V_3"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln3373 = call void @innerFFT<16, 4, 80001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_imag_V_3, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_imag_V_3, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3373->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:62]   --->   Operation 47 'call' 'call_ln3373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln3373 = call void @innerFFT<16, 4, 80001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_imag_V_3, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_imag_V_3, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3373->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:62]   --->   Operation 48 'call' 'call_ln3373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266, i32 %p_outDataArray_M_real_V_0, i32 %p_outDataArray_M_real_V_1, i32 %p_outDataArray_M_real_V_2, i32 %p_outDataArray_M_real_V_3, i32 %p_outDataArray_M_imag_V_0, i32 %p_outDataArray_M_imag_V_1, i32 %p_outDataArray_M_imag_V_2, i32 %p_outDataArray_M_imag_V_3, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_imag_V_3"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266, i32 %p_outDataArray_M_real_V_0, i32 %p_outDataArray_M_real_V_1, i32 %p_outDataArray_M_real_V_2, i32 %p_outDataArray_M_real_V_3, i32 %p_outDataArray_M_imag_V_0, i32 %p_outDataArray_M_imag_V_1, i32 %p_outDataArray_M_imag_V_2, i32 %p_outDataArray_M_imag_V_3, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_imag_V_3"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln74 = call void @convertArrayToSuperStream<-1, 80001, 16, 4, complex<ap_fixed<32, 18, 5, 3, 0> > >, i32 %p_outDataArray_M_real_V_0, i32 %p_outDataArray_M_real_V_1, i32 %p_outDataArray_M_real_V_2, i32 %p_outDataArray_M_real_V_3, i32 %p_outDataArray_M_imag_V_0, i32 %p_outDataArray_M_imag_V_1, i32 %p_outDataArray_M_imag_V_2, i32 %p_outDataArray_M_imag_V_3, i256 %ssrWideStream4kernelOut" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:74]   --->   Operation 51 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 52 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_real_V_0"   --->   Operation 57 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%empty_299 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_real_V_1"   --->   Operation 59 'specchannel' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%empty_300 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_real_V_2"   --->   Operation 61 'specchannel' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_real_V_3"   --->   Operation 63 'specchannel' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_imag_V_0"   --->   Operation 65 'specchannel' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty_303 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_imag_V_1"   --->   Operation 67 'specchannel' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%empty_304 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_imag_V_2"   --->   Operation 69 'specchannel' 'empty_304' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%empty_305 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_imag_V_3, i27 %fftInStrm_V_M_imag_V_3"   --->   Operation 71 'specchannel' 'empty_305' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%empty_306 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_real_V_0"   --->   Operation 73 'specchannel' 'empty_306' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%empty_307 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_real_V_1"   --->   Operation 75 'specchannel' 'empty_307' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%empty_308 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_real_V_2"   --->   Operation 77 'specchannel' 'empty_308' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%empty_309 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_real_V_3"   --->   Operation 79 'specchannel' 'empty_309' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%empty_310 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_imag_V_0"   --->   Operation 81 'specchannel' 'empty_310' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_311 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_imag_V_1"   --->   Operation 83 'specchannel' 'empty_311' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%empty_312 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_imag_V_2"   --->   Operation 85 'specchannel' 'empty_312' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%empty_313 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_imag_V_3, i32 %fftOutStrm_V_M_imag_V_3"   --->   Operation 87 'specchannel' 'empty_313' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln74 = call void @convertArrayToSuperStream<-1, 80001, 16, 4, complex<ap_fixed<32, 18, 5, 3, 0> > >, i32 %p_outDataArray_M_real_V_0, i32 %p_outDataArray_M_real_V_1, i32 %p_outDataArray_M_real_V_2, i32 %p_outDataArray_M_real_V_3, i32 %p_outDataArray_M_imag_V_0, i32 %p_outDataArray_M_imag_V_1, i32 %p_outDataArray_M_imag_V_2, i32 %p_outDataArray_M_imag_V_3, i256 %ssrWideStream4kernelOut" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:74]   --->   Operation 89 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:76]   --->   Operation 90 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
