// Seed: 3714624047
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input wor   id_2
    , id_4
);
  assign id_4 = -1 == -1;
  uwire id_5;
  ;
  assign id_5 = id_2 ==? 1;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wire id_4,
    output wor id_5,
    output wor id_6,
    output supply0 id_7,
    output wand id_8,
    input tri0 id_9,
    output wand id_10,
    input uwire id_11,
    input wire id_12,
    input tri id_13,
    input wor id_14,
    output tri1 id_15,
    input supply0 id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_0
  );
endmodule
