<!-- Architecture including Embedded matrix multiplication blocks based on Intel tensor blocks.
     Timing and the majority of primitives are adapted from the VTR 8 stratix IV model*
     (stratixiv_arch.timing.xml).

     
    * Kevin E. Murray, Oleg Petelin, Sheng Zhong, Jia Min Wang, Mohamed Eldafrawy, Jean-Philippe Legault, Eugene Sha, Aaron G. Graham, Jean Wu, Matthew J. P. Walker, Hanqing Zeng, Panagiotis Patros, Jason Luu, Kenneth B. Kent, and Vaughn Betz. 2020. VTR 8: High-performance CAD and Customizable FPGA Architecture Modelling. ACM Trans. Reconfigurable Technol. Syst. 13, 2, Article 9 (June 2020), 55 pages. DOI:https://doi.org/10.1145/3388617
-->
<architecture>
  <models>
    <!-- Block for external memory accesses -->
    <!-- This block is not necessarily representative of realistic EMIF IPs,
	 but we need to assume that there is an IP, likely including some hardened logic,
	 with an avalon interface, to perform external memory reads and writes. -->
    <model name="emif">
        <input_ports>
            <port name="clk"   is_clock="1"/>
            <port name="address"   clock="clk" combinational_sink_ports=""/>
            <port name="read"   clock="clk" combinational_sink_ports=""/>
            <port name="writedata" clock="clk" combinational_sink_ports=""/>
            <port name="write" clock="clk" combinational_sink_ports=""/>
            <port name="reset" clock="clk" combinational_sink_ports=""/>
        </input_ports>
        <output_ports> 
            <port name="waitrequest" clock="clk" combinational_sink_ports=""/>
            <port name="readdata" clock="clk" combinational_sink_ports=""/>
            <port name="readdatavalid" clock="clk" combinational_sink_ports=""/>
        </output_ports> 
    </model>
    
    <!-- Embedded ML Block -->
    <model name="ml_block">
            <input_ports>
                <!-- Clock and reset -->
                <port name="clk"   is_clock="1"/>
		<port name="reset" clock="clk" combinational_sink_ports=""/>
		
                <!-- Input activations and weights -->
                <port name="data_in_AD"   clock="clk" combinational_sink_ports=""/>
		<port name="data_in_B" clock="clk" combinational_sink_ports=""/>
		<port name="P_cin" clock="clk" combinational_sink_ports=""/>
		
                <!-- Control signals -->
		<port name="opmode0" clock="clk" combinational_sink_ports=""/>
		<port name="opmode1" clock="clk" combinational_sink_ports=""/>
		<port name="opmode2" clock="clk" combinational_sink_ports=""/>
		<port name="opmode3" clock="clk" combinational_sink_ports=""/>
		<port name="opmode4" clock="clk" combinational_sink_ports=""/>
		<port name="opmode5" clock="clk" combinational_sink_ports=""/>
		<port name="opmode6" clock="clk" combinational_sink_ports=""/>
		<port name="opmode7" clock="clk" combinational_sink_ports=""/>
		<port name="opmode8" clock="clk" combinational_sink_ports=""/>
		<port name="alumode0" clock="clk" combinational_sink_ports=""/>
		<port name="alumode1" clock="clk" combinational_sink_ports=""/>
		<port name="alumode2" clock="clk" combinational_sink_ports=""/>
		<port name="alumode3" clock="clk" combinational_sink_ports=""/>
		<port name="inmode0" clock="clk" combinational_sink_ports=""/>
		<port name="inmode1" clock="clk" combinational_sink_ports=""/>
		<port name="inmode2" clock="clk" combinational_sink_ports=""/>
		<port name="inmode3" clock="clk" combinational_sink_ports=""/>
		<port name="inmode4" clock="clk" combinational_sink_ports=""/>
		<port name="carryinsel0" clock="clk" combinational_sink_ports=""/>
		<port name="carryinsel1" clock="clk" combinational_sink_ports=""/>
		<port name="CEAD" clock="clk" combinational_sink_ports=""/>
		<port name="CEB" clock="clk" combinational_sink_ports=""/>
		<port name="CECONFIG" clock="clk" combinational_sink_ports=""/>
	    </input_ports>
            <output_ports> 
                <!-- Output activations and weights -->
                <port name="AD_cascade_out" clock="clk"/>
                <port name="B_cascade_out" clock="clk"/>
                <port name="P_cout" clock="clk"/>
            </output_ports> 
    </model>
    
    <!-- From VTR StratixIV model: LAB primitives -->
    <model name="stratixiv_lcell_comb">
      <input_ports>
        <port name="dataa" combinational_sink_ports="combout sumout cout shareout"/>
        <port name="datab" combinational_sink_ports="combout sumout cout shareout"/>
        <port name="datac" combinational_sink_ports="combout sumout cout shareout"/>
        <port name="datad" combinational_sink_ports="combout sumout cout shareout"/>
        <port name="datae" combinational_sink_ports="combout"/>
        <port name="dataf" combinational_sink_ports="combout sumout cout"/>
        <port name="datag" combinational_sink_ports="combout"/>
        <port name="cin" combinational_sink_ports="sumout cout"/>
        <port name="sharein" combinational_sink_ports="sumout cout"/>
      </input_ports>
      <output_ports>
        <port name="combout"/>
        <port name="sumout"/>
        <port name="cout"/>
        <port name="shareout"/>
      </output_ports>
    </model>
    <model name="dffeas">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="ena" clock="clk"/>
        <port name="prn" clock="clk"/>
        <port name="clrn" clock="clk"/>
        <port name="asdata" clock="clk"/>
        <port name="aload" clock="clk"/>
        <port name="sload" clock="clk"/>
        <port name="sclr" clock="clk"/>
        <port name="d" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="q" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_mlab_cell">
      <input_ports>
        <port name="clk0" is_clock="1"/>
        <port name="ena0" clock="clk0"/>
        <port name="portaaddr" clock="clk0"/>
        <port name="portabyteenamasks" clock="clk0"/>
        <port name="portadatain" clock="clk0"/>
        <port name="portbaddr" clock="clk0"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout" clock="clk0"/>
      </output_ports>
    </model>
    <model name="stratixiv_mlab_cell.opmode{ROM}">
      <input_ports>
        <port name="clk0" is_clock="1"/>
        <port name="ena0" combinational_sink_ports="portbdataout"/>
        <port name="portaaddr" combinational_sink_ports="portbdataout"/>
        <port name="portabyteenamasks" combinational_sink_ports="portbdataout"/>
        <port name="portadatain" combinational_sink_ports="portbdataout"/>
        <port name="portbaddr" combinational_sink_ports="portbdataout"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
      </output_ports>
    </model>

    <!-- RAM (M20K, ESRAM) Primitives -->
    <!-- Memory blocks to store weights: we base the size and interfaces of this block
         on the Stratix10 eSRAM IP. -->
    <model name="ml_block_weights">
      <input_ports>
        <port name="portadatain" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="clr1" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="clr0" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="portare" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="ena2" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="ena3" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="ena0" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="ena1" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="portaaddrstall" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="portaaddr" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="portabyteenamasks" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port is_clock="1" name="clk_portain"/>
        <port is_clock="1" name="clk_portaout"/>
        <port name="portawe" clock="clk_portain" combinational_sink_ports="portadataout"/>
      </input_ports>
      <output_ports>
        <port name="portadataout" clock="clk_portaout"/>
      </output_ports>
    </model>
    <!-- M20K blocks to store inputs -->
    <model name="ml_block_input">
      <input_ports>
        <port name="portadatain" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="clr1" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="clr0" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="portare" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="ena2" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="ena3" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="ena0" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="ena1" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="portaaddrstall" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="portaaddr" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port name="portabyteenamasks" clock="clk_portain" combinational_sink_ports="portadataout"/>
        <port is_clock="1" name="clk_portain"/>
        <port is_clock="1" name="clk_portaout"/>
        <port name="portawe" clock="clk_portain" combinational_sink_ports="portadataout"/>
      </input_ports>
      <output_ports>
        <port name="portadataout" clock="clk_portaout"/>
      </output_ports>
    </model>

    <!-- From VTR StratixIV model: I/O and misc. primitives -->
    <model name="stratixiv_io_obuf">
      <input_ports>
        <port name="i" combinational_sink_ports="obar o"/>
        <port name="oe" combinational_sink_ports="obar o"/>
        <port name="dynamicterminationcontrol" combinational_sink_ports="obar o"/>
        <port name="seriesterminationcontrol" combinational_sink_ports="obar o"/>
        <port name="parallelterminationcontrol" combinational_sink_ports="obar o"/>
      </input_ports>
      <output_ports>
        <port name="o"/>
        <port name="obar"/>
      </output_ports>
    </model>
    <model name="stratixiv_io_ibuf">
      <input_ports>
        <port name="i" combinational_sink_ports="o"/>
        <port name="ibar" combinational_sink_ports="o"/>
      </input_ports>
      <output_ports>
        <port name="o"/>
      </output_ports>
    </model>
    <model name="stratixiv_ddio_out">
      <input_ports>
        <port name="datainlo" clock="clkhi"/>
        <port name="datainhi" clock="clkhi"/>
        <port name="clk" clock="clkhi"/>
        <port name="clkhi" is_clock="1"/>
        <port name="clklo" clock="clkhi"/>
        <port name="muxsel" clock="clkhi"/>
        <port name="ena" clock="clkhi"/>
        <port name="areset" clock="clkhi"/>
        <port name="sreset" clock="clkhi"/>
      </input_ports>
      <output_ports>
        <port name="dataout" clock="clkhi"/>
      </output_ports>
    </model>
    <model name="stratixiv_ddio_oe">
      <input_ports>
        <port name="oe" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="ena" clock="clk"/>
        <port name="areset" clock="clk"/>
        <port name="sreset" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dataout" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_ddio_in">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="clkn" clock="clk"/>
        <port name="ena" clock="clk"/>
        <port name="areset" clock="clk"/>
        <port name="sreset" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="regoutlo" clock="clk"/>
        <port name="regouthi" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_delay_chain">
      <input_ports>
        <port name="datain" combinational_sink_ports="dataout"/>
        <port name="delayctrlin" combinational_sink_ports="dataout"/>
        <port name="finedelayctrlin" combinational_sink_ports="dataout"/>
        <port name="devclrn" combinational_sink_ports="dataout"/>
        <port name="devpor" combinational_sink_ports="dataout"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_dll">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="aload" clock="clk"/>
        <port name="upndnin" clock="clk"/>
        <port name="upndninclkena" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="offsetdelayctrlout" clock="clk"/>
        <port name="offsetdelayctrlclkout" clock="clk"/>
        <port name="delayctrlout" clock="clk"/>
        <port name="dqsupdate" clock="clk"/>
        <port name="upndnout" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_dqs_config">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="ena" clock="clk"/>
        <port name="update" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dqsbusoutdelaysetting" clock="clk"/>
        <port name="dqsinputphasesetting" clock="clk"/>
        <port name="dqsenablectrlphasesetting" clock="clk"/>
        <port name="dqsoutputphasesetting" clock="clk"/>
        <port name="dqoutputphasesetting" clock="clk"/>
        <port name="resyncinputphasesetting" clock="clk"/>
        <port name="dividerphasesetting" clock="clk"/>
        <port name="enaoctcycledelaysetting" clock="clk"/>
        <port name="enainputcycledelaysetting" clock="clk"/>
        <port name="enaoutputcycledelaysetting" clock="clk"/>
        <port name="dqsenabledelaysetting" clock="clk"/>
        <port name="octdelaysetting1" clock="clk"/>
        <port name="octdelaysetting2" clock="clk"/>
        <port name="enadataoutbypass" clock="clk"/>
        <port name="enadqsenablephasetransferreg" clock="clk"/>
        <port name="enaoctphasetransferreg" clock="clk"/>
        <port name="enaoutputphasetransferreg" clock="clk"/>
        <port name="enainputphasetransferreg" clock="clk"/>
        <port name="resyncinputphaseinvert" clock="clk"/>
        <port name="dqsenablectrlphaseinvert" clock="clk"/>
        <port name="dqoutputphaseinvert" clock="clk"/>
        <port name="dqsoutputphaseinvert" clock="clk"/>
        <port name="dqsbusoutfinedelaysetting" clock="clk"/>
        <port name="dqsenablefinedelaysetting" clock="clk"/>
        <port name="dataout" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_dqs_delay_chain">
      <input_ports>
        <port name="dqsin" combinational_sink_ports="dffin dqsbusout"/>
        <port name="delayctrlin" combinational_sink_ports="dffin dqsbusout"/>
        <port name="offsetctrlin" combinational_sink_ports="dffin dqsbusout"/>
        <port name="dqsupdateen" combinational_sink_ports="dffin dqsbusout"/>
        <port name="phasectrlin" combinational_sink_ports="dffin dqsbusout"/>
        <port name="devclrn" combinational_sink_ports="dffin dqsbusout"/>
        <port name="devpor" combinational_sink_ports="dffin dqsbusout"/>
      </input_ports>
      <output_ports>
        <port name="dqsbusout"/>
        <port name="dffin"/>
      </output_ports>
    </model>
    <model name="stratixiv_dqs_enable">
      <input_ports>
        <port name="dqsin" combinational_sink_ports="dqsbusout"/>
        <port name="dqsenable" combinational_sink_ports="dqsbusout"/>
        <port name="devclrn" combinational_sink_ports="dqsbusout"/>
        <port name="devpor" combinational_sink_ports="dqsbusout"/>
      </input_ports>
      <output_ports>
        <port name="dqsbusout"/>
      </output_ports>
    </model>
    <model name="stratixiv_dqs_enable_ctrl">
      <input_ports>
        <port name="dqsenablein" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="delayctrlin" clock="clk"/>
        <port name="phasectrlin" clock="clk"/>
        <port name="enaphasetransferreg" clock="clk"/>
        <port name="phaseinvertctrl" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dqsenableout" clock="clk"/>
        <port name="dffin" clock="clk"/>
        <port name="dffextenddqsenable" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_io_config">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="ena" clock="clk"/>
        <port name="update" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="padtoinputregisterdelaysetting" clock="clk"/>
        <port name="outputdelaysetting1" clock="clk"/>
        <port name="outputdelaysetting2" clock="clk"/>
        <port name="dataout" clock="clk"/>
        <port name="dutycycledelaymode" clock="clk"/>
        <port name="dutycycledelaysettings" clock="clk"/>
        <port name="outputfinedelaysetting1" clock="clk"/>
        <port name="outputfinedelaysetting2" clock="clk"/>
        <port name="outputonlydelaysetting2" clock="clk"/>
        <port name="outputonlyfinedelaysetting2" clock="clk"/>
        <port name="padtoinputregisterfinedelaysetting" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_pseudo_diff_out">
      <input_ports>
        <port name="i" combinational_sink_ports="obar o"/>
      </input_ports>
      <output_ports>
        <port name="o"/>
        <port name="obar"/>
      </output_ports>
    </model>
    <model name="stratixiv_termination">
      <input_ports>
        <port name="otherserializerenable" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="rdn" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="rup" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="scanen" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="scanin" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="serializerenable" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="terminationclear" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="terminationclock" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="terminationcontrolin" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="terminationenable" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="devpor" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
        <port name="devclrn" combinational_sink_ports="terminationcontrolprobe incrup scanout incrdn terminationcontrol serializerenableout shiftregisterprobe"/>
      </input_ports>
      <output_ports>
        <port name="incrdn"/>
        <port name="incrup"/>
        <port name="scanout"/>
        <port name="serializerenableout"/>
        <port name="shiftregisterprobe"/>
        <port name="terminationcontrol"/>
        <port name="terminationcontrolprobe"/>
      </output_ports>
    </model>
    <model name="stratixiv_termination_logic">
      <input_ports>
        <port name="serialloadenable" combinational_sink_ports="parallelterminationcontrol seriesterminationcontrol"/>
        <port name="terminationclock" combinational_sink_ports="parallelterminationcontrol seriesterminationcontrol"/>
        <port name="parallelloadenable" combinational_sink_ports="parallelterminationcontrol seriesterminationcontrol"/>
        <port name="terminationdata" combinational_sink_ports="parallelterminationcontrol seriesterminationcontrol"/>
        <port name="devpor" combinational_sink_ports="parallelterminationcontrol seriesterminationcontrol"/>
        <port name="devclrn" combinational_sink_ports="parallelterminationcontrol seriesterminationcontrol"/>
      </input_ports>
      <output_ports>
        <port name="seriesterminationcontrol"/>
        <port name="parallelterminationcontrol"/>
      </output_ports>
    </model>
    <model name="stratixiv_input_phase_alignment">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="delayctrlin" clock="clk"/>
        <port name="phasectrlin" clock="clk"/>
        <port name="areset" clock="clk"/>
        <port name="enainputcycledelay" clock="clk"/>
        <port name="enaphasetransferreg" clock="clk"/>
        <port name="phaseinvertctrl" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dataout" clock="clk"/>
        <port name="dffin" clock="clk"/>
        <port name="dff1t" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="delayctrlin" clock="clk"/>
        <port name="phasectrlin" clock="clk"/>
        <port name="areset" clock="clk"/>
        <port name="enaoutputcycledelay" clock="clk"/>
        <port name="enaphasetransferreg" clock="clk"/>
        <port name="phaseinvertctrl" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dataout" clock="clk"/>
        <port name="dffin" clock="clk"/>
        <port name="dff1t" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment.opmode{ddio_out}">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="delayctrlin" clock="clk"/>
        <port name="phasectrlin" clock="clk"/>
        <port name="areset" clock="clk"/>
        <port name="enaoutputcycledelay" clock="clk"/>
        <port name="enaphasetransferreg" clock="clk"/>
        <port name="phaseinvertctrl" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dataout" clock="clk"/>
        <port name="dffin" clock="clk"/>
        <port name="dff1t" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment.opmode{ddio_in}">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="delayctrlin" clock="clk"/>
        <port name="phasectrlin" clock="clk"/>
        <port name="areset" clock="clk"/>
        <port name="enaoutputcycledelay" clock="clk"/>
        <port name="enaphasetransferreg" clock="clk"/>
        <port name="phaseinvertctrl" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dataout" clock="clk"/>
        <port name="dffin" clock="clk"/>
        <port name="dff1t" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment.opmode{oe}">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="delayctrlin" clock="clk"/>
        <port name="phasectrlin" clock="clk"/>
        <port name="areset" clock="clk"/>
        <port name="enaoutputcycledelay" clock="clk"/>
        <port name="enaphasetransferreg" clock="clk"/>
        <port name="phaseinvertctrl" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dataout" clock="clk"/>
        <port name="dffin" clock="clk"/>
        <port name="dff1t" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment.opmode{rtena}">
      <input_ports>
        <port name="datain" clock="clk"/>
        <port name="clk" is_clock="1"/>
        <port name="delayctrlin" clock="clk"/>
        <port name="phasectrlin" clock="clk"/>
        <port name="areset" clock="clk"/>
        <port name="enaoutputcycledelay" clock="clk"/>
        <port name="enaphasetransferreg" clock="clk"/>
        <port name="phaseinvertctrl" clock="clk"/>
        <port name="devclrn" clock="clk"/>
        <port name="devpor" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="dataout" clock="clk"/>
        <port name="dffin" clock="clk"/>
        <port name="dff1t" clock="clk"/>
      </output_ports>
    </model>
    <model name="stratixiv_tsdblock">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="ce" clock="clk"/>
        <port name="clr" clock="clk"/>
        <port name="fdbkctrlfromcore" clock="clk"/>
        <port name="compouttest" clock="clk"/>
        <port name="offset" clock="clk"/>
        <port name="testin" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="tsdcaldone" clock="clk"/>
        <port name="tsdcompout" clock="clk"/>
        <port name="tsdcalo" clock="clk"/>
        <port name="offsettout" clock="clk"/>
      </output_ports>
    </model>

    <!-- PLL primitives -->
    <model name="stratixiv_pll">
      <input_ports>
        <port name="areset" clock="inclk"/>
        <port name="clkswitch" clock="inclk"/>
        <port name="configupdate" clock="inclk"/>
        <port name="fbin" clock="inclk"/>
        <port name="inclk" is_clock="1"/>
        <port name="pfdena" clock="inclk"/>
        <port name="phasecounterselect" clock="inclk"/>
        <port name="phasestep" clock="inclk"/>
        <port name="phaseupdown" clock="inclk"/>
        <port name="scanclk" clock="inclk"/>
        <port name="scanclkena" clock="inclk"/>
        <port name="scandata" clock="inclk"/>
      </input_ports>
      <output_ports>
        <port name="activeclock" clock="inclk"/>
        <port name="clk" is_clock="1"/>
        <port name="clkbad" clock="inclk"/>
        <port name="fbout" clock="inclk"/>
        <port name="locked" clock="inclk"/>
        <port name="phasedone" clock="inclk"/>
        <port name="scandataout" clock="inclk"/>
        <port name="scandone" clock="inclk"/>
        <port name="vcooverrange" clock="inclk"/>
        <port name="vcounderrange" clock="inclk"/>
      </output_ports>
    </model>
    <model name="stratixiv_pll.opmode{normal}">
      <input_ports>
        <port name="areset" clock="inclk"/>
        <port name="clkswitch" clock="inclk"/>
        <port name="configupdate" clock="inclk"/>
        <port name="fbin" clock="inclk"/>
        <port name="inclk" is_clock="1"/>
        <port name="pfdena" clock="inclk"/>
        <port name="phasecounterselect" clock="inclk"/>
        <port name="phasestep" clock="inclk"/>
        <port name="phaseupdown" clock="inclk"/>
        <port name="scanclk" clock="inclk"/>
        <port name="scanclkena" clock="inclk"/>
        <port name="scandata" clock="inclk"/>
      </input_ports>
      <output_ports>
        <port name="activeclock" clock="inclk"/>
        <port name="clk" is_clock="1"/>
        <port name="clkbad" clock="inclk"/>
        <port name="fbout" clock="inclk"/>
        <port name="locked" clock="inclk"/>
        <port name="phasedone" clock="inclk"/>
        <port name="scandataout" clock="inclk"/>
        <port name="scandone" clock="inclk"/>
        <port name="vcooverrange" clock="inclk"/>
        <port name="vcounderrange" clock="inclk"/>
      </output_ports>
    </model>
    <model name="stratixiv_pll.opmode{no_compensation}">
      <input_ports>
        <port name="areset" clock="inclk"/>
        <port name="clkswitch" clock="inclk"/>
        <port name="configupdate" clock="inclk"/>
        <port name="fbin" clock="inclk"/>
        <port name="inclk" is_clock="1"/>
        <port name="pfdena" clock="inclk"/>
        <port name="phasecounterselect" clock="inclk"/>
        <port name="phasestep" clock="inclk"/>
        <port name="phaseupdown" clock="inclk"/>
        <port name="scanclk" clock="inclk"/>
        <port name="scanclkena" clock="inclk"/>
        <port name="scandata" clock="inclk"/>
      </input_ports>
      <output_ports>
        <port name="activeclock" clock="inclk"/>
        <port name="clk" is_clock="1"/>
        <port name="clkbad" clock="inclk"/>
        <port name="fbout" clock="inclk"/>
        <port name="locked" clock="inclk"/>
        <port name="phasedone" clock="inclk"/>
        <port name="scandataout" clock="inclk"/>
        <port name="scandone" clock="inclk"/>
        <port name="vcooverrange" clock="inclk"/>
        <port name="vcounderrange" clock="inclk"/>
      </output_ports>
    </model>
    </models>
  <layout>
  <!-- <fixed_layout name="S10NXSIZE" width="288" height="354"> -->
  <fixed_layout name="S10NXSIZE" width="149" height="177">
  <!-- <fixed_layout name="S10NXSIZE" width="50" height="50"> -->
    <perimeter type="EMPTY" priority="5000"/>
        <col type="io" startx="1" priority="1001"/> <!-- Left side -->
        <col type="io" startx="W-2" priority="1001"/> <!-- Right side -->
        <row type="io" starty="1" priority="1000"/> <!-- Bottom side -->
        <row type="io" starty="H-2" priority="1000"/> <!-- Top side -->
	
        <single type="PLL" x="1" y="H-2" priority="1997"/> <!-- L1 -->
        <single type="PLL" x="1" y="H/2" priority="2000"/> <!-- L2 -->
        <single type="PLL" x="1" y="H/2 - 1" priority="1999"/> <!-- L3 -->
        <single type="PLL" x="1" y="1" priority="1998"/> <!-- L4 -->
        <single type="PLL" x="W/2" y="H-2" priority="1996"/> <!-- T1 -->
        <single type="PLL" x="W/2 + 1" y="H-2" priority="1995"/> <!-- T2 -->
        <single type="PLL" x="W/2" y="1" priority="1994"/> <!-- B1 -->
        <single type="PLL" x="W/2 + 1" y="1" priority="1993"/> <!-- B2 -->
	
        <single type="EMIF" x="W/2" y="H/2" priority="5000"/>

        <fill type="LAB" priority="10"/>
	
        <col type="M20K" startx="7" starty="2" repeatx="7" priority="50"/>
	
        <col type="ML_outer" startx="8" starty="2" repeatx="7" priority="155"/>
        <col type="ML_outer" startx="81" starty="2" priority="155"/>
        <col type="ML_outer" startx="95" starty="2" priority="155"/>
        <col type="ML_outer" startx="67" starty="2" priority="155"/>
        <!-- <col type="ML_outer" startx="W-3" starty="2" repeatx="702" priority="155"/> -->
	
        <!-- <col type="ESRAM" startx="5" starty="2" priority="100"/> -->
    </fixed_layout>
</layout>
  <device>
	<sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
    <area grid_logic_tile_area="0.0"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
    <switch_block type="custom"/>
    <connection_block input_switch_name="ipin_cblock"/>
  </device>
  <switchlist>
    <switch type="mux" name="seg4_driver" R="450" Cin="0.60e-15" Cout="4.82e-15" Tdel="59e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="seg16_driver" R="150" Cin="1.80e-15" Cout="14.5e-15" Tdel="87e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="ipin_cblock" R="2231.5" Cout="0." Cin="1.47e-15" Tdel="0e0" mux_trans_size="1.222260" buf_size="auto"/>
  </switchlist>
  <segmentlist>
    <segment name="L4" freq="260" length="4" type="unidir" Rmetal="201.7" Cmetal="18.0e-15">
      <mux name="seg4_driver"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>

    <segment name="L16" freq="40" length="16" type="unidir" Rmetal="50.42" Cmetal="20.7e-15">
      <mux name="seg16_driver"/>
      <sb type="pattern">1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1</sb>
      <cb type="pattern">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</cb>
    </segment>
  </segmentlist>
  <directlist>
      <!--EJR: Add direct connections between adjacent ML blocks for cascaded activations -->
       <direct name="ml_cout_b_dn0"  from_pin="ML_outer.B_cascade_out" to_pin="ML_outer.data_in_B" x_offset="0" y_offset="-1" z_offset="0"/>
       <direct name="ml_cout_b_dn1"  from_pin="ML_outer.B_cascade_out" to_pin="ML_outer.data_in_B" x_offset="0" y_offset="-2" z_offset="0"/>
       <direct name="ml_cout_b_dn2"  from_pin="ML_outer.B_cascade_out" to_pin="ML_outer.data_in_B" x_offset="0" y_offset="-3" z_offset="0"/>
       <direct name="ml_cout_res_dn1"  from_pin="ML_outer.P_cout" to_pin="ML_outer.P_cin" x_offset="0" y_offset="-1" z_offset="0"/>
       <direct name="ml_cout_res_dn2"  from_pin="ML_outer.P_cout" to_pin="ML_outer.P_cin" x_offset="0" y_offset="-2" z_offset="0"/> 
       <direct name="ml_cout_res_dn3"  from_pin="ML_outer.P_cout" to_pin="ML_outer.P_cin" x_offset="0" y_offset="-3" z_offset="0"/>
       
      <!--Carry chain propogates downward between LAB blocks-->
      <direct name="LAB_carry_chain" from_pin="LAB.cout" to_pin="LAB.cin" x_offset="0" y_offset="-1" z_offset="0"/>
      <direct name="LAB_share_chain" from_pin="LAB.shareout" to_pin="LAB.sharein" x_offset="0" y_offset="-1" z_offset="0"/>

      <!-- LAB direct-link interconnect. 20-bits go each way to the horizontally adjacent blocks.  
           The actual indexes used are choosen to align with which bits are on each side of 
           the LAB (see LAB & block pinlocations) -->
      <direct name="LAB-LAB_directlink_drive_right" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="LAB.data_in[19:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-LAB_directlink_drive_left" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="LAB.data_in[79:60]" x_offset="-1" y_offset="0" z_offset="0"/>

      <direct name="LAB-M20K_directlink_drive_right" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="M20K.data_addr_control_in[19:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-M20K_directlink_drive_left" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="M20K.data_addr_control_in[79:60]" x_offset="-1" y_offset="0" z_offset="0"/>

      <direct name="LAB-ESRAM_directlink_drive_right_y7" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="ESRAM.data_addr_control_in[19:0]" to_side="left" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_right_y6" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="ESRAM.data_addr_control_in[44:25]" to_side="left" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_right_y5" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="ESRAM.data_addr_control_in[70:51]" to_side="left" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_right_y4" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="ESRAM.data_addr_control_in[96:77]" to_side="left" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_right_y3" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="ESRAM.data_addr_control_in[122:103]" to_side="left" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_right_y2" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="ESRAM.data_addr_control_in[148:129]" to_side="left" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_right_y1" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="ESRAM.data_addr_control_in[174:155]" to_side="left" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_right_y0" from_pin="LAB.data_out[39:20]" from_side="right" to_pin="ESRAM.data_addr_control_in[200:181]" to_side="left" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_left_y7" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="ESRAM.data_addr_control_in[226:207]" to_side="right" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_left_y6" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="ESRAM.data_addr_control_in[252:233]" to_side="right" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_left_y5" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="ESRAM.data_addr_control_in[278:259]" to_side="right" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_left_y4" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="ESRAM.data_addr_control_in[304:285]" to_side="right" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_left_y3" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="ESRAM.data_addr_control_in[330:311]" to_side="right" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_left_y2" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="ESRAM.data_addr_control_in[356:337]" to_side="right" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_left_y1" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="ESRAM.data_addr_control_in[382:363]" to_side="right" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="LAB-ESRAM_directlink_drive_left_y0" from_pin="LAB.data_out[19:0]" from_side="left" to_pin="ESRAM.data_addr_control_in[408:389]" to_side="right" x_offset="-1" y_offset="0" z_offset="0"/>

      <direct name="LAB-IO_directlink_drive_right_z1" from_pin="LAB.data_out[39:30]" from_side="right" to_pin="io.core_in[9:0]" x_offset="1" y_offset="0" z_offset="1"/>
      <direct name="LAB-IO_directlink_drive_right_z0" from_pin="LAB.data_out[29:20]" from_side="right" to_pin="io.core_in[9:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="LAB-IO_directlink_drive_left_z1" from_pin="LAB.data_out[19:10]" from_side="left" to_pin="io.core_in[33:24]" x_offset="-1" y_offset="0" z_offset="1"/>
      <direct name="LAB-IO_directlink_drive_left_z0" from_pin="LAB.data_out[9:0]" from_side="left" to_pin="io.core_in[33:24]" x_offset="-1" y_offset="0" z_offset="0"/>

      <!-- M20K direct-link interconnect. 20-bits go each way to the horizontally adjacent LABs. -->
      <direct name="M20K-LAB_directlink_drive_right_data" from_pin="M20K.data_out[35:18]" from_side="right" to_pin="LAB.data_in[17:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="M20K-LAB_directlink_drive_right_control" from_pin="M20K.control_out[2:2]" from_side="right" to_pin="LAB.data_in[18:18]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="M20K-LAB_directlink_drive_left_data" from_pin="M20K.data_out[17:0]" from_side="left" to_pin="LAB.data_in[77:60]" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="M20K-LAB_directlink_drive_left_control" from_pin="M20K.control_out[1:0]" from_side="left" to_pin="LAB.data_in[79:78]" x_offset="-1" y_offset="0" z_offset="0"/>

      <!-- ESRAM direct-link interconnect. 20-bits go each way at each gtid location to the horizontally adjacent LABs. -->
      <direct name="ESRAM-LAB_directlink_drive_right_y7" from_pin="ESRAM.data_out[67:60]" from_side="right" to_pin="LAB.data_in[7:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_right_y6" from_pin="ESRAM.data_out[75:68]" from_side="right" to_pin="LAB.data_in[7:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_right_y5" from_pin="ESRAM.data_out[82:76]" from_side="right" to_pin="LAB.data_in[6:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_right_y4" from_pin="ESRAM.data_out[89:83]" from_side="right" to_pin="LAB.data_in[6:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_right_y3" from_pin="ESRAM.data_out[96:90]" from_side="right" to_pin="LAB.data_in[6:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_right_y2" from_pin="ESRAM.data_out[103:97]" from_side="right" to_pin="LAB.data_in[6:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_right_y1" from_pin="ESRAM.data_out[111:104]" from_side="right" to_pin="LAB.data_in[7:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_right_y0" from_pin="ESRAM.data_out[119:112]" from_side="right" to_pin="LAB.data_in[7:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_left_y7" from_pin="ESRAM.data_out[7:0]" from_side="left" to_pin="LAB.data_in[67:60]" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_left_y6" from_pin="ESRAM.data_out[15:8]" from_side="left" to_pin="LAB.data_in[67:60]" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_left_y5" from_pin="ESRAM.data_out[22:16]" from_side="left" to_pin="LAB.data_in[66:60]" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_left_y4" from_pin="ESRAM.data_out[29:23]" from_side="left" to_pin="LAB.data_in[66:60]" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_left_y3" from_pin="ESRAM.data_out[36:30]" from_side="left" to_pin="LAB.data_in[66:60]" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_left_y2" from_pin="ESRAM.data_out[43:37]" from_side="left" to_pin="LAB.data_in[66:60]" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_left_y1" from_pin="ESRAM.data_out[51:44]" from_side="left" to_pin="LAB.data_in[67:60]" x_offset="-1" y_offset="0" z_offset="0"/>
      <direct name="ESRAM-LAB_directlink_drive_left_y0" from_pin="ESRAM.data_out[59:52]" from_side="left" to_pin="LAB.data_in[67:60]" x_offset="-1" y_offset="0" z_offset="0"/>

      <!-- IO direct-link interconnect. 20-bits go each way at each gtid location to the horizontally adjacent LABs. -->
      <direct name="IO-LAB_directlink_drive_right_z1" from_pin="io.core_out[29:20]" from_side="right" to_pin="LAB.data_in[19:10]" x_offset="1" y_offset="0" z_offset="-1"/>
      <direct name="IO-LAB_directlink_drive_right_z0" from_pin="io.core_out[29:20]" from_side="right" to_pin="LAB.data_in[9:0]" x_offset="1" y_offset="0" z_offset="0"/>
      <direct name="IO-LAB_directlink_drive_left_z1" from_pin="io.core_out[9:0]" from_side="left" to_pin="LAB.data_in[79:70]" x_offset="-1" y_offset="0" z_offset="-1"/>
      <direct name="IO-LAB_directlink_drive_left_z0" from_pin="io.core_out[9:0]" from_side="left" to_pin="LAB.data_in[69:60]" x_offset="-1" y_offset="0" z_offset="0"/>
  </directlist>

  <!-- ML Block timing between input and output registers and the ml-block boundary
       is based on Stratix IV DSP timing.
       Inputs and outputs are both assumed to be registered for the Stratix 10
       AI Tensor Block.
  -->
  <complexblocklist>   
    <pb_type name="ML_outer" height="2">
      
        <input name="data_in_AD" num_pins="57"/>
        <output name="AD_cascade_out" num_pins="57"/>
	
        <input name="data_in_B" num_pins="18"/>
        <output name="B_cascade_out" num_pins="18"/>		 
        
	<input name="P_cin" num_pins="48"/>
        <output name="P_cout" num_pins="48"/>
        	
        <clock name="clk" num_pins="1"/>
        <input name="reset" num_pins="1"/>
        <input name="CEAD" num_pins="1"/>
        <input name="CEB" num_pins="1"/>
        <input name="CECONFIG" num_pins="1"/>
        <input name="opmode0" num_pins="1"/>
        <input name="opmode1" num_pins="1"/>
        <input name="opmode2" num_pins="1"/>
        <input name="opmode3" num_pins="1"/>
        <input name="opmode4" num_pins="1"/>
        <input name="opmode5" num_pins="1"/>
        <input name="opmode6" num_pins="1"/>
        <input name="opmode7" num_pins="1"/>
        <input name="opmode8" num_pins="1"/>
        <input name="alumode0" num_pins="1"/>
        <input name="alumode1" num_pins="1"/>
        <input name="alumode2" num_pins="1"/>
        <input name="alumode3" num_pins="1"/>
        <input name="inmode0" num_pins="1"/>
        <input name="inmode1" num_pins="1"/>
        <input name="inmode2" num_pins="1"/>
        <input name="inmode3" num_pins="1"/>
        <input name="inmode4" num_pins="1"/>
        <input name="carryinsel0" num_pins="1"/>
        <input name="carryinsel1" num_pins="1"/>

        <mode name="ML_outer">
            <pb_type name="ML_inner" num_pb="1">
                <input name="data_in_AD" num_pins="57"/>
                <output name="AD_cascade_out" num_pins="57"/>
        	
                <input name="data_in_B" num_pins="18"/>
                <output name="B_cascade_out" num_pins="18"/>		 
                
        	<input name="P_cin" num_pins="48"/>
                <output name="P_cout" num_pins="48"/>
        	
                <clock name="clk" num_pins="1"/>
                <input name="reset" num_pins="1"/>
                <input name="CEAD" num_pins="1"/>
                <input name="CEB" num_pins="1"/>
                <input name="CECONFIG" num_pins="1"/>
                <input name="opmode0" num_pins="1"/>
                <input name="opmode1" num_pins="1"/>
                <input name="opmode2" num_pins="1"/>
                <input name="opmode3" num_pins="1"/>
                <input name="opmode4" num_pins="1"/>
                <input name="opmode5" num_pins="1"/>
                <input name="opmode6" num_pins="1"/>
                <input name="opmode7" num_pins="1"/>
                <input name="opmode8" num_pins="1"/>
                <input name="alumode0" num_pins="1"/>
                <input name="alumode1" num_pins="1"/>
                <input name="alumode2" num_pins="1"/>
                <input name="alumode3" num_pins="1"/>
                <input name="inmode0" num_pins="1"/>
                <input name="inmode1" num_pins="1"/>
                <input name="inmode2" num_pins="1"/>
                <input name="inmode3" num_pins="1"/>
                <input name="inmode4" num_pins="1"/>
                <input name="carryinsel0" num_pins="1"/>
                <input name="carryinsel1" num_pins="1"/>

		<pb_type name="FM1" blif_model=".subckt ml_block" num_pb="1">
                    <input name="data_in_AD" num_pins="57"/>
                    <output name="AD_cascade_out" num_pins="57"/>
            	
                    <input name="data_in_B" num_pins="18"/>
                    <output name="B_cascade_out" num_pins="18"/>		 
                    
                    <input name="P_cin" num_pins="48"/>
                    <output name="P_cout" num_pins="48"/>
        	
                    <clock name="clk" num_pins="1"/>
                    <input name="reset" num_pins="1"/>
                    <input name="CEAD" num_pins="1"/>
                    <input name="CEB" num_pins="1"/>
                    <input name="CECONFIG" num_pins="1"/>
                    <input name="opmode0" num_pins="1"/>
                    <input name="opmode1" num_pins="1"/>
                    <input name="opmode2" num_pins="1"/>
                    <input name="opmode3" num_pins="1"/>
                    <input name="opmode4" num_pins="1"/>
                    <input name="opmode5" num_pins="1"/>
                    <input name="opmode6" num_pins="1"/>
                    <input name="opmode7" num_pins="1"/>
                    <input name="opmode8" num_pins="1"/>
                    <input name="alumode0" num_pins="1"/>
                    <input name="alumode1" num_pins="1"/>
                    <input name="alumode2" num_pins="1"/>
                    <input name="alumode3" num_pins="1"/>
                    <input name="inmode0" num_pins="1"/>
                    <input name="inmode1" num_pins="1"/>
                    <input name="inmode2" num_pins="1"/>
                    <input name="inmode3" num_pins="1"/>
                    <input name="inmode4" num_pins="1"/>
                    <input name="carryinsel0" num_pins="1"/>
                    <input name="carryinsel1" num_pins="1"/>

                    <T_setup value="527e-12" port="FM1.data_in_AD" clock="clk"/>
                    <T_setup value="527e-12" port="FM1.data_in_B" clock="clk"/>
                    <T_setup value="527e-12" port="FM1.P_cin" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.reset" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.CEAD" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.CEB" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.CECONFIG" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode0" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode1" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode2" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode3" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode4" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode5" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode6" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode7" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.opmode8" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.alumode0" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.alumode1" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.alumode2" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.alumode3" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.inmode0" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.inmode1" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.inmode2" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.inmode3" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.inmode4" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.carryinsel0" clock="clk"/>
                    <T_setup value="99e-12" port="FM1.carryinsel1" clock="clk"/>
		    
                    <T_setup value="527e-12" port="FM1.AD_cascade_out" clock="clk"/>
		    <T_setup value="527e-12" port="FM1.B_cascade_out" clock="clk"/>
		    <T_setup value="527e-12" port="FM1.P_cout" clock="clk"/>

                    <T_hold value="-157e-12" port="FM1.data_in_AD" clock="clk"/>
                    <T_hold value="-157e-12" port="FM1.data_in_B" clock="clk"/>
                    <T_hold value="-157e-12" port="FM1.P_cin" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.reset" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.CEAD" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.CEB" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.CECONFIG" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode0" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode1" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode2" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode3" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode4" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode5" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode6" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode7" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.opmode8" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.alumode0" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.alumode1" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.alumode2" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.alumode3" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.inmode0" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.inmode1" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.inmode2" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.inmode3" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.inmode4" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.carryinsel0" clock="clk"/>
                    <T_setup value="48e-12" port="FM1.carryinsel1" clock="clk"/>
		    
                    <T_hold value="-157e-12" port="FM1.AD_cascade_out" clock="clk"/>
		    <T_hold value="-157e-12" port="FM1.B_cascade_out" clock="clk"/>
		    <T_hold value="-157e-12" port="FM1.P_cout" clock="clk"/>
		    
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.data_in_AD" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.data_in_B" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.P_cout" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.reset" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.CEAD" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.CEB" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.CECONFIG" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode0" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode1" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode2" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode3" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode4" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode5" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode6" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode7" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.opmode8" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.alumode0" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.alumode1" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.alumode2" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.alumode3" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.inmode0" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.inmode1" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.inmode2" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.inmode3" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.inmode4" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.carryinsel0" clock="clk"/>
                    <T_clock_to_Q max="97e-12" min="97e-12" port="FM1.carryinsel1" clock="clk"/>
                    <T_clock_to_Q max="464e-12" min="280e-12" port="FM1.AD_cascade_out" clock="clk"/>
		    <T_clock_to_Q max="464e-12" min="280e-12" port="FM1.B_cascade_out" clock="clk"/>
		    <T_clock_to_Q max="464e-12" min="280e-12" port="FM1.P_cout" clock="clk"/>

		    <!-- Internal combinational delay -->
                    <!-- <delay_constant in_port="FM1.data_in_w" out_port="FM1.weight_cascade_out" max="1185e-12" min="487e-12"/> -->
                    <!-- <delay_constant in_port="FM1.data_in_w" out_port="FM1.b_cas_out" max="1185e-12" min="487e-12"/> -->
                    <!-- <delay_constant in_port="FM1.data_in_w" out_port="FM1.cascade_data_out" max="1185e-12" min="487e-12"/> -->
              </pb_type>
              <interconnect>

                    <!--############# FM1 ##############-->		
                    <direct name="ML_out_in_mux25"  input="ML_inner.data_in_AD"   output="FM1.data_in_AD"></direct>
		    <direct name="ML_out_in_mux26"  input="ML_inner.CEAD"   output="FM1.CEAD"></direct>
		    <direct name="ML_out_in_mux27"  input="ML_inner.CEB"   output="FM1.CEB"></direct>
		    <direct name="ML_out_in_mux1"  input="ML_inner.CECONFIG"   output="FM1.CECONFIG"></direct>
		    <direct name="ML_out_in_mux2"  input="ML_inner.data_in_B"   output="FM1.data_in_B"></direct>
		    <direct name="ML_out_in_mux3"  input="ML_inner.reset"   output="FM1.reset"></direct>
		    <direct name="ML_out_in_mux4"  input="ML_inner.P_cin"   output="FM1.P_cin"></direct>
		    <direct name="ML_out_in_mux5"  input="ML_inner.opmode0"   output="FM1.opmode0"></direct>
		    <direct name="ML_out_in_mux6"  input="ML_inner.opmode1"   output="FM1.opmode1"></direct>
		    <direct name="ML_out_in_mux7"  input="ML_inner.opmode2"   output="FM1.opmode2"></direct>
		    <direct name="ML_out_in_mux8"  input="ML_inner.opmode3"   output="FM1.opmode3"></direct>
		    <direct name="ML_out_in_mux9"  input="ML_inner.opmode4"   output="FM1.opmode4"></direct>
		    <direct name="ML_out_in_mux10"  input="ML_inner.opmode5"   output="FM1.opmode5"></direct>
		    <direct name="ML_out_in_mux11"  input="ML_inner.opmode6"   output="FM1.opmode6"></direct>
		    <direct name="ML_out_in_mux12"  input="ML_inner.opmode7"   output="FM1.opmode7"></direct>
		    <direct name="ML_out_in_mux13"  input="ML_inner.opmode8"   output="FM1.opmode8"></direct>
		    <direct name="ML_out_in_mux14"  input="ML_inner.alumode0"   output="FM1.alumode0"></direct>
		    <direct name="ML_out_in_mux15"  input="ML_inner.alumode1"   output="FM1.alumode1"></direct>
		    <direct name="ML_out_in_mux16"  input="ML_inner.alumode2"   output="FM1.alumode2"></direct>
		    <direct name="ML_out_in_mux17"  input="ML_inner.alumode3"   output="FM1.alumode3"></direct>
		    <direct name="ML_out_in_mux18"  input="ML_inner.inmode0"   output="FM1.inmode0"></direct>
		    <direct name="ML_out_in_mux19"  input="ML_inner.inmode1"   output="FM1.inmode1"></direct>
		    <direct name="ML_out_in_mux20"  input="ML_inner.inmode2"   output="FM1.inmode2"></direct>
		    <direct name="ML_out_in_mux21"  input="ML_inner.inmode3"   output="FM1.inmode3"></direct>
		    <direct name="ML_out_in_mux22"  input="ML_inner.inmode4"   output="FM1.inmode4"></direct>
		    <direct name="ML_out_in_mux23"  input="ML_inner.carryinsel0"   output="FM1.carryinsel0"></direct>
		    <direct name="ML_out_in_mux24"  input="ML_inner.carryinsel1"   output="FM1.carryinsel1"></direct>
                    <direct name="ML_out_out_mux28"  input="FM1.AD_cascade_out"   output="ML_inner.AD_cascade_out"></direct>
		    <direct name="ML_out_out_mux29"  input="FM1.B_cascade_out"   output="ML_inner.B_cascade_out"></direct>
		    <direct name="ML_out_out_mux30"  input="FM1.P_cout"   output="ML_inner.P_cout"></direct>
		    
                    <complete name="complete1" input="ML_inner.clk" output="FM1.clk"/>			
                </interconnect>
            </pb_type>
            <interconnect>

                <!--############# FM1 ##############-->		
                <direct name="FM1_in_mux0"  input="ML_outer.data_in_AD"   output="ML_inner.data_in_AD"></direct>
		<direct name="FM1_in_mux1"  input="ML_outer.CEAD"   output="ML_inner.CEAD"></direct>
		<direct name="FM1_in_mux2"  input="ML_outer.CEB"   output="ML_inner.CEB"></direct>
		<direct name="FM1_in_mux3"  input="ML_outer.CECONFIG"   output="ML_inner.CECONFIG"></direct>
		<direct name="FM1_in_mux4"  input="ML_outer.data_in_B"   output="ML_inner.data_in_B"></direct>
		<direct name="FM1_in_mux5"  input="ML_outer.reset"   output="ML_inner.reset"></direct>
		<direct name="FM1_in_mux6"  input="ML_outer.P_cin"   output="ML_inner.P_cin"></direct>
		<direct name="FM1_in_mux7"  input="ML_outer.opmode0"   output="ML_inner.opmode0"></direct>
		<direct name="FM1_in_mux8"  input="ML_outer.opmode1"   output="ML_inner.opmode1"></direct>
		<direct name="FM1_in_mux9"  input="ML_outer.opmode2"   output="ML_inner.opmode2"></direct>
		<direct name="FM1_in_mux10"  input="ML_outer.opmode3"   output="ML_inner.opmode3"></direct>
		<direct name="FM1_in_mux11"  input="ML_outer.opmode4"   output="ML_inner.opmode4"></direct>
		<direct name="FM1_in_mux12"  input="ML_outer.opmode5"   output="ML_inner.opmode5"></direct>
		<direct name="FM1_in_mux13"  input="ML_outer.opmode6"   output="ML_inner.opmode6"></direct>
		<direct name="FM1_in_mux14"  input="ML_outer.opmode7"   output="ML_inner.opmode7"></direct>
		<direct name="FM1_in_mux15"  input="ML_outer.opmode8"   output="ML_inner.opmode8"></direct>
		<direct name="FM1_in_mux16"  input="ML_outer.alumode0"   output="ML_inner.alumode0"></direct>
		<direct name="FM1_in_mux17"  input="ML_outer.alumode1"   output="ML_inner.alumode1"></direct>
		<direct name="FM1_in_mux18"  input="ML_outer.alumode2"   output="ML_inner.alumode2"></direct>
		<direct name="FM1_in_mux19"  input="ML_outer.alumode3"   output="ML_inner.alumode3"></direct>
		<direct name="FM1_in_mux20"  input="ML_outer.inmode0"   output="ML_inner.inmode0"></direct>
		<direct name="FM1_in_mux21"  input="ML_outer.inmode1"   output="ML_inner.inmode1"></direct>
		<direct name="FM1_in_mux22"  input="ML_outer.inmode2"   output="ML_inner.inmode2"></direct>
		<direct name="FM1_in_mux23"  input="ML_outer.inmode3"   output="ML_inner.inmode3"></direct>
		<direct name="FM1_in_mux24"  input="ML_outer.inmode4"   output="ML_inner.inmode4"></direct>
		<direct name="FM1_in_mux25"  input="ML_outer.carryinsel0"   output="ML_inner.carryinsel0"></direct>
		<direct name="FM1_in_mux26"  input="ML_outer.carryinsel1"   output="ML_inner.carryinsel1"></direct>
                <direct name="FM1_out_mux27"  input="ML_inner.AD_cascade_out"   output="ML_outer.AD_cascade_out"></direct>
		<direct name="FM1_out_mux28"  input="ML_inner.B_cascade_out"   output="ML_outer.B_cascade_out"></direct>
		<direct name="FM1_out_mux29"  input="ML_inner.P_cout"   output="ML_outer.P_cout"></direct>
	        
                <complete name="complete1" input="ML_outer.clk" output="ML_inner.clk"/>	
            </interconnect>
        </mode>

        <fc in_type="frac" in_val="0.25" out_type="frac" out_val="0.15">
	</fc>
	    <pinlocations pattern="spread"/>
    
      </pb_type>

    <!-- Again, This block is not necessarily representative of realistic EMIF IPs,
	 but we need to assume that there is an IP, likely including some hardened logic,
	 with an avalon interface, to perform external memory reads and writes.
         Timing is based on timing of Stratix IV RAM blocks.
    -->
    <pb_type height="32" name="EMIF">
      <input name="writedata_outer" num_pins="128"/>
      <input name="write_outer" num_pins="1"/>
      <input name="read_outer" num_pins="1"/>
      <input name="reset_outer" num_pins="1"/>
      <input name="address_outer" num_pins="32"/>
      <clock name="clk_outer" num_pins="1"/>
      <output name="readdata_outer" num_pins="128"/>
      <output name="readdatavalid_outer" num_pins="1"/>
      <output name="waitrequest_outer" num_pins="1"/>
      <mode name="PIPELINED">
        <pb_type blif_model=".subckt emif" name="emif_pipelined" num_pb="1">
              <input name="writedata" num_pins="128"/>
              <input name="write" num_pins="1"/>
              <input name="read" num_pins="1"/>
              <input name="reset" num_pins="1"/>
              <input name="address" num_pins="32"/>
              <clock name="clk" num_pins="1"/>
              <output name="readdata" num_pins="128"/>
              <output name="readdatavalid" num_pins="1"/>
              <output name="waitrequest" num_pins="1"/>

	      <T_setup value="2.359000e-10" port="emif_pipelined.writedata" clock="clk"/>
	      <T_setup value="2.359000e-10" port="emif_pipelined.write" clock="clk"/>
	      <T_setup value="2.359000e-10" port="emif_pipelined.read" clock="clk"/>
	      <T_setup value="2.359000e-10" port="emif_pipelined.reset" clock="clk"/>
	      <T_setup value="2.359000e-10" port="emif_pipelined.address" clock="clk"/>

              <T_clock_to_Q max="1.508000e-10" port="emif_pipelined.writedata" clock="clk"/>
              <T_clock_to_Q max="1.508000e-10" port="emif_pipelined.write" clock="clk"/>
              <T_clock_to_Q max="1.508000e-10" port="emif_pipelined.read" clock="clk"/>
              <T_clock_to_Q max="1.508000e-10" port="emif_pipelined.reset" clock="clk"/>
              <T_clock_to_Q max="1.508000e-10" port="emif_pipelined.address" clock="clk"/>
                   
              <T_setup value="2.359000e-10" port="emif_pipelined.readdata" clock="clk"/>
              <T_setup value="2.359000e-10" port="emif_pipelined.readdatavalid" clock="clk"/>
              <T_setup value="2.359000e-10" port="emif_pipelined.waitrequest" clock="clk"/>

              <T_clock_to_Q max="1.508000e-10" port="emif_pipelined.readdata" clock="clk"/>
              <T_clock_to_Q max="1.508000e-10" port="emif_pipelined.readdatavalid" clock="clk"/>
              <T_clock_to_Q max="1.508000e-10" port="emif_pipelined.waitrequest" clock="clk"/>

        </pb_type>
        <interconnect>
          <direct input="EMIF.writedata_outer" name="emif_signal_in0" output="emif_pipelined.writedata"/>
          <direct input="EMIF.write_outer" name="emif_signal_in1" output="emif_pipelined.write"/>
          <direct input="EMIF.read_outer" name="emif_signal_in2" output="emif_pipelined.read"/>
          <direct input="EMIF.reset_outer" name="emif_signal_in3" output="emif_pipelined.reset"/>
          <direct input="EMIF.address_outer" name="emif_signal_in4" output="emif_pipelined.address"/>
          <direct input="EMIF.clk_outer" name="emif_signal_in5" output="emif_pipelined.clk"/>
          <direct input="emif_pipelined.readdata" name="emif_sig_out1" output="EMIF.readdata_outer"/>
          <direct input="emif_pipelined.readdatavalid" name="emif_sig_out2" output="EMIF.readdatavalid_outer"/>
          <direct input="emif_pipelined.waitrequest" name="emif_sig_out3" output="EMIF.waitrequest_outer"/>
        </interconnect>
      </mode>
      <fc in_type="frac" in_val="0.055" out_type="frac" out_val="0.075"/>
      <pinlocations pattern="spread"/>
    </pb_type>
    
    <pb_type capacity="2" name="io">
      <input name="core_in" num_pins="50" equivalent="none"/>
      <output name="core_out" num_pins="40" equivalent="none"/>
      <clock name="clk" num_pins="5"/>
      <mode name="io">
        <pb_type name="pad" num_pb="1">
          <output name="recieve_off_chip" num_pins="1"/>
          <input name="drive_off_chip" num_pins="1"/>
          <mode name="inpad">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="inpad" output="pad.recieve_off_chip">
                  <delay_constant max="1418e-12" min="1318e-12" in_port="inpad.inpad" out_port="pad.recieve_off_chip"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="outpad">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
            </pb_type>
            <interconnect>
              <direct input="pad.drive_off_chip" name="outpad" output="outpad.outpad">
                  <delay_constant max="2922e-12" min="2789e-12" in_port="pad.drive_off_chip" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
        </pb_type>
        <pb_type name="io_cell" num_pb="5">
          <input name="data_in" num_pins="32"/>
          <output name="data_out" num_pins="50"/>
          <clock name="clk" num_pins="1"/>
          <mode name="stratixiv_io_ibuf">
            <pb_type blif_model=".subckt stratixiv_io_ibuf" name="stratixiv_io_ibuf" num_pb="1">
              <input name="i" num_pins="1"/>
              <input name="ibar" num_pins="1"/>
              <output name="o" num_pins="1"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_io_ibuf.i" out_port="stratixiv_io_ibuf.o"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_io_ibuf.ibar" out_port="stratixiv_io_ibuf.o"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_io_ibuf.i stratixiv_io_ibuf.ibar"/>
              <complete input="stratixiv_io_ibuf.o" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_io_obuf">
            <pb_type blif_model=".subckt stratixiv_io_obuf" name="stratixiv_io_obuf" num_pb="1">
              <input name="i" num_pins="1"/>
              <input name="oe" num_pins="1"/>
              <input name="dynamicterminationcontrol" num_pins="1"/>
              <input name="seriesterminationcontrol" num_pins="14"/>
              <input name="parallelterminationcontrol" num_pins="14"/>
              <output name="o" num_pins="1"/>
              <output name="obar" num_pins="1"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_io_obuf.i" out_port="stratixiv_io_obuf.o stratixiv_io_obuf.obar"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_io_obuf.oe" out_port="stratixiv_io_obuf.o stratixiv_io_obuf.obar"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_io_obuf.dynamicterminationcontrol" out_port="stratixiv_io_obuf.o stratixiv_io_obuf.obar"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_io_obuf.seriesterminationcontrol" out_port="stratixiv_io_obuf.o stratixiv_io_obuf.obar"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_io_obuf.parallelterminationcontrol" out_port="stratixiv_io_obuf.o stratixiv_io_obuf.obar"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_io_obuf.i stratixiv_io_obuf.oe stratixiv_io_obuf.dynamicterminationcontrol stratixiv_io_obuf.seriesterminationcontrol stratixiv_io_obuf.parallelterminationcontrol"/>
              <complete input="stratixiv_io_obuf.o stratixiv_io_obuf.obar" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_ddio_out">
            <pb_type blif_model=".subckt stratixiv_ddio_out" name="stratixiv_ddio_out" num_pb="1">
              <input name="datainlo" num_pins="1"/>
              <input name="datainhi" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <input name="clklo" num_pins="1"/>
              <input name="muxsel" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="areset" num_pins="1"/>
              <input name="sreset" num_pins="1"/>
              <clock name="clkhi" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <T_setup clock="clkhi" port="stratixiv_ddio_out.datainlo" value="0e-12"/>
              <T_setup clock="clkhi" port="stratixiv_ddio_out.datainhi" value="0e-12"/>
              <T_setup clock="clkhi" port="stratixiv_ddio_out.clk" value="0e-12"/>
              <T_setup clock="clkhi" port="stratixiv_ddio_out.clklo" value="0e-12"/>
              <T_setup clock="clkhi" port="stratixiv_ddio_out.muxsel" value="0e-12"/>
              <T_setup clock="clkhi" port="stratixiv_ddio_out.ena" value="0e-12"/>
              <T_setup clock="clkhi" port="stratixiv_ddio_out.areset" value="0e-12"/>
              <T_setup clock="clkhi" port="stratixiv_ddio_out.sreset" value="0e-12"/>
              <T_hold clock="clkhi" port="stratixiv_ddio_out.datainlo" value="0e-12"/>
              <T_hold clock="clkhi" port="stratixiv_ddio_out.datainhi" value="0e-12"/>
              <T_hold clock="clkhi" port="stratixiv_ddio_out.clk" value="0e-12"/>
              <T_hold clock="clkhi" port="stratixiv_ddio_out.clklo" value="0e-12"/>
              <T_hold clock="clkhi" port="stratixiv_ddio_out.muxsel" value="0e-12"/>
              <T_hold clock="clkhi" port="stratixiv_ddio_out.ena" value="0e-12"/>
              <T_hold clock="clkhi" port="stratixiv_ddio_out.areset" value="0e-12"/>
              <T_hold clock="clkhi" port="stratixiv_ddio_out.sreset" value="0e-12"/>
              <T_clock_to_Q clock="clkhi" port="stratixiv_ddio_out.dataout" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_ddio_out.datainlo stratixiv_ddio_out.datainhi stratixiv_ddio_out.clk stratixiv_ddio_out.clklo stratixiv_ddio_out.muxsel stratixiv_ddio_out.ena stratixiv_ddio_out.areset stratixiv_ddio_out.sreset"/>
              <complete input="stratixiv_ddio_out.dataout" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_ddio_out.clkhi"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_ddio_oe">
            <pb_type blif_model=".subckt stratixiv_ddio_oe" name="stratixiv_ddio_oe" num_pb="1">
              <input name="oe" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="areset" num_pins="1"/>
              <input name="sreset" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_ddio_oe.oe" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_ddio_oe.ena" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_ddio_oe.areset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_ddio_oe.sreset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_oe.oe" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_oe.ena" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_oe.areset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_oe.sreset" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_ddio_oe.dataout" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_ddio_oe.oe stratixiv_ddio_oe.ena stratixiv_ddio_oe.areset stratixiv_ddio_oe.sreset"/>
              <complete input="stratixiv_ddio_oe.dataout" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_ddio_oe.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_ddio_in">
            <pb_type blif_model=".subckt stratixiv_ddio_in" name="stratixiv_ddio_in" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="clkn" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="areset" num_pins="1"/>
              <input name="sreset" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="regoutlo" num_pins="1"/>
              <output name="regouthi" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_ddio_in.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_ddio_in.clkn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_ddio_in.ena" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_ddio_in.areset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_ddio_in.sreset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_in.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_in.clkn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_in.ena" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_in.areset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_ddio_in.sreset" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_ddio_in.regoutlo" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_ddio_in.regouthi" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_ddio_in.datain stratixiv_ddio_in.clkn stratixiv_ddio_in.ena stratixiv_ddio_in.areset stratixiv_ddio_in.sreset"/>
              <complete input="stratixiv_ddio_in.regoutlo stratixiv_ddio_in.regouthi" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_ddio_in.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_delay_chain">
            <pb_type blif_model=".subckt stratixiv_delay_chain" name="stratixiv_delay_chain" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="delayctrlin" num_pins="4"/>
              <input name="finedelayctrlin" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_delay_chain.datain" out_port="stratixiv_delay_chain.dataout"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_delay_chain.delayctrlin" out_port="stratixiv_delay_chain.dataout"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_delay_chain.finedelayctrlin" out_port="stratixiv_delay_chain.dataout"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_delay_chain.devclrn" out_port="stratixiv_delay_chain.dataout"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_delay_chain.devpor" out_port="stratixiv_delay_chain.dataout"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_delay_chain.datain stratixiv_delay_chain.delayctrlin stratixiv_delay_chain.finedelayctrlin stratixiv_delay_chain.devclrn stratixiv_delay_chain.devpor"/>
              <complete input="stratixiv_delay_chain.dataout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dll">
            <pb_type blif_model=".subckt stratixiv_dll" name="stratixiv_dll" num_pb="1">
              <input name="aload" num_pins="1"/>
              <input name="upndnin" num_pins="1"/>
              <input name="upndninclkena" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="offsetdelayctrlout" num_pins="6"/>
              <output name="offsetdelayctrlclkout" num_pins="1"/>
              <output name="delayctrlout" num_pins="6"/>
              <output name="dqsupdate" num_pins="1"/>
              <output name="upndnout" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_dll.aload" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dll.upndnin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dll.upndninclkena" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dll.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dll.devpor" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dll.aload" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dll.upndnin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dll.upndninclkena" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dll.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dll.devpor" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dll.offsetdelayctrlout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dll.offsetdelayctrlclkout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dll.delayctrlout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dll.dqsupdate" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dll.upndnout" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dll.aload stratixiv_dll.upndnin stratixiv_dll.upndninclkena stratixiv_dll.devclrn stratixiv_dll.devpor"/>
              <complete input="stratixiv_dll.offsetdelayctrlout stratixiv_dll.offsetdelayctrlclkout stratixiv_dll.delayctrlout stratixiv_dll.dqsupdate stratixiv_dll.upndnout" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_dll.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dqs_config">
            <pb_type blif_model=".subckt stratixiv_dqs_config" name="stratixiv_dqs_config" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="update" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="dqsbusoutdelaysetting" num_pins="4"/>
              <output name="dqsinputphasesetting" num_pins="3"/>
              <output name="dqsenablectrlphasesetting" num_pins="4"/>
              <output name="dqsoutputphasesetting" num_pins="4"/>
              <output name="dqoutputphasesetting" num_pins="4"/>
              <output name="resyncinputphasesetting" num_pins="4"/>
              <output name="dividerphasesetting" num_pins="1"/>
              <output name="enaoctcycledelaysetting" num_pins="1"/>
              <output name="enainputcycledelaysetting" num_pins="1"/>
              <output name="enaoutputcycledelaysetting" num_pins="1"/>
              <output name="dqsenabledelaysetting" num_pins="3"/>
              <output name="octdelaysetting1" num_pins="4"/>
              <output name="octdelaysetting2" num_pins="3"/>
              <output name="enadataoutbypass" num_pins="1"/>
              <output name="enadqsenablephasetransferreg" num_pins="1"/>
              <output name="enaoctphasetransferreg" num_pins="1"/>
              <output name="enaoutputphasetransferreg" num_pins="1"/>
              <output name="enainputphasetransferreg" num_pins="1"/>
              <output name="resyncinputphaseinvert" num_pins="1"/>
              <output name="dqsenablectrlphaseinvert" num_pins="1"/>
              <output name="dqoutputphaseinvert" num_pins="1"/>
              <output name="dqsoutputphaseinvert" num_pins="1"/>
              <output name="dqsbusoutfinedelaysetting" num_pins="1"/>
              <output name="dqsenablefinedelaysetting" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_dqs_config.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_config.ena" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_config.update" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_config.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_config.devpor" value="0e-12"/>
				
				
              <T_hold clock="clk" port="stratixiv_dqs_config.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_config.ena" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_config.update" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_config.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_config.devpor" value="0e-12"/>
				
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsbusoutdelaysetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsinputphasesetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsenablectrlphasesetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsoutputphasesetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqoutputphasesetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.resyncinputphasesetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dividerphasesetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.enaoctcycledelaysetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.enainputcycledelaysetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.enaoutputcycledelaysetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsenabledelaysetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.octdelaysetting1" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.octdelaysetting2" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.enadataoutbypass" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.enadqsenablephasetransferreg" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.enaoctphasetransferreg" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.enaoutputphasetransferreg" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.enainputphasetransferreg" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.resyncinputphaseinvert" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsenablectrlphaseinvert" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqoutputphaseinvert" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsoutputphaseinvert" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsbusoutfinedelaysetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dqsenablefinedelaysetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_config.dataout" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dqs_config.datain stratixiv_dqs_config.ena stratixiv_dqs_config.update stratixiv_dqs_config.devclrn stratixiv_dqs_config.devpor"/>
              <complete input="stratixiv_dqs_config.dqsbusoutdelaysetting stratixiv_dqs_config.dqsinputphasesetting stratixiv_dqs_config.dqsenablectrlphasesetting stratixiv_dqs_config.dqsoutputphasesetting stratixiv_dqs_config.dqoutputphasesetting stratixiv_dqs_config.resyncinputphasesetting stratixiv_dqs_config.dividerphasesetting stratixiv_dqs_config.enaoctcycledelaysetting stratixiv_dqs_config.enainputcycledelaysetting stratixiv_dqs_config.enaoutputcycledelaysetting stratixiv_dqs_config.dqsenabledelaysetting stratixiv_dqs_config.octdelaysetting1 stratixiv_dqs_config.octdelaysetting2 stratixiv_dqs_config.enadataoutbypass stratixiv_dqs_config.enadqsenablephasetransferreg stratixiv_dqs_config.enaoctphasetransferreg stratixiv_dqs_config.enaoutputphasetransferreg stratixiv_dqs_config.enainputphasetransferreg stratixiv_dqs_config.resyncinputphaseinvert stratixiv_dqs_config.dqsenablectrlphaseinvert stratixiv_dqs_config.dqoutputphaseinvert stratixiv_dqs_config.dqsoutputphaseinvert stratixiv_dqs_config.dqsbusoutfinedelaysetting stratixiv_dqs_config.dqsenablefinedelaysetting stratixiv_dqs_config.dataout" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_dqs_config.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dqs_delay_chain">
            <pb_type blif_model=".subckt stratixiv_dqs_delay_chain" name="stratixiv_dqs_delay_chain" num_pb="1">
              <input name="dqsin" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="offsetctrlin" num_pins="6"/>
              <input name="dqsupdateen" num_pins="1"/>
              <input name="phasectrlin" num_pins="3"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dqsbusout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_delay_chain.dqsin" out_port="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_delay_chain.delayctrlin" out_port="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_delay_chain.offsetctrlin" out_port="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_delay_chain.dqsupdateen" out_port="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_delay_chain.phasectrlin" out_port="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_delay_chain.devclrn" out_port="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_delay_chain.devpor" out_port="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dqs_delay_chain.dqsin stratixiv_dqs_delay_chain.delayctrlin stratixiv_dqs_delay_chain.offsetctrlin stratixiv_dqs_delay_chain.dqsupdateen stratixiv_dqs_delay_chain.phasectrlin stratixiv_dqs_delay_chain.devclrn stratixiv_dqs_delay_chain.devpor"/>
              <complete input="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dqs_enable">
            <pb_type blif_model=".subckt stratixiv_dqs_enable" name="stratixiv_dqs_enable" num_pb="1">
              <input name="dqsin" num_pins="1"/>
              <input name="dqsenable" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dqsbusout" num_pins="1"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_enable.dqsin" out_port="stratixiv_dqs_enable.dqsbusout"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_enable.dqsenable" out_port="stratixiv_dqs_enable.dqsbusout"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_enable.devclrn" out_port="stratixiv_dqs_enable.dqsbusout"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_dqs_enable.devpor" out_port="stratixiv_dqs_enable.dqsbusout"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dqs_enable.dqsin stratixiv_dqs_enable.dqsenable stratixiv_dqs_enable.devclrn stratixiv_dqs_enable.devpor"/>
              <complete input="stratixiv_dqs_enable.dqsbusout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dqs_enable_ctrl">
            <pb_type blif_model=".subckt stratixiv_dqs_enable_ctrl" name="stratixiv_dqs_enable_ctrl" num_pb="1">
              <input name="dqsenablein" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="dqsenableout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dffextenddqsenable" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_dqs_enable_ctrl.dqsenablein" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_enable_ctrl.delayctrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_enable_ctrl.phasectrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_enable_ctrl.enaphasetransferreg" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_enable_ctrl.phaseinvertctrl" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_enable_ctrl.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_dqs_enable_ctrl.devpor" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_dqs_enable_ctrl.dqsenablein" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_enable_ctrl.delayctrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_enable_ctrl.phasectrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_enable_ctrl.enaphasetransferreg" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_enable_ctrl.phaseinvertctrl" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_enable_ctrl.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_dqs_enable_ctrl.devpor" value="0e-12"/>
				
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_enable_ctrl.dqsenableout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_enable_ctrl.dffin" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_dqs_enable_ctrl.dffextenddqsenable" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dqs_enable_ctrl.dqsenablein stratixiv_dqs_enable_ctrl.delayctrlin stratixiv_dqs_enable_ctrl.phasectrlin stratixiv_dqs_enable_ctrl.enaphasetransferreg stratixiv_dqs_enable_ctrl.phaseinvertctrl stratixiv_dqs_enable_ctrl.devclrn stratixiv_dqs_enable_ctrl.devpor"/>
              <complete input="stratixiv_dqs_enable_ctrl.dqsenableout stratixiv_dqs_enable_ctrl.dffin stratixiv_dqs_enable_ctrl.dffextenddqsenable" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_dqs_enable_ctrl.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_io_config">
            <pb_type blif_model=".subckt stratixiv_io_config" name="stratixiv_io_config" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="update" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="padtoinputregisterdelaysetting" num_pins="4"/>
              <output name="outputdelaysetting1" num_pins="4"/>
              <output name="outputdelaysetting2" num_pins="3"/>
              <output name="dataout" num_pins="1"/>
              <output name="dutycycledelaymode" num_pins="1"/>
              <output name="dutycycledelaysettings" num_pins="4"/>
              <output name="outputfinedelaysetting1" num_pins="1"/>
              <output name="outputfinedelaysetting2" num_pins="1"/>
              <output name="outputonlydelaysetting2" num_pins="3"/>
              <output name="outputonlyfinedelaysetting2" num_pins="1"/>
              <output name="padtoinputregisterfinedelaysetting" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_io_config.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_io_config.ena" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_io_config.update" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_io_config.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_io_config.devpor" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_io_config.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_io_config.ena" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_io_config.update" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_io_config.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_io_config.devpor" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.padtoinputregisterdelaysetting" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.outputdelaysetting1" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.outputdelaysetting2" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.dataout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.dutycycledelaymode" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.dutycycledelaysettings" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.outputfinedelaysetting1" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.outputfinedelaysetting2" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.outputonlydelaysetting2" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.outputonlyfinedelaysetting2" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_io_config.padtoinputregisterfinedelaysetting" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_io_config.datain stratixiv_io_config.ena stratixiv_io_config.update stratixiv_io_config.devclrn stratixiv_io_config.devpor"/>
              <complete input="stratixiv_io_config.padtoinputregisterdelaysetting stratixiv_io_config.outputdelaysetting1 stratixiv_io_config.outputdelaysetting2 stratixiv_io_config.dataout stratixiv_io_config.dutycycledelaymode stratixiv_io_config.dutycycledelaysettings stratixiv_io_config.outputfinedelaysetting1 stratixiv_io_config.outputfinedelaysetting2 stratixiv_io_config.outputonlydelaysetting2 stratixiv_io_config.outputonlyfinedelaysetting2 stratixiv_io_config.padtoinputregisterfinedelaysetting" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_io_config.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_pseudo_diff_out">
            <pb_type blif_model=".subckt stratixiv_pseudo_diff_out" name="stratixiv_pseudo_diff_out" num_pb="1">
              <input name="i" num_pins="1"/>
              <output name="o" num_pins="1"/>
              <output name="obar" num_pins="1"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_pseudo_diff_out.i" out_port="stratixiv_pseudo_diff_out.o stratixiv_pseudo_diff_out.obar"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_pseudo_diff_out.i"/>
              <complete input="stratixiv_pseudo_diff_out.o stratixiv_pseudo_diff_out.obar" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_termination">
            <pb_type blif_model=".subckt stratixiv_termination" name="stratixiv_termination" num_pb="1">
              <input name="otherserializerenable" num_pins="9"/>
              <input name="rdn" num_pins="1"/>
              <input name="rup" num_pins="1"/>
              <input name="scanen" num_pins="1"/>
              <input name="scanin" num_pins="1"/>
              <input name="serializerenable" num_pins="1"/>
              <input name="terminationclear" num_pins="1"/>
              <input name="terminationclock" num_pins="1"/>
              <input name="terminationcontrolin" num_pins="1"/>
              <input name="terminationenable" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <output name="incrdn" num_pins="1"/>
              <output name="incrup" num_pins="1"/>
              <output name="scanout" num_pins="1"/>
              <output name="serializerenableout" num_pins="1"/>
              <output name="shiftregisterprobe" num_pins="1"/>
              <output name="terminationcontrol" num_pins="1"/>
              <output name="terminationcontrolprobe" num_pins="1"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.otherserializerenable" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.rdn" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.rup" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.scanen" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.scanin" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.serializerenable" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.terminationclear" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.terminationclock" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.terminationcontrolin" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.terminationenable" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.devpor" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination.devclrn" out_port="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_termination.otherserializerenable stratixiv_termination.rdn stratixiv_termination.rup stratixiv_termination.scanen stratixiv_termination.scanin stratixiv_termination.serializerenable stratixiv_termination.terminationclear stratixiv_termination.terminationclock stratixiv_termination.terminationcontrolin stratixiv_termination.terminationenable stratixiv_termination.devpor stratixiv_termination.devclrn"/>
              <complete input="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_termination_logic">
            <pb_type blif_model=".subckt stratixiv_termination_logic" name="stratixiv_termination_logic" num_pb="1">
              <input name="serialloadenable" num_pins="1"/>
              <input name="terminationclock" num_pins="1"/>
              <input name="parallelloadenable" num_pins="1"/>
              <input name="terminationdata" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <output name="seriesterminationcontrol" num_pins="14"/>
              <output name="parallelterminationcontrol" num_pins="14"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination_logic.serialloadenable" out_port="stratixiv_termination_logic.seriesterminationcontrol stratixiv_termination_logic.parallelterminationcontrol"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination_logic.terminationclock" out_port="stratixiv_termination_logic.seriesterminationcontrol stratixiv_termination_logic.parallelterminationcontrol"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination_logic.parallelloadenable" out_port="stratixiv_termination_logic.seriesterminationcontrol stratixiv_termination_logic.parallelterminationcontrol"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination_logic.terminationdata" out_port="stratixiv_termination_logic.seriesterminationcontrol stratixiv_termination_logic.parallelterminationcontrol"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination_logic.devpor" out_port="stratixiv_termination_logic.seriesterminationcontrol stratixiv_termination_logic.parallelterminationcontrol"/>
              <delay_constant max="0e-12" min="0e-12" in_port="stratixiv_termination_logic.devclrn" out_port="stratixiv_termination_logic.seriesterminationcontrol stratixiv_termination_logic.parallelterminationcontrol"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_termination_logic.serialloadenable stratixiv_termination_logic.terminationclock stratixiv_termination_logic.parallelloadenable stratixiv_termination_logic.terminationdata stratixiv_termination_logic.devpor stratixiv_termination_logic.devclrn"/>
              <complete input="stratixiv_termination_logic.seriesterminationcontrol stratixiv_termination_logic.parallelterminationcontrol" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_input_phase_alignment">
            <pb_type blif_model=".subckt stratixiv_input_phase_alignment" name="stratixiv_input_phase_alignment" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enainputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.delayctrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.phasectrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.areset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.enainputcycledelay" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.enaphasetransferreg" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.phaseinvertctrl" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_input_phase_alignment.devpor" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.delayctrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.phasectrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.areset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.enainputcycledelay" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.enaphasetransferreg" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.phaseinvertctrl" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_input_phase_alignment.devpor" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_input_phase_alignment.dataout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_input_phase_alignment.dffin" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_input_phase_alignment.dff1t" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_input_phase_alignment.datain stratixiv_input_phase_alignment.delayctrlin stratixiv_input_phase_alignment.phasectrlin stratixiv_input_phase_alignment.areset stratixiv_input_phase_alignment.enainputcycledelay stratixiv_input_phase_alignment.enaphasetransferreg stratixiv_input_phase_alignment.phaseinvertctrl stratixiv_input_phase_alignment.devclrn stratixiv_input_phase_alignment.devpor"/>
              <complete input="stratixiv_input_phase_alignment.dataout stratixiv_input_phase_alignment.dffin stratixiv_input_phase_alignment.dff1t" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_input_phase_alignment.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment" name="stratixiv_output_phase_alignment" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.delayctrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.phasectrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.areset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.enaoutputcycledelay" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.enaphasetransferreg" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.phaseinvertctrl" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment.devpor" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.delayctrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.phasectrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.areset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.enaoutputcycledelay" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.enaphasetransferreg" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.phaseinvertctrl" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment.devpor" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment.dataout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment.dffin" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment.dff1t" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment.datain stratixiv_output_phase_alignment.delayctrlin stratixiv_output_phase_alignment.phasectrlin stratixiv_output_phase_alignment.areset stratixiv_output_phase_alignment.enaoutputcycledelay stratixiv_output_phase_alignment.enaphasetransferreg stratixiv_output_phase_alignment.phaseinvertctrl stratixiv_output_phase_alignment.devclrn stratixiv_output_phase_alignment.devpor"/>
              <complete input="stratixiv_output_phase_alignment.dataout stratixiv_output_phase_alignment.dffin stratixiv_output_phase_alignment.dff1t" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_output_phase_alignment.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment_ddio_out">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment.opmode{ddio_out}" name="stratixiv_output_phase_alignment_ddio_out" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.delayctrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.phasectrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.areset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.enaoutputcycledelay" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.enaphasetransferreg" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.phaseinvertctrl" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_out.devpor" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.delayctrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.phasectrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.areset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.enaoutputcycledelay" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.enaphasetransferreg" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.phaseinvertctrl" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_out.devpor" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_ddio_out.dataout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_ddio_out.dffin" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_ddio_out.dff1t" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment_ddio_out.datain stratixiv_output_phase_alignment_ddio_out.delayctrlin stratixiv_output_phase_alignment_ddio_out.phasectrlin stratixiv_output_phase_alignment_ddio_out.areset stratixiv_output_phase_alignment_ddio_out.enaoutputcycledelay stratixiv_output_phase_alignment_ddio_out.enaphasetransferreg stratixiv_output_phase_alignment_ddio_out.phaseinvertctrl stratixiv_output_phase_alignment_ddio_out.devclrn stratixiv_output_phase_alignment_ddio_out.devpor"/>
              <complete input="stratixiv_output_phase_alignment_ddio_out.dataout stratixiv_output_phase_alignment_ddio_out.dffin stratixiv_output_phase_alignment_ddio_out.dff1t" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_output_phase_alignment_ddio_out.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment_ddio_in">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment.opmode{ddio_in}" name="stratixiv_output_phase_alignment_ddio_in" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.delayctrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.phasectrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.areset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.enaoutputcycledelay" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.enaphasetransferreg" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.phaseinvertctrl" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_ddio_in.devpor" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.delayctrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.phasectrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.areset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.enaoutputcycledelay" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.enaphasetransferreg" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.phaseinvertctrl" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_ddio_in.devpor" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_ddio_in.dataout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_ddio_in.dffin" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_ddio_in.dff1t" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment_ddio_in.datain stratixiv_output_phase_alignment_ddio_in.delayctrlin stratixiv_output_phase_alignment_ddio_in.phasectrlin stratixiv_output_phase_alignment_ddio_in.areset stratixiv_output_phase_alignment_ddio_in.enaoutputcycledelay stratixiv_output_phase_alignment_ddio_in.enaphasetransferreg stratixiv_output_phase_alignment_ddio_in.phaseinvertctrl stratixiv_output_phase_alignment_ddio_in.devclrn stratixiv_output_phase_alignment_ddio_in.devpor"/>
              <complete input="stratixiv_output_phase_alignment_ddio_in.dataout stratixiv_output_phase_alignment_ddio_in.dffin stratixiv_output_phase_alignment_ddio_in.dff1t" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_output_phase_alignment_ddio_in.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment_oe">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment.opmode{oe}" name="stratixiv_output_phase_alignment_oe" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.delayctrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.phasectrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.areset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.enaoutputcycledelay" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.enaphasetransferreg" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.phaseinvertctrl" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_oe.devpor" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.delayctrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.phasectrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.areset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.enaoutputcycledelay" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.enaphasetransferreg" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.phaseinvertctrl" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_oe.devpor" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_oe.dataout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_oe.dffin" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_oe.dff1t" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment_oe.datain stratixiv_output_phase_alignment_oe.delayctrlin stratixiv_output_phase_alignment_oe.phasectrlin stratixiv_output_phase_alignment_oe.areset stratixiv_output_phase_alignment_oe.enaoutputcycledelay stratixiv_output_phase_alignment_oe.enaphasetransferreg stratixiv_output_phase_alignment_oe.phaseinvertctrl stratixiv_output_phase_alignment_oe.devclrn stratixiv_output_phase_alignment_oe.devpor"/>
              <complete input="stratixiv_output_phase_alignment_oe.dataout stratixiv_output_phase_alignment_oe.dffin stratixiv_output_phase_alignment_oe.dff1t" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_output_phase_alignment_oe.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment_rtena">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment.opmode{rtena}" name="stratixiv_output_phase_alignment_rtena" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.datain" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.delayctrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.phasectrlin" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.areset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.enaoutputcycledelay" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.enaphasetransferreg" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.phaseinvertctrl" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.devclrn" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_output_phase_alignment_rtena.devpor" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.datain" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.delayctrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.phasectrlin" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.areset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.enaoutputcycledelay" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.enaphasetransferreg" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.phaseinvertctrl" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.devclrn" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_output_phase_alignment_rtena.devpor" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_rtena.dataout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_rtena.dffin" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_output_phase_alignment_rtena.dff1t" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment_rtena.datain stratixiv_output_phase_alignment_rtena.delayctrlin stratixiv_output_phase_alignment_rtena.phasectrlin stratixiv_output_phase_alignment_rtena.areset stratixiv_output_phase_alignment_rtena.enaoutputcycledelay stratixiv_output_phase_alignment_rtena.enaphasetransferreg stratixiv_output_phase_alignment_rtena.phaseinvertctrl stratixiv_output_phase_alignment_rtena.devclrn stratixiv_output_phase_alignment_rtena.devpor"/>
              <complete input="stratixiv_output_phase_alignment_rtena.dataout stratixiv_output_phase_alignment_rtena.dffin stratixiv_output_phase_alignment_rtena.dff1t" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_output_phase_alignment_rtena.clk"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_tsdblock">
            <pb_type blif_model=".subckt stratixiv_tsdblock" name="stratixiv_tsdblock" num_pb="1">
              <input name="ce" num_pins="1"/>
              <input name="clr" num_pins="1"/>
              <input name="fdbkctrlfromcore" num_pins="1"/>
              <input name="compouttest" num_pins="1"/>
              <input name="offset" num_pins="6"/>
              <input name="testin" num_pins="8"/>
              <clock name="clk" num_pins="1"/>
              <output name="tsdcaldone" num_pins="1"/>
              <output name="tsdcompout" num_pins="1"/>
              <output name="tsdcalo" num_pins="8"/>
              <output name="offsettout" num_pins="6"/>
              <T_setup clock="clk" port="stratixiv_tsdblock.ce" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_tsdblock.clr" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_tsdblock.fdbkctrlfromcore" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_tsdblock.compouttest" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_tsdblock.offset" value="0e-12"/>
              <T_setup clock="clk" port="stratixiv_tsdblock.testin" value="0e-12"/>
				
              <T_hold clock="clk" port="stratixiv_tsdblock.ce" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_tsdblock.clr" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_tsdblock.fdbkctrlfromcore" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_tsdblock.compouttest" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_tsdblock.offset" value="0e-12"/>
              <T_hold clock="clk" port="stratixiv_tsdblock.testin" value="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_tsdblock.tsdcaldone" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_tsdblock.tsdcompout" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_tsdblock.tsdcalo" max="0e-12" min="0e-12"/>
              <T_clock_to_Q clock="clk" port="stratixiv_tsdblock.offsettout" max="0e-12" min="0e-12"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_tsdblock.ce stratixiv_tsdblock.clr stratixiv_tsdblock.fdbkctrlfromcore stratixiv_tsdblock.compouttest stratixiv_tsdblock.offset stratixiv_tsdblock.testin"/>
              <complete input="stratixiv_tsdblock.tsdcaldone stratixiv_tsdblock.tsdcompout stratixiv_tsdblock.tsdcalo stratixiv_tsdblock.offsettout" name="data_out" output="io_cell.data_out"/>
              <direct input="io_cell.clk" name="clock" output="stratixiv_tsdblock.clk"/>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <complete input="io.core_in" name="drive_off_chip" output="pad.drive_off_chip">
            <delay_constant max="177e-12" min="88e-12" in_port="io.core_in" out_port="pad.drive_off_chip"/>
          </complete>
          <complete input="pad.recieve_off_chip" name="recieve_off_chip" output="io.core_out"/>

          <!-- io_cell connections -->
          <complete input="pad.recieve_off_chip io.core_in io_cell.data_out" name="io_cell_inputs" output="io_cell.data_in"/>
          <complete input="io_cell.data_out" name="io_cell_outputs" output="io.core_out pad.drive_off_chip"/>
          <complete input="io.clk" name="io_cell_clks" output="io_cell.clk"/>
        </interconnect>
      </mode>
      <fc in_type="frac" in_val="0.0275" out_type="frac" out_val="0.0375"/>
      <pinlocations pattern="custom">
        <loc side="left">  io.core_in[0:24]  io.core_out[0:19]  io.clk[0:2]</loc>
        <loc side="right"> io.core_in[24:49] io.core_out[20:39] io.clk[3:4]</loc>
        <loc side="top">   io.core_in[0:24]  io.core_out[0:19]  io.clk[0:2]</loc>
        <loc side="bottom">io.core_in[24:49] io.core_out[20:39] io.clk[3:4]</loc>
      </pinlocations>
      </pb_type>

    <pb_type height="1" name="PLL">
      <input name="in_signal" num_pins="14"/>
      <clock name="in_clock" num_pins="2"/>
      <output name="out_clock" num_pins="10"/>
      <output name="out_signal" num_pins="10"/>
      <mode name="NO_OP">
        <pb_type blif_model=".subckt stratixiv_pll" name="pll_no_op" num_pb="1">
          <input name="areset" num_pins="1"/>
          <input name="clkswitch" num_pins="1"/>
          <input name="configupdate" num_pins="1"/>
          <input name="fbin" num_pins="1"/>
          <input name="pfdena" num_pins="1"/>
          <input name="phasecounterselect" num_pins="4"/>
          <input name="phasestep" num_pins="1"/>
          <input name="phaseupdown" num_pins="1"/>
          <input name="scanclk" num_pins="1"/>
          <input name="scanclkena" num_pins="1"/>
          <input name="scandata" num_pins="1"/>
          <clock name="inclk" num_pins="1"/>
          <output name="activeclock" num_pins="1"/>
          <output name="clkbad" num_pins="2"/>
          <output name="fbout" num_pins="1"/>
          <output name="locked" num_pins="1"/>
          <output name="phasedone" num_pins="1"/>
          <output name="scandataout" num_pins="1"/>
          <output name="scandone" num_pins="1"/>
          <output name="vcooverrange" num_pins="1"/>
          <output name="vcounderrange" num_pins="1"/>
          <output name="clk" num_pins="10"/>
          <T_setup value="0e-12" port="pll_no_op.areset" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.clkswitch" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.configupdate" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.fbin" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.pfdena" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.phasecounterselect" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.phasestep" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.phaseupdown" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.scanclk" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.scanclkena" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_op.scandata" clock="inclk"/>
			
          <T_hold value="0e-12" port="pll_no_op.areset" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.clkswitch" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.configupdate" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.fbin" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.pfdena" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.phasecounterselect" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.phasestep" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.phaseupdown" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.scanclk" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.scanclkena" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_op.scandata" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.activeclock" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.clkbad" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.fbout" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.locked" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.phasedone" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.scandataout" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.scandone" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.vcooverrange" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_op.vcounderrange" clock="inclk"/>
        </pb_type>
        <interconnect>
          <direct input="PLL.in_signal[0]" name="pll_signal_in0" output="pll_no_op.areset"/>
          <direct input="PLL.in_signal[1]" name="pll_signal_in1" output="pll_no_op.clkswitch"/>
          <direct input="PLL.in_signal[2]" name="pll_signal_in2" output="pll_no_op.configupdate"/>
          <direct input="PLL.in_signal[3]" name="pll_signal_in3" output="pll_no_op.fbin"/>
          <direct input="PLL.in_signal[4]" name="pll_signal_in4" output="pll_no_op.pfdena"/>
          <direct input="PLL.in_signal[8:5]" name="pll_signal_in5" output="pll_no_op.phasecounterselect"/>
          <direct input="PLL.in_signal[9]" name="pll_signal_in6" output="pll_no_op.phasestep"/>
          <direct input="PLL.in_signal[10]" name="pll_signal_in7" output="pll_no_op.phaseupdown"/>
          <direct input="PLL.in_signal[11]" name="pll_signal_in8" output="pll_no_op.scanclk"/>
          <direct input="PLL.in_signal[12]" name="pll_signal_in9" output="pll_no_op.scanclkena"/>
          <direct input="PLL.in_signal[13]" name="pll_signal_in10" output="pll_no_op.scandata"/>
          <direct input="pll_no_op.activeclock" name="pll_signal_out0" output="PLL.out_signal[0]"/>
          <direct input="pll_no_op.clkbad" name="pll_signal_out1" output="PLL.out_signal[2:1]"/>
          <direct input="pll_no_op.fbout" name="pll_signal_out2" output="PLL.out_signal[3]"/>
          <direct input="pll_no_op.locked" name="pll_signal_out3" output="PLL.out_signal[4]"/>
          <direct input="pll_no_op.phasedone" name="pll_signal_out4" output="PLL.out_signal[5]"/>
          <direct input="pll_no_op.scandataout" name="pll_signal_out5" output="PLL.out_signal[6]"/>
          <direct input="pll_no_op.scandone" name="pll_signal_out6" output="PLL.out_signal[7]"/>
          <direct input="pll_no_op.vcooverrange" name="pll_signal_out7" output="PLL.out_signal[8]"/>
          <direct input="pll_no_op.vcounderrange" name="pll_signal_out8" output="PLL.out_signal[9]"/>
          <direct input="pll_no_op.clk" name="pll_clk_out" output="PLL.out_clock"/>
          <complete input="PLL.in_clock" name="pll_clk_in" output="pll_no_op.inclk"/>
        </interconnect>
      </mode>
      <mode name="normal">
        <pb_type blif_model=".subckt stratixiv_pll.opmode{normal}" name="pll_normal" num_pb="1">
          <input name="areset" num_pins="1"/>
          <input name="clkswitch" num_pins="1"/>
          <input name="configupdate" num_pins="1"/>
          <input name="fbin" num_pins="1"/>
          <input name="pfdena" num_pins="1"/>
          <input name="phasecounterselect" num_pins="4"/>
          <input name="phasestep" num_pins="1"/>
          <input name="phaseupdown" num_pins="1"/>
          <input name="scanclk" num_pins="1"/>
          <input name="scanclkena" num_pins="1"/>
          <input name="scandata" num_pins="1"/>
          <clock name="inclk" num_pins="1"/>
          <output name="activeclock" num_pins="1"/>
          <output name="clkbad" num_pins="2"/>
          <output name="fbout" num_pins="1"/>
          <output name="locked" num_pins="1"/>
          <output name="phasedone" num_pins="1"/>
          <output name="scandataout" num_pins="1"/>
          <output name="scandone" num_pins="1"/>
          <output name="vcooverrange" num_pins="1"/>
          <output name="vcounderrange" num_pins="1"/>
          <output name="clk" num_pins="10"/>
          <T_setup value="0e-12" port="pll_normal.areset" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.clkswitch" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.configupdate" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.fbin" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.pfdena" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.phasecounterselect" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.phasestep" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.phaseupdown" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.scanclk" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.scanclkena" clock="inclk"/>
          <T_setup value="0e-12" port="pll_normal.scandata" clock="inclk"/>
			
          <T_hold value="0e-12" port="pll_normal.areset" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.clkswitch" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.configupdate" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.fbin" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.pfdena" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.phasecounterselect" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.phasestep" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.phaseupdown" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.scanclk" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.scanclkena" clock="inclk"/>
          <T_hold value="0e-12" port="pll_normal.scandata" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.activeclock" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.clkbad" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.fbout" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.locked" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.phasedone" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.scandataout" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.scandone" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.vcooverrange" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_normal.vcounderrange" clock="inclk"/>
        </pb_type>
        <interconnect>
          <direct input="PLL.in_signal[0]" name="pll_signal_in0" output="pll_normal.areset"/>
          <direct input="PLL.in_signal[1]" name="pll_signal_in1" output="pll_normal.clkswitch"/>
          <direct input="PLL.in_signal[2]" name="pll_signal_in2" output="pll_normal.configupdate"/>
          <direct input="PLL.in_signal[3]" name="pll_signal_in3" output="pll_normal.fbin"/>
          <direct input="PLL.in_signal[4]" name="pll_signal_in4" output="pll_normal.pfdena"/>
          <direct input="PLL.in_signal[8:5]" name="pll_signal_in5" output="pll_normal.phasecounterselect"/>
          <direct input="PLL.in_signal[9]" name="pll_signal_in6" output="pll_normal.phasestep"/>
          <direct input="PLL.in_signal[10]" name="pll_signal_in7" output="pll_normal.phaseupdown"/>
          <direct input="PLL.in_signal[11]" name="pll_signal_in8" output="pll_normal.scanclk"/>
          <direct input="PLL.in_signal[12]" name="pll_signal_in9" output="pll_normal.scanclkena"/>
          <direct input="PLL.in_signal[13]" name="pll_signal_in10" output="pll_normal.scandata"/>
          <direct input="pll_normal.activeclock" name="pll_signal_out0" output="PLL.out_signal[0]"/>
          <direct input="pll_normal.clkbad" name="pll_signal_out1" output="PLL.out_signal[2:1]"/>
          <direct input="pll_normal.fbout" name="pll_signal_out2" output="PLL.out_signal[3]"/>
          <direct input="pll_normal.locked" name="pll_signal_out3" output="PLL.out_signal[4]"/>
          <direct input="pll_normal.phasedone" name="pll_signal_out4" output="PLL.out_signal[5]"/>
          <direct input="pll_normal.scandataout" name="pll_signal_out5" output="PLL.out_signal[6]"/>
          <direct input="pll_normal.scandone" name="pll_signal_out6" output="PLL.out_signal[7]"/>
          <direct input="pll_normal.vcooverrange" name="pll_signal_out7" output="PLL.out_signal[8]"/>
          <direct input="pll_normal.vcounderrange" name="pll_signal_out8" output="PLL.out_signal[9]"/>
          <direct input="pll_normal.clk" name="pll_clk_out" output="PLL.out_clock"/>
          <complete input="PLL.in_clock" name="pll_clk_in" output="pll_normal.inclk"/>
        </interconnect>
      </mode>
      <mode name="no_compensation">
        <pb_type blif_model=".subckt stratixiv_pll.opmode{no_compensation}" name="pll_no_compensation" num_pb="1">
          <input name="areset" num_pins="1"/>
          <input name="clkswitch" num_pins="1"/>
          <input name="configupdate" num_pins="1"/>
          <input name="fbin" num_pins="1"/>
          <input name="pfdena" num_pins="1"/>
          <input name="phasecounterselect" num_pins="4"/>
          <input name="phasestep" num_pins="1"/>
          <input name="phaseupdown" num_pins="1"/>
          <input name="scanclk" num_pins="1"/>
          <input name="scanclkena" num_pins="1"/>
          <input name="scandata" num_pins="1"/>
          <clock name="inclk" num_pins="1"/>
          <output name="activeclock" num_pins="1"/>
          <output name="clkbad" num_pins="2"/>
          <output name="fbout" num_pins="1"/>
          <output name="locked" num_pins="1"/>
          <output name="phasedone" num_pins="1"/>
          <output name="scandataout" num_pins="1"/>
          <output name="scandone" num_pins="1"/>
          <output name="vcooverrange" num_pins="1"/>
          <output name="vcounderrange" num_pins="1"/>
          <output name="clk" num_pins="10"/>
          <T_setup value="0e-12" port="pll_no_compensation.areset" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.clkswitch" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.configupdate" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.fbin" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.pfdena" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.phasecounterselect" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.phasestep" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.phaseupdown" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.scanclk" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.scanclkena" clock="inclk"/>
          <T_setup value="0e-12" port="pll_no_compensation.scandata" clock="inclk"/>
			
			
          <T_hold value="0e-12" port="pll_no_compensation.areset" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.clkswitch" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.configupdate" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.fbin" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.pfdena" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.phasecounterselect" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.phasestep" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.phaseupdown" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.scanclk" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.scanclkena" clock="inclk"/>
          <T_hold value="0e-12" port="pll_no_compensation.scandata" clock="inclk"/>
			
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.activeclock" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.clkbad" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.fbout" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.locked" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.phasedone" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.scandataout" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.scandone" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.vcooverrange" clock="inclk"/>
          <T_clock_to_Q max="0e-12" min="0e-12" port="pll_no_compensation.vcounderrange" clock="inclk"/>
        </pb_type>
        <interconnect>
          <direct input="PLL.in_signal[0]" name="pll_signal_in0" output="pll_no_compensation.areset"/>
          <direct input="PLL.in_signal[1]" name="pll_signal_in1" output="pll_no_compensation.clkswitch"/>
          <direct input="PLL.in_signal[2]" name="pll_signal_in2" output="pll_no_compensation.configupdate"/>
          <direct input="PLL.in_signal[3]" name="pll_signal_in3" output="pll_no_compensation.fbin"/>
          <direct input="PLL.in_signal[4]" name="pll_signal_in4" output="pll_no_compensation.pfdena"/>
          <direct input="PLL.in_signal[8:5]" name="pll_signal_in5" output="pll_no_compensation.phasecounterselect"/>
          <direct input="PLL.in_signal[9]" name="pll_signal_in6" output="pll_no_compensation.phasestep"/>
          <direct input="PLL.in_signal[10]" name="pll_signal_in7" output="pll_no_compensation.phaseupdown"/>
          <direct input="PLL.in_signal[11]" name="pll_signal_in8" output="pll_no_compensation.scanclk"/>
          <direct input="PLL.in_signal[12]" name="pll_signal_in9" output="pll_no_compensation.scanclkena"/>
          <direct input="PLL.in_signal[13]" name="pll_signal_in10" output="pll_no_compensation.scandata"/>
          <direct input="pll_no_compensation.activeclock" name="pll_signal_out0" output="PLL.out_signal[0]"/>
          <direct input="pll_no_compensation.clkbad" name="pll_signal_out1" output="PLL.out_signal[2:1]"/>
          <direct input="pll_no_compensation.fbout" name="pll_signal_out2" output="PLL.out_signal[3]"/>
          <direct input="pll_no_compensation.locked" name="pll_signal_out3" output="PLL.out_signal[4]"/>
          <direct input="pll_no_compensation.phasedone" name="pll_signal_out4" output="PLL.out_signal[5]"/>
          <direct input="pll_no_compensation.scandataout" name="pll_signal_out5" output="PLL.out_signal[6]"/>
          <direct input="pll_no_compensation.scandone" name="pll_signal_out6" output="PLL.out_signal[7]"/>
          <direct input="pll_no_compensation.vcooverrange" name="pll_signal_out7" output="PLL.out_signal[8]"/>
          <direct input="pll_no_compensation.vcounderrange" name="pll_signal_out8" output="PLL.out_signal[9]"/>
          <direct input="pll_no_compensation.clk" name="pll_clk_out" output="PLL.out_clock"/>
          <complete input="PLL.in_clock" name="pll_clk_in" output="pll_no_compensation.inclk"/>
        </interconnect>
      </mode>
      <fc in_type="frac" in_val="0.055" out_type="frac" out_val="0.075"/>
      <pinlocations pattern="custom">
        <loc side="left"  >PLL.in_signal PLL.in_clock PLL.out_clock PLL.out_signal</loc>
        <loc side="right" >PLL.in_signal PLL.in_clock PLL.out_clock PLL.out_signal</loc>
        <loc side="top"   >PLL.in_signal PLL.in_clock PLL.out_clock PLL.out_signal</loc>
        <loc side="bottom">PLL.in_signal PLL.in_clock PLL.out_clock PLL.out_signal</loc>
      </pinlocations>
    </pb_type>

    <pb_type name="LAB">
      <input name="data_in" num_pins="80" equivalent="full"/>
      <input name="control_in" num_pins="7" equivalent="full"/>
      <input name="cin" num_pins="1" equivalent="none"/>
      <input name="sharein" num_pins="1" equivalent="none"/>
      <output name="data_out" num_pins="40" equivalent="instance"/>
      <output name="cout" num_pins="1" equivalent="none"/>
      <output name="shareout" num_pins="1" equivalent="none"/>
      <clock name="clk" num_pins="2"/>
      <mode name="LAB">
        <pb_type name="alm" num_pb="10">
          <input name="data_in" num_pins="8"/>
          <input name="control" num_pins="7"/>
          <input name="cin" num_pins="1"/>
          <input name="sharein" num_pins="1"/>
          <output name="data_out" num_pins="6"/>
          <output name="cout" num_pins="1"/>
          <output name="shareout" num_pins="1"/>
          <clock name="clock" num_pins="2"/>
          <mode name="alm">
            <pb_type name="lut" num_pb="2">
              <input name="lin" num_pins="7"/>
              <input name="cin" num_pins="1"/>
              <input name="sharein" num_pins="1"/>
              <output name="lout" num_pins="2"/>
              <output name="cout" num_pins="1"/>
              <output name="shareout" num_pins="1"/>
              <mode name="stratixiv_lcell">
                <pb_type blif_model=".subckt stratixiv_lcell_comb" name="lcell_comb" num_pb="1">
                  <input name="dataa" num_pins="1"/>
                  <input name="datab" num_pins="1"/>
                  <input name="datac" num_pins="1"/>
                  <input name="datad" num_pins="1"/>
                  <input name="datae" num_pins="1"/>
                  <input name="dataf" num_pins="1"/>
                  <input name="datag" num_pins="1"/>
                  <input name="cin" num_pins="1"/>
                  <input name="sharein" num_pins="1"/>
                  <output name="combout" num_pins="1"/>
                  <output name="sumout" num_pins="1"/>
                  <output name="cout" num_pins="1"/>
                  <output name="shareout" num_pins="1"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.dataa" out_port="lcell_comb.combout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.datab" out_port="lcell_comb.combout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.datac" out_port="lcell_comb.combout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.datad" out_port="lcell_comb.combout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.datae" out_port="lcell_comb.combout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.dataf" out_port="lcell_comb.combout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.datag" out_port="lcell_comb.combout"/>

                  <!-- Arithmetic output delays -->
				  <delay_constant max="491e-12" min="335e-12" in_port="lcell_comb.dataa" out_port="lcell_comb.sumout"/>
				  <delay_constant max="491e-12" min="335e-12" in_port="lcell_comb.datab" out_port="lcell_comb.sumout"/>
				  <delay_constant max="491e-12" min="335e-12" in_port="lcell_comb.datac" out_port="lcell_comb.sumout"/>
				  <delay_constant max="491e-12" min="335e-12" in_port="lcell_comb.datad" out_port="lcell_comb.sumout"/>
				  <delay_constant max="491e-12" min="335e-12" in_port="lcell_comb.dataf" out_port="lcell_comb.sumout"/>
                  
                  <!-- Carry input to carry output delay -->
				  <delay_constant max="11e-12" min="8e-12" in_port="lcell_comb.cin" out_port="lcell_comb.cout"/>
				  <delay_constant max="287e-12" min="228e-12" in_port="lcell_comb.cin" out_port="lcell_comb.sumout"/>

                  <!-- Combinational LUT input to carry out delays 
                  -->
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.dataa" out_port="lcell_comb.cout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.datab" out_port="lcell_comb.cout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.datac" out_port="lcell_comb.cout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.datad" out_port="lcell_comb.cout"/>
				  <delay_constant max="261e-12" min="193e-12" in_port="lcell_comb.dataf" out_port="lcell_comb.cout"/>
       
                  <!-- Share input to combout delay -->
                  <delay_constant max="261e-12" min="223e-12" in_port="lcell_comb.sharein" out_port="lcell_comb.cout"/>
                  <delay_constant max="261e-12" min="223e-12" in_port="lcell_comb.sharein" out_port="lcell_comb.sumout"/>

                  <!-- Combinational LUT input to shareout delays -->
				  <delay_constant max="154e-12" min="98e-12" in_port="lcell_comb.dataa" out_port="lcell_comb.shareout"/>
				  <delay_constant max="154e-12" min="98e-12" in_port="lcell_comb.datab" out_port="lcell_comb.shareout"/>
				  <delay_constant max="154e-12" min="98e-12" in_port="lcell_comb.datac" out_port="lcell_comb.shareout"/>
				  <delay_constant max="154e-12" min="98e-12" in_port="lcell_comb.datad" out_port="lcell_comb.shareout"/>
                </pb_type>
                <interconnect>
                  <complete input="lut.lin" name="in_comp1" output="lcell_comb.dataa"/>
                  <complete input="lut.lin" name="in_comp2" output="lcell_comb.datab"/>
                  <complete input="lut.lin" name="in_comp3" output="lcell_comb.datac"/>
                  <complete input="lut.lin" name="in_comp4" output="lcell_comb.datad"/>
                  <complete input="lut.lin" name="in_comp5" output="lcell_comb.datae"/>
                  <complete input="lut.lin" name="in_comp6" output="lcell_comb.dataf"/>
                  <complete input="lut.lin" name="in_comp7" output="lcell_comb.datag"/>
                  <complete input="lcell_comb.combout" name="out_comp1" output="lut.lout"/>
                  <complete input="lcell_comb.sumout" name="out_comp2" output="lut.lout"/>

                  <!-- LUT carry chain -->
                  <direct input="lut.cin" name="lut_cin" output="lcell_comb.cin">
                      <pack_pattern name="LAB_carry_chain" in_port="lut.cin" out_port="lcell_comb.cin"/>
                  </direct>
                  <direct input="lcell_comb.cout" name="out_comp3" output="lut.cout">
                      <pack_pattern name="LAB_carry_chain" in_port="lcell_comb.cout" out_port="lut.cout"/>
                  </direct>

                  <!-- LUT share chain -->
                  <direct input="lut.sharein" name="lut_sharein" output="lcell_comb.sharein">
                      <pack_pattern name="share_chain" in_port="lut.sharein" out_port="lcell_comb.sharein"/>
                  </direct>
                  <direct input="lcell_comb.shareout" name="out_comp4" output="lut.shareout">
                      <pack_pattern name="share_chain" in_port="lcell_comb.shareout" out_port="lut.shareout"/>
                  </direct>
                </interconnect>
              </mode>
              <mode name="names_lut">
                <pb_type blif_model=".names" class="lut" name="lut6" num_pb="1">
                  <input name="in" num_pins="6" port_class="lut_in"/>
                  <output name="out" num_pins="1" port_class="lut_out"/>
				  <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
					261e-12
					261e-12
					261e-12
					261e-12
					261e-12
					261e-12
				  </delay_matrix>
				  <delay_matrix type="min" in_port="lut6.in" out_port="lut6.out">
					193e-12
					193e-12
					193e-12
					193e-12
					193e-12
					193e-12
				  </delay_matrix>
                </pb_type>
                <interconnect>
                  <complete input="lut.lin" name="l_complete1" output="lut6.in[5:0]"/>
                  <complete input="lut6.out" name="l_complete2" output="lut.lout"/>
                </interconnect>
              </mode>
            </pb_type>
            <pb_type name="dff" num_pb="2">
              <input name="prn" num_pins="1"/>
              <input name="clrn" num_pins="1"/>
              <input name="aload" num_pins="1"/>
              <input name="sload" num_pins="1"/>
              <input name="sclr" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="asdata" num_pins="1"/>
              <input name="d" num_pins="1"/>
              <output name="q" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <mode name="stratixiv_dffeas">
                <pb_type blif_model=".subckt dffeas" name="dffeas" num_pb="1">
                  <input name="prn" num_pins="1"/>
                  <input name="clrn" num_pins="1"/>
                  <input name="aload" num_pins="1"/>
                  <input name="sload" num_pins="1"/>
                  <input name="sclr" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="ena" num_pins="1"/>
                  <input name="asdata" num_pins="1"/>
                  <input name="d" num_pins="1"/>
                  <output name="q" num_pins="1"/>
                  <clock name="clk" num_pins="1"/>
                  <T_setup value="66e-12" port="dffeas.d" clock="clk"/>
                  <T_setup value="66e-12" port="dffeas.prn" clock="clk"/>
                  <T_setup value="66e-12" port="dffeas.clrn" clock="clk"/>
                  <T_setup value="66e-12" port="dffeas.sload" clock="clk"/>
                  <T_setup value="66e-12" port="dffeas.sclr" clock="clk"/>
                  <T_setup value="66e-12" port="dffeas.devclrn" clock="clk"/>
                  <T_setup value="66e-12" port="dffeas.devpor" clock="clk"/>
                  <T_setup value="66e-12" port="dffeas.ena" clock="clk"/>
					
					
                  <T_hold value="37e-12" port="dffeas.d" clock="clk"/>
                  <T_hold value="37e-12" port="dffeas.prn" clock="clk"/>
                  <T_hold value="37e-12" port="dffeas.clrn" clock="clk"/>
                  <T_hold value="37e-12" port="dffeas.sload" clock="clk"/>
                  <T_hold value="37e-12" port="dffeas.sclr" clock="clk"/>
                  <T_hold value="37e-12" port="dffeas.devclrn" clock="clk"/>
                  <T_hold value="37e-12" port="dffeas.devpor" clock="clk"/>
                  <T_hold value="37e-12" port="dffeas.ena" clock="clk"/>
					
                  <!-- VPR does not analyze async removal/recover so we treat it as a lax setup constraint -->
                  <T_setup value="0e-12" port="dffeas.aload" clock="clk"/>
                  <T_setup value="0e-12" port="dffeas.asdata" clock="clk"/>
					
                  <T_hold value="0e-12" port="dffeas.aload" clock="clk"/>
                  <T_hold value="0e-12" port="dffeas.asdata" clock="clk"/>
					
                  <T_clock_to_Q max="42e-12" min="37e-12" port="dffeas.q" clock="clk"/>
                </pb_type>
                <interconnect>
                    <direct input="dff.prn" name="dffeas_prn" output="dffeas.prn"/>
                    <direct input="dff.clrn" name="dffeas_clrn" output="dffeas.clrn"/>
                    <direct input="dff.aload" name="dffeas_aload" output="dffeas.aload"/>
                    <direct input="dff.sload" name="dffeas_sload" output="dffeas.sload"/>
                    <direct input="dff.sclr" name="dffeas_sclr" output="dffeas.sclr"/>
                    <direct input="dff.devclrn" name="dffeas_devclrn" output="dffeas.devclrn"/>
                    <direct input="dff.devpor" name="dffeas_devpor" output="dffeas.devpor"/>
                    <direct input="dff.ena" name="dffeas_ena" output="dffeas.ena"/>
                    <direct input="dff.asdata" name="dffeas_asdata" output="dffeas.asdata"/>
                    <direct input="dff.d" name="dffeas_d" output="dffeas.d"/>
                    <direct input="dffeas.q" name="dffeas_q" output="dff.q"/>
                    <direct input="dff.clk" name="dffeas_clk" output="dffeas.clk"/>
                </interconnect>
              </mode>
              <mode name="latch">
                <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="clk" num_pins="1" port_class="clock"/>
                  <T_setup value="66e-12" port="ff.D" clock="clk"/>
                  <T_hold value="37e-12" port="ff.D" clock="clk"/>
                  <T_clock_to_Q max="42e-12" min="37e-12" port="ff.Q" clock="clk"/>
                </pb_type>
                <interconnect>
                    <direct input="dff.d" name="ff_d" output="ff.D"/>
                    <direct input="ff.Q" name="ff_q" output="dff.q"/>
                    <direct input="dff.clk" name="ff_clk" output="ff.clk"/>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <!-- ALM Inputs to LUTs and FFs -->
              <complete input="alm.data_in" name="in_comp1" output="lut[1:0].lin dff[1:0].d dff[1:0].ena dff[1:0].asdata"/>

              <!-- LUT Output to FFs and ALM Outputs-->
              <complete input="lut[0].lout" name="lut0_out" output="dff[0].d dff[0].ena dff[0].asdata alm.data_out">
			    <delay_constant max="25e-12" min="24e-12" in_port="lut[0].lout" out_port="alm.data_out"/>
			  </complete>
              <complete input="lut[1].lout" name="lut1_out" output="dff[1].d dff[1].ena dff[1].asdata alm.data_out">
			    <delay_constant max="25e-12" min="24e-12" in_port="lut[1].lout" out_port="alm.data_out"/>
			  </complete>
              
              <!-- FF Clocks -->
              <complete input="alm.clock" name="clock_dff0" output="dff[0].clk"/>
              <complete input="alm.clock" name="clock_dff1" output="dff[1].clk"/>

              <!-- FF ALM Output -->
              <complete input="dff[1:0].q" name="out_comp2" output="alm.data_out">
			    <delay_constant max="45e-12" min="27e-12" in_port="dff[1:0].q" out_port="alm.data_out"/>
			  </complete>

              <!-- ALM Carry Chain -->
              <direct input="alm.cin" name="alm_cin" output="lut[0].cin">
                  <pack_pattern name="LAB_carry_chain" in_port="alm.cin" out_port="lut[0].cin"/>
              </direct>
              <direct input="lut[0].cout" name="lut_to_lut_carry" output="lut[1].cin">
                  <pack_pattern name="LAB_carry_chain" in_port="lut[0].cout" out_port="lut[1].cin"/>
              </direct>
              <direct input="lut[1].cout" name="alm_cout" output="alm.cout">
                  <pack_pattern name="LAB_carry_chain" in_port="lut[1].cout" out_port="alm.cout"/>
              </direct>

              <!-- ALM Share Chain -->
              <direct input="alm.sharein" name="alm_sharein" output="lut[0].sharein">
                  <pack_pattern name="share_chain" in_port="alm.sharein" out_port="lut[0].sharein"/>
              </direct>
              <direct input="lut[0].shareout" name="lut_to_lut_share" output="lut[1].sharein">
                  <pack_pattern name="share_chain" in_port="lut[0].shareout" out_port="lut[1].sharein"/>
              </direct>
              <direct input="lut[1].shareout" name="alm_shareout" output="alm.shareout">
                  <pack_pattern name="share_chain" in_port="lut[1].shareout" out_port="alm.shareout"/>
              </direct>

              <!-- FF Control Signals -->
              <direct input="alm.control[0]" name="control_0_dff0" output="dff[0].prn"/>
              <direct input="alm.control[1]" name="control_1_dff0" output="dff[0].clrn"/>
              <direct input="alm.control[2]" name="control_2_dff0" output="dff[0].aload"/>
              <direct input="alm.control[3]" name="control_3_dff0" output="dff[0].sload"/>
              <direct input="alm.control[4]" name="control_4_dff0" output="dff[0].sclr"/>
              <direct input="alm.control[5]" name="control_5_dff0" output="dff[0].devclrn"/>
              <direct input="alm.control[6]" name="control_6_dff0" output="dff[0].devpor"/>
              <direct input="alm.control[0]" name="control_0_dff1" output="dff[1].prn"/>
              <direct input="alm.control[1]" name="control_1_dff1" output="dff[1].clrn"/>
              <direct input="alm.control[2]" name="control_2_dff1" output="dff[1].aload"/>
              <direct input="alm.control[3]" name="control_3_dff1" output="dff[1].sload"/>
              <direct input="alm.control[4]" name="control_4_dff1" output="dff[1].sclr"/>
              <direct input="alm.control[5]" name="control_5_dff1" output="dff[1].devclrn"/>
              <direct input="alm.control[6]" name="control_6_dff1" output="dff[1].devpor"/>
              
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <!--LAB-ALM Interconnect-->

          <!-- LAB Input: Global Routing to ALM inputs -->
          <complete input="LAB.data_in" name="LAB_datain" output="alm[9:0].data_in">
              <!-- The delay modeled here is the delay from global routing to the ALM inputs.
                   In QII the maximum delay varies from 121 ps to 258 ps.  Taking the average of the
                   values observed in QII we arrive at: 171 ps. The minimum delay ranges from 111 ps to 79 ps.
                   The average observed is: 104 ps-->
		    <delay_constant max="171e-12" min="104e-12" in_port="LAB.data_in" out_port="alm[9:0].data_in"/>
		  </complete>

          <!-- ALM feedback: two of six ALM outputs (one from each 1/2 ALM) feedback to the ALM inputs  -->
          <complete input="alm[9:0].data_out[0] alm[9:0].data_out[3]" name="LAB_alm_feedback" output="alm[9:0].data_in">
		    <delay_constant max="75e-12" min="40e-12" in_port="alm[9:0].data_out[0] alm[9:0].data_out[3]" out_port="alm[9:0].data_in"/>
		  </complete>

          <!-- ALM Outputs: directly drive global routing -->
          <complete input="alm[9:0].data_out[1:2] alm[9:0].data_out[4:5]" name="LAB_dataout" output="LAB.data_out"/>

          <!-- ALM Control Inputs -->
          <complete input="LAB.control_in" name="LAB_control" output="alm[9:0].control">
            <!-- The delay modeled here on the ALM control inputs consists of two components:
                    1) The LAB_SEC_MUX or LAB_CONTROL_MUX delay: 52 ps
                    2) The delay from the LAB_CONTROL_MUX to the ALM DFF: 385 ps 
                 Therefore the total delay modeled here is: (1) + (2) = 437 ps 

				 A similar calculation for the minimum delay results in:
                    1) The LAB_SEC_MUX or LAB_CONTROL_MUX delay: 48 ps
                    2) The delay from the LAB_CONTROL_MUX to the ALM DFF: 289 ps 
                 Therefore the total delay modeled here is: (1) + (2) = 333 ps 
					-->
		    <delay_constant max="437e-12" min="333e-12" in_port="LAB.control_in" out_port="alm[9:0].control"/>
          </complete>

          <!-- LAB Clocks -->
          <complete input="LAB.clk" name="LAB_clock" output="alm[9:0].clock"/>

          <!-- LAB Carry Chain mid-point entry/exit points, this allows the chain to jump early to
               the next LAB, if the full chain would overuse the number of LAB inputs -->
          <!--<complete input="alm[4].cout" name="alm4_midpoint_exit_carry" output="LAB.data_out"/>-->
          <!--<complete input="LAB.data_in" name="alm5_midpoint_entry_carry" output="alm[5].cin"/>-->

          <!--LAB carry chain-->
          <direct input="LAB.cin" name="LAB_cin" output="alm[0].cin">
              <pack_pattern name="LAB_carry_chain" in_port="LAB.cin" out_port="alm[0].cin"/>
          </direct>
          <direct input="alm[0].cout" name="alm0_alm1_carry" output="alm[1].cin">
              <pack_pattern name="LAB_carry_chain" in_port="alm[0].cout" out_port="alm[1].cin"/>
          </direct>
          <direct input="alm[1].cout" name="alm1_alm2_carry" output="alm[2].cin">
              <pack_pattern name="LAB_carry_chain" in_port="alm[1].cout" out_port="alm[2].cin"/>
          </direct>
          <direct input="alm[2].cout" name="alm2_alm3_carry" output="alm[3].cin">
              <pack_pattern name="LAB_carry_chain" in_port="alm[2].cout" out_port="alm[3].cin"/>
          </direct>
          <direct input="alm[3].cout" name="alm3_alm4_carry" output="alm[4].cin">
              <pack_pattern name="LAB_carry_chain" in_port="alm[3].cout" out_port="alm[4].cin"/>
          </direct>
          <direct input="alm[4].cout" name="alm4_alm5_carry" output="alm[5].cin">
              <!--
                 - There is extra delay crossing from the 5th to 6th ALM in
                 - a LAB due to the extra distance (crossing control circuitry) and 
                 - the optional entry/exit mux at the mid-point of the carry chain.
                 - 
                 - From experiments with Quartus II the maximum delay is roughly 65ps, 
                 - since we already account for 11ps on the LUT we will account 
                 - for the remainder (55ps) here.

				 - Similarly, the value observed in QII for minimum delay is 53ps,
				 - Subtracting the 8ps on the LUT, we account for 45ps here.
                 -->
              <delay_constant max="55e-12" min="45e-12" in_port="alm[4].cout" out_port="alm[5].cin"/>
              <pack_pattern name="LAB_carry_chain" in_port="alm[4].cout" out_port="alm[5].cin"/>
          </direct>
          <direct input="alm[5].cout" name="alm5_alm6_carry" output="alm[6].cin">
              <pack_pattern name="LAB_carry_chain" in_port="alm[5].cout" out_port="alm[6].cin"/>
          </direct>
          <direct input="alm[6].cout" name="alm6_alm7_carry" output="alm[7].cin">
              <pack_pattern name="LAB_carry_chain" in_port="alm[6].cout" out_port="alm[7].cin"/>
          </direct>
          <direct input="alm[7].cout" name="alm7_alm8_carry" output="alm[8].cin">
              <pack_pattern name="LAB_carry_chain" in_port="alm[7].cout" out_port="alm[8].cin"/>
          </direct>
          <direct input="alm[8].cout" name="alm8_alm9_carry" output="alm[9].cin">
              <pack_pattern name="LAB_carry_chain" in_port="alm[8].cout" out_port="alm[9].cin"/>
          </direct>
          <direct input="alm[9].cout" name="LAB_cout" output="LAB.cout">
              <!--
                 - There is extra delay to enter and exit the LAB carry chain.  In Quartus II
                 - this delay is accounted for only on the output side.
                 - 
                 - From Quaruts II the maximum delay was found to be roughly 124ps and the
                 - minimum delay is roughly 107 ps
                 -->
              <delay_constant max="124e-12" min="107e-12" in_port="alm[9].cout" out_port="LAB.cout"/>
              <pack_pattern name="LAB_carry_chain" in_port="alm[9].cout" out_port="LAB.cout"/>
          </direct>

          <!-- LAB share chain 
               Note: No timing delays placed on share chain, so that critical path is
                     alwasy reported on carry chain. The share chain is only every used
                     in conjunction with the carry chain. -->
          <direct input="LAB.sharein" name="LAB_sharein" output="alm[0].sharein">
              <pack_pattern name="share_chain" in_port="LAB.sharein" out_port="alm[0].sharein"/>
          </direct>
          <direct input="alm[0].shareout" name="alm0_alm1_share" output="alm[1].sharein">
              <pack_pattern name="share_chain" in_port="alm[0].shareout" out_port="alm[1].sharein"/>
          </direct>
          <direct input="alm[1].shareout" name="alm1_alm2_share" output="alm[2].sharein">
              <pack_pattern name="share_chain" in_port="alm[1].shareout" out_port="alm[2].sharein"/>
          </direct>
          <direct input="alm[2].shareout" name="alm2_alm3_share" output="alm[3].sharein">
              <pack_pattern name="share_chain" in_port="alm[2].shareout" out_port="alm[3].sharein"/>
          </direct>
          <direct input="alm[3].shareout" name="alm3_alm4_share" output="alm[4].sharein">
              <pack_pattern name="share_chain" in_port="alm[3].shareout" out_port="alm[4].sharein"/>
          </direct>
          <direct input="alm[4].shareout" name="alm4_alm5_share" output="alm[5].sharein">
              <pack_pattern name="share_chain" in_port="alm[4].shareout" out_port="alm[5].sharein"/>
          </direct>
          <direct input="alm[5].shareout" name="alm5_alm6_share" output="alm[6].sharein">
              <pack_pattern name="share_chain" in_port="alm[5].shareout" out_port="alm[6].sharein"/>
          </direct>
          <direct input="alm[6].shareout" name="alm6_alm7_share" output="alm[7].sharein">
              <pack_pattern name="share_chain" in_port="alm[6].shareout" out_port="alm[7].sharein"/>
          </direct>
          <direct input="alm[7].shareout" name="alm7_alm8_share" output="alm[8].sharein">
              <pack_pattern name="share_chain" in_port="alm[7].shareout" out_port="alm[8].sharein"/>
          </direct>
          <direct input="alm[8].shareout" name="alm8_alm9_share" output="alm[9].sharein">
              <pack_pattern name="share_chain" in_port="alm[8].shareout" out_port="alm[9].sharein"/>
          </direct>
          <direct input="alm[9].shareout" name="LAB_shareout" output="LAB.shareout">
              <pack_pattern name="share_chain" in_port="alm[9].shareout" out_port="LAB.shareout"/>
          </direct>
        </interconnect>
      </mode>
      <mode name="MLAB">
        <pb_type name="mlab_cell" num_pb="1">
          <input name="ena0" num_pins="1"/>
          <input name="portaaddr" num_pins="14"/>
          <input name="portabyteenamasks" num_pins="8"/>
          <input name="portadatain" num_pins="36"/>
          <input name="portbaddr" num_pins="14"/>
          <clock name="clk0" num_pins="1"/>
          <output name="portbdataout" num_pins="36"/>
          <mode name="normal">
            <pb_type blif_model=".subckt stratixiv_mlab_cell" name="mlab_cell_clocked" num_pb="1">
              <input name="ena0" num_pins="1"/>
              <input name="portaaddr" num_pins="14"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portadatain" num_pins="36"/>
              <input name="portbaddr" num_pins="14"/>
              <clock name="clk0" num_pins="1"/>
              <output name="portbdataout" num_pins="36"/>
			  <T_setup value="66e-12" port="mlab_cell_clocked.ena0" clock="clk0"/>
			  <T_setup value="66e-12" port="mlab_cell_clocked.portaaddr" clock="clk0"/>
			  <T_setup value="66e-12" port="mlab_cell_clocked.portabyteenamasks" clock="clk0"/>
			  <T_setup value="66e-12" port="mlab_cell_clocked.portadatain" clock="clk0"/>
			  <T_setup value="66e-12" port="mlab_cell_clocked.portbaddr" clock="clk0"/>
				
			  <T_hold value="30e-12" port="mlab_cell_clocked.ena0" clock="clk0"/>
			  <T_hold value="30e-12" port="mlab_cell_clocked.portaaddr" clock="clk0"/>
			  <T_hold value="30e-12" port="mlab_cell_clocked.portabyteenamasks" clock="clk0"/>
			  <T_hold value="30e-12" port="mlab_cell_clocked.portadatain" clock="clk0"/>
			  <T_hold value="30e-12" port="mlab_cell_clocked.portbaddr" clock="clk0"/>
              <T_clock_to_Q max="124e-12" min="60e-12" port="mlab_cell_clocked.portbdataout" clock="clk0"/>
            </pb_type>
            <interconnect>
              <complete input="mlab_cell.ena0" name="ena0" output="mlab_cell_clocked.ena0"/>
              <complete input="mlab_cell.portaaddr" name="portaaddr" output="mlab_cell_clocked.portaaddr"/>
              <complete input="mlab_cell.portabyteenamasks" name="portabytenamasks" output="mlab_cell_clocked.portabyteenamasks"/>
              <complete input="mlab_cell.portadatain" name="portadatain" output="mlab_cell_clocked.portadatain"/>
              <complete input="mlab_cell.portbaddr" name="portabddr" output="mlab_cell_clocked.portbaddr"/>
              <complete input="mlab_cell_clocked.portbdataout" name="portbdataout" output="mlab_cell.portbdataout"/>
              <complete input="mlab_cell.clk0" name="clk0" output="mlab_cell_clocked.clk0"/>
            </interconnect>
          </mode>
          <mode name="ROM">
            <pb_type blif_model=".subckt stratixiv_mlab_cell.opmode{ROM}" name="mlab_cell_comb" num_pb="1">
              <input name="ena0" num_pins="1"/>
              <input name="portaaddr" num_pins="14"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portadatain" num_pins="36"/>
              <input name="portbaddr" num_pins="14"/>
              <clock name="clk0" num_pins="1"/>
              <output name="portbdataout" num_pins="36"/>
              <delay_constant max="261e-12" min="193e-12" in_port="mlab_cell_comb.ena0" out_port="mlab_cell_comb.portbdataout"/>
              <delay_constant max="261e-12" min="193e-12" in_port="mlab_cell_comb.portaaddr" out_port="mlab_cell_comb.portbdataout"/>
              <delay_constant max="261e-12" min="193e-12" in_port="mlab_cell_comb.portabyteenamasks" out_port="mlab_cell_comb.portbdataout"/>
              <delay_constant max="261e-12" min="193e-12" in_port="mlab_cell_comb.portadatain" out_port="mlab_cell_comb.portbdataout"/>
              <delay_constant max="261e-12" min="193e-12" in_port="mlab_cell_comb.portbaddr" out_port="mlab_cell_comb.portbdataout"/>
            </pb_type>
            <interconnect>
              <complete input="mlab_cell.ena0" name="ena0" output="mlab_cell_comb.ena0"/>
              <complete input="mlab_cell.portaaddr" name="portaaddr" output="mlab_cell_comb.portaaddr"/>
              <complete input="mlab_cell.portabyteenamasks" name="portabytenamasks" output="mlab_cell_comb.portabyteenamasks"/>
              <complete input="mlab_cell.portadatain" name="portadatain" output="mlab_cell_comb.portadatain"/>
              <complete input="mlab_cell.portbaddr" name="portabddr" output="mlab_cell_comb.portbaddr"/>
              <complete input="mlab_cell_comb.portbdataout" name="portbdataout" output="mlab_cell.portbdataout"/>
              <complete input="mlab_cell.clk0" name="clk0" output="mlab_cell_comb.clk0"/>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <complete input="LAB.clk" name="mlab_clk" output="mlab_cell.clk0"/>
          <complete input="LAB.data_in" name="mlab_in1" output="mlab_cell.ena0"/>
          <complete input="LAB.data_in" name="mlab_in2" output="mlab_cell.portaaddr"/>
          <complete input="LAB.data_in" name="mlab_in3" output="mlab_cell.portabyteenamasks"/>
          <complete input="LAB.data_in" name="mlab_in4" output="mlab_cell.portadatain"/>
          <complete input="LAB.data_in" name="mlab_in5" output="mlab_cell.portbaddr"/>
          <complete input="mlab_cell.portbdataout" name="mlab_out" output="LAB.data_out"/>
        </interconnect>
      </mode>
      <fc in_type="frac" in_val="0.0275" out_type="frac" out_val="0.0375">
          <!-- Based on mux size info Startix IV has approximately the following effective Fc values:
                   Fc_in: 0.055
                   Fc_out: 0.075

               However, we allow half the pins to connect to the left side, the other half to the right side
               and all pins to connect to the top side of the LAB (3-sided architecture).

               As a result we divide the effective Fc values by 2 (since each pin can connect to two sides)
               to keep roughly the same number of switches, yielding:

                    Fc_in: 0.0275
                    Fc_out: 0.0375
               -->

          <!--Chains do not connect to general global routing-->
          <fc_override port_name="cin" fc_type="frac" fc_val="0"/>
          <fc_override port_name="cout" fc_type="frac" fc_val="0"/>
      </fc>
      <pinlocations pattern="custom">
        <loc side="left">  LAB.data_in[0:39]  LAB.control_in[0:3] LAB.data_out[0:19]  LAB.clk[0]</loc>
        <loc side="right"> LAB.data_in[40:79] LAB.control_in[4:6] LAB.data_out[20:39] LAB.clk[1]</loc>
        <loc side="top">   LAB.data_in        LAB.control_in      LAB.data_out        LAB.clk    LAB.cin LAB.sharein</loc>
        <loc side="bottom">LAB.cout LAB.shareout</loc>
      </pinlocations>
    </pb_type>

    <!-- M20K timing is based on timing of Stratix IV RAM blocks. 
    -->
    <pb_type height="2" name="M20K">
      <input name="data_addr_control_in" num_pins="104"/>
      <output name="data_out" num_pins="36"/>
      <output name="control_out" num_pins="3"/>
      <clock name="clk_in" num_pins="2"/>
      <mode name="ram">
        <pb_type name="ram_block_M20K" num_pb="1">
          <input name="control_in" num_pins="28"/>
          <input name="data_b_in" num_pins="18"/>
          <input name="data_a_in" num_pins="36"/>
          <input name="addr_a_in" num_pins="13"/>
          <input name="addr_b_in" num_pins="13"/>
          <output name="control_out" num_pins="3"/>
          <output name="data_out" num_pins="36"/>
          <clock name="clk_in" num_pins="2"/>
          <mode name="ml_input_mode">
            <pb_type blif_model=".subckt ml_block_input" name="mlblif" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <clock name="clk_portain" num_pins="1" port_class="clock"/>
              <clock name="clk_portaout" num_pins="1" port_class="clock"/>
              <T_setup clock="clk_portain" port="mlblif.portadatain" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.clr1" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.clr0" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.portare" value="6.4e-11"/>
              <T_setup clock="clk_portaout" port="mlblif.portadataout" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.ena2" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.ena3" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.ena0" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.ena1" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.portaaddrstall" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.portaaddr" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.portabyteenamasks" value="6.4e-11"/>
              <T_setup clock="clk_portain" port="mlblif.portawe" value="6.4e-11"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.portadatain"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.clr1"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.clr0"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.portare"/>
              <T_clock_to_Q clock="clk_portaout" max="9.8e-11" min="6.9e-11" port="mlblif.portadataout"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.ena2"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.ena3"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.ena0"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.ena1"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.portaaddrstall"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.portaaddr"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.portabyteenamasks"/>
              <T_clock_to_Q clock="clk_portain" max="6.9e-11" min="6.9e-11" port="mlblif.portawe"/>
              <delay_constant in_port="mlblif.portadatain" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.clr1" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.clr0" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.portare" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.ena2" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.ena3" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.ena0" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.ena1" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.portaaddrstall" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.portaaddr" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.portabyteenamasks" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <delay_constant in_port="mlblif.portawe" max="1.053e-09" min="1.022e-09" out_port="mlblif.portadataout"/>
              <T_hold clock="clk_portain" port="mlblif.portadatain" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.clr1" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.clr0" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.portare" value="3e-11"/>
              <T_hold clock="clk_portaout" port="mlblif.portadataout" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.ena2" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.ena3" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.ena0" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.ena1" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.portaaddrstall" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.portaaddr" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.portabyteenamasks" value="3e-11"/>
              <T_hold clock="clk_portain" port="mlblif.portawe" value="3e-11"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M20K.control_in[0]" name="interconnect_common_ram_block_M20K_control_in_[0]" output="mlblif[0].clr1[0]">
                <delay_constant in_port="ram_block_M20K.control_in[0]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].clr1[0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[1]" name="interconnect_common_ram_block_M20K_control_in_[1]" output="mlblif[0].clr0[0]">
                <delay_constant in_port="ram_block_M20K.control_in[1]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].clr0[0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[2]" name="interconnect_common_ram_block_M20K_control_in_[2]" output="mlblif[0].portare[0]">
                <delay_constant in_port="ram_block_M20K.control_in[2]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].portare[0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[3]" name="interconnect_common_ram_block_M20K_control_in_[3]" output="mlblif[0].ena2[0]">
                <delay_constant in_port="ram_block_M20K.control_in[3]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].ena2[0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[4]" name="interconnect_common_ram_block_M20K_control_in_[4]" output="mlblif[0].ena3[0]">
                <delay_constant in_port="ram_block_M20K.control_in[4]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].ena3[0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[5]" name="interconnect_common_ram_block_M20K_control_in_[5]" output="mlblif[0].ena0[0]">
                <delay_constant in_port="ram_block_M20K.control_in[5]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].ena0[0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[6]" name="interconnect_common_ram_block_M20K_control_in_[6]" output="mlblif[0].ena1[0]">
                <delay_constant in_port="ram_block_M20K.control_in[6]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].ena1[0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[7]" name="interconnect_common_ram_block_M20K_control_in_[7]" output="mlblif[0].portaaddrstall[0]">
                <delay_constant in_port="ram_block_M20K.control_in[7]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].portaaddrstall[0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[15:8]" name="interconnect_common_ram_block_M20K_control_in_[15:8]" output="mlblif[0].portabyteenamasks[7:0]">
                <delay_constant in_port="ram_block_M20K.control_in[15:8]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].portabyteenamasks[7:0]"/>
              </complete>
              <complete input="ram_block_M20K.control_in[16]" name="interconnect_common_ram_block_M20K_control_in_[16]" output="mlblif[0].portawe[0]">
                <delay_constant in_port="ram_block_M20K.control_in[16]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].portawe[0]"/>
              </complete>
              <complete input="ram_block_M20K.clk_in[1:0]" name="interconnect_full_ram_block_M20K_clk_in_1" output="mlblif[0].clk_portain[0] mlblif[0].clk_portaout[0] "/>
              <complete input="ram_block_M20K.addr_a_in[8:0]" name="interconnect_common_ram_block_M20K_addr_a_in_[8:0]" output="mlblif[0].portaaddr[8:0]">
                <delay_constant in_port="ram_block_M20K.addr_a_in[7:0]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].portaaddr[7:0]"/>
              </complete>
              <direct input="ram_block_M20K.data_a_in[35:0]" name="interconnect_split_ram_block_M20K_data_a_in_[35:0]" output="mlblif[0].portadatain[35:0]">
                <delay_constant in_port="ram_block_M20K.data_a_in[35:0]" max="4.83e-10" min="1.43e-10" out_port="mlblif[0].portadatain[35:0]"/>
              </direct>
              <direct input="mlblif[0].portadataout[35:0]" name="interconnect_concat_ram_block_M20K_data_out_1" output="ram_block_M20K.data_out[35:0]"/>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit0" output="ram_block_M20K[0].control_in[0]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[0]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit1" output="ram_block_M20K[0].control_in[1]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[1]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit2" output="ram_block_M20K[0].control_in[2]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[2]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit3" output="ram_block_M20K[0].control_in[3]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[3]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit4" output="ram_block_M20K[0].control_in[4]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[4]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit5" output="ram_block_M20K[0].control_in[5]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[5]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit6" output="ram_block_M20K[0].control_in[6]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[6]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit7" output="ram_block_M20K[0].control_in[7]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[7]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit8" output="ram_block_M20K[0].control_in[8]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[8]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit9" output="ram_block_M20K[0].control_in[9]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[9]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit10" output="ram_block_M20K[0].control_in[10]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[10]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit11" output="ram_block_M20K[0].control_in[11]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[11]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit12" output="ram_block_M20K[0].control_in[12]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[12]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit13" output="ram_block_M20K[0].control_in[13]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[13]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit14" output="ram_block_M20K[0].control_in[14]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[14]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit15" output="ram_block_M20K[0].control_in[15]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[15]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit16" output="ram_block_M20K[0].control_in[16]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[16]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit17" output="ram_block_M20K[0].control_in[17]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[17]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit18" output="ram_block_M20K[0].control_in[18]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[18]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit19" output="ram_block_M20K[0].control_in[19]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[19]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit20" output="ram_block_M20K[0].control_in[20]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[20]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit21" output="ram_block_M20K[0].control_in[21]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[21]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit22" output="ram_block_M20K[0].control_in[22]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[22]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit23" output="ram_block_M20K[0].control_in[23]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[23]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit24" output="ram_block_M20K[0].control_in[24]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[24]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit25" output="ram_block_M20K[0].control_in[25]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[25]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit26" output="ram_block_M20K[0].control_in[26]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[26]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_1_bit27" output="ram_block_M20K[0].control_in[27]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].control_in[27]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit0" output="ram_block_M20K[0].data_b_in[0]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[0]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit1" output="ram_block_M20K[0].data_b_in[1]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[1]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit2" output="ram_block_M20K[0].data_b_in[2]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[2]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit3" output="ram_block_M20K[0].data_b_in[3]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[3]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit4" output="ram_block_M20K[0].data_b_in[4]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[4]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit5" output="ram_block_M20K[0].data_b_in[5]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[5]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit6" output="ram_block_M20K[0].data_b_in[6]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[6]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit7" output="ram_block_M20K[0].data_b_in[7]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[7]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit8" output="ram_block_M20K[0].data_b_in[8]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[8]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit9" output="ram_block_M20K[0].data_b_in[9]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[9]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit10" output="ram_block_M20K[0].data_b_in[10]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[10]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit11" output="ram_block_M20K[0].data_b_in[11]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[11]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit12" output="ram_block_M20K[0].data_b_in[12]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[12]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit13" output="ram_block_M20K[0].data_b_in[13]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[13]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit14" output="ram_block_M20K[0].data_b_in[14]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[14]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit15" output="ram_block_M20K[0].data_b_in[15]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[15]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit16" output="ram_block_M20K[0].data_b_in[16]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[16]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_2_bit17" output="ram_block_M20K[0].data_b_in[17]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_b_in[17]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit0" output="ram_block_M20K[0].data_a_in[0]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[0]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit1" output="ram_block_M20K[0].data_a_in[1]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[1]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit2" output="ram_block_M20K[0].data_a_in[2]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[2]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit3" output="ram_block_M20K[0].data_a_in[3]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[3]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit4" output="ram_block_M20K[0].data_a_in[4]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[4]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit5" output="ram_block_M20K[0].data_a_in[5]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[5]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit6" output="ram_block_M20K[0].data_a_in[6]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[6]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit7" output="ram_block_M20K[0].data_a_in[7]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[7]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit8" output="ram_block_M20K[0].data_a_in[8]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[8]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit9" output="ram_block_M20K[0].data_a_in[9]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[9]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit10" output="ram_block_M20K[0].data_a_in[10]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[10]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit11" output="ram_block_M20K[0].data_a_in[11]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[11]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit12" output="ram_block_M20K[0].data_a_in[12]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[12]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit13" output="ram_block_M20K[0].data_a_in[13]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[13]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit14" output="ram_block_M20K[0].data_a_in[14]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[14]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit15" output="ram_block_M20K[0].data_a_in[15]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[15]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit16" output="ram_block_M20K[0].data_a_in[16]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[16]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit17" output="ram_block_M20K[0].data_a_in[17]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[17]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit18" output="ram_block_M20K[0].data_a_in[18]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[18]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit19" output="ram_block_M20K[0].data_a_in[19]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[19]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit20" output="ram_block_M20K[0].data_a_in[20]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[20]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit21" output="ram_block_M20K[0].data_a_in[21]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[21]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit22" output="ram_block_M20K[0].data_a_in[22]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[22]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit23" output="ram_block_M20K[0].data_a_in[23]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[23]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit24" output="ram_block_M20K[0].data_a_in[24]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[24]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit25" output="ram_block_M20K[0].data_a_in[25]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[25]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit26" output="ram_block_M20K[0].data_a_in[26]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[26]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit27" output="ram_block_M20K[0].data_a_in[27]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[27]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit28" output="ram_block_M20K[0].data_a_in[28]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[28]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit29" output="ram_block_M20K[0].data_a_in[29]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[29]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit30" output="ram_block_M20K[0].data_a_in[30]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[30]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit31" output="ram_block_M20K[0].data_a_in[31]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[31]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit32" output="ram_block_M20K[0].data_a_in[32]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[32]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit33" output="ram_block_M20K[0].data_a_in[33]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[33]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit34" output="ram_block_M20K[0].data_a_in[34]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[34]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_3_bit35" output="ram_block_M20K[0].data_a_in[35]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].data_a_in[35]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit0" output="ram_block_M20K[0].addr_a_in[0]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[0]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit1" output="ram_block_M20K[0].addr_a_in[1]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[1]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit2" output="ram_block_M20K[0].addr_a_in[2]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[2]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit3" output="ram_block_M20K[0].addr_a_in[3]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[3]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit4" output="ram_block_M20K[0].addr_a_in[4]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[4]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit5" output="ram_block_M20K[0].addr_a_in[5]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[5]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit6" output="ram_block_M20K[0].addr_a_in[6]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[6]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit7" output="ram_block_M20K[0].addr_a_in[7]">
            <delay_constant in_port="M20K.data_addr_control_in[53:36] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[7]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit8" output="ram_block_M20K[0].addr_a_in[8]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[8]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit9" output="ram_block_M20K[0].addr_a_in[9]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[9]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit10" output="ram_block_M20K[0].addr_a_in[10]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[10]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit11" output="ram_block_M20K[0].addr_a_in[11]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[11]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_4_bit12" output="ram_block_M20K[0].addr_a_in[12]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_a_in[12]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit0" output="ram_block_M20K[0].addr_b_in[0]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[0]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit1" output="ram_block_M20K[0].addr_b_in[1]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[103:90]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[1]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit2" output="ram_block_M20K[0].addr_b_in[2]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[2]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit3" output="ram_block_M20K[0].addr_b_in[3]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[3]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit4" output="ram_block_M20K[0].addr_b_in[4]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[4]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit5" output="ram_block_M20K[0].addr_b_in[5]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[53:36]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[5]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit6" output="ram_block_M20K[0].addr_b_in[6]">
            <delay_constant in_port="M20K.data_addr_control_in[89:72] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[6]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit7" output="ram_block_M20K[0].addr_b_in[7]">
            <delay_constant in_port="M20K.data_addr_control_in[35:18] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[7]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit8" output="ram_block_M20K[0].addr_b_in[8]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[89:72]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[8]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit9" output="ram_block_M20K[0].addr_b_in[9]">
            <delay_constant in_port="M20K.data_addr_control_in[71:54] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[9]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit10" output="ram_block_M20K[0].addr_b_in[10]">
            <delay_constant in_port="M20K.data_addr_control_in[17:0] M20K.data_addr_control_in[71:54]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[10]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit11" output="ram_block_M20K[0].addr_b_in[11]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[35:18]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[11]"/>
          </complete>
          <complete input="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M20K_data_addr_control_in_5_bit12" output="ram_block_M20K[0].addr_b_in[12]">
            <delay_constant in_port="M20K.data_addr_control_in[103:90] M20K.data_addr_control_in[17:0]" max="1.63e-10" min="1.6e-10" out_port="ram_block_M20K[0].addr_b_in[12]"/>
          </complete>
          <direct input="M20K.clk_in[1:0]" name="interconnect_full_M20K_clk_in_1" output="ram_block_M20K[0].clk_in[1:0] "/>
          <direct input="ram_block_M20K[0].data_out[35:0] " name="interconnect_full_M20K_data_out_1" output="M20K.data_out[35:0]">
            <delay_constant in_port="ram_block_M20K[0].data_out[35:0] " max="5.6e-11" min="5.2e-11" out_port="M20K.data_out[35:0]"/>
          </direct>
          <direct input="ram_block_M20K[0].control_out[2:0] " name="interconnect_full_M20K_control_out_1" output="M20K.control_out[2:0]">
            <delay_constant in_port="ram_block_M20K[0].control_out[2:0] " max="5.6e-11" min="5.2e-11" out_port="M20K.control_out[2:0]"/>
          </direct>
        </interconnect>
      </mode>
      <fc in_type="frac" in_val="0.0275" out_type="frac" out_val="0.0375">
      </fc>
      <pinlocations pattern="custom">
        <loc side="left"  >M20K.data_addr_control_in[51:0]   M20K.data_out[17:0]  M20K.control_out[1:0] M20K.clk_in[0]</loc>
        <loc side="right" >M20K.data_addr_control_in[103:52] M20K.data_out[35:18] M20K.control_out[2:2] M20K.clk_in[1]</loc>
        <loc side="top"   >M20K.data_addr_control_in         M20K.data_out        M20K.control_out      M20K.clk_in   </loc>
        <loc side="bottom"></loc>
      </pinlocations>
    </pb_type>
    <!-- ESRAM timing is also based on timing of Stratix IV RAM blocks. 
    -->
    <pb_type height="8" name="ESRAM">
      <input name="data_addr_control_in" num_pins="416"/>
      <output name="data_out" num_pins="120"/>
      <output name="control_out" num_pins="3"/>
      <clock name="clk_in" num_pins="2"/>
      <mode name="ram">
        <pb_type name="ram_block_ESRAM" num_pb="1">
          <input name="control_in" num_pins="28"/>
          <input name="data_b_in" num_pins="36"/>
          <input name="data_a_in" num_pins="72"/>
          <input name="addr_a_in" num_pins="14"/>
          <input name="addr_b_in" num_pins="14"/>
          <output name="control_out" num_pins="3"/>
          <output name="data_out" num_pins="72"/>
          <clock name="clk_in" num_pins="2"/>
          <mode name="ml_weight_mode">
            <pb_type blif_model=".subckt ml_block_weights" name="mlwblif" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
              <clock name="clk_portain" num_pins="1" port_class="clock"/>
              <clock name="clk_portaout" num_pins="1" port_class="clock"/>
              <T_setup clock="clk_portain" port="mlwblif.portadatain" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.clr1" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.clr0" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.portare" value="1.4e-11"/>
              <T_setup clock="clk_portaout" port="mlwblif.portadataout" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.ena2" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.ena3" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.ena0" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.ena1" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.portaaddrstall" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.portaaddr" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.portabyteenamasks" value="1.4e-11"/>
              <T_setup clock="clk_portain" port="mlwblif.portawe" value="1.4e-11"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.portadatain"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.clr1"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.clr0"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.portare"/>
              <T_clock_to_Q clock="clk_portaout" max="2.31e-10" min="8.5e-11" port="mlwblif.portadataout"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.ena2"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.ena3"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.ena0"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.ena1"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.portaaddrstall"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.portaaddr"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.portabyteenamasks"/>
              <T_clock_to_Q clock="clk_portain" max="2.31e-10" min="8.5e-11" port="mlwblif.portawe"/>
              <delay_constant in_port="mlwblif.portadatain" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.clr1" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.clr0" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.portare" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.ena2" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.ena3" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.ena0" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.ena1" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.portaaddrstall" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.portaaddr" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.portabyteenamasks" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <delay_constant in_port="mlwblif.portawe" max="1.967e-09" min="1.814e-09" out_port="mlwblif.portadataout"/>
              <T_hold clock="clk_portain" port="mlwblif.portadatain" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.clr1" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.clr0" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.portare" value="0.0"/>
              <T_hold clock="clk_portaout" port="mlwblif.portadataout" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.ena2" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.ena3" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.ena0" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.ena1" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.portaaddrstall" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.portaaddr" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.portabyteenamasks" value="0.0"/>
              <T_hold clock="clk_portain" port="mlwblif.portawe" value="0.0"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_ESRAM.control_in[0]" name="interconnect_common_ram_block_ESRAM_control_in_[0]" output="mlwblif[0].clr1[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[0]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].clr1[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[1]" name="interconnect_common_ram_block_ESRAM_control_in_[1]" output="mlwblif[0].clr0[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[1]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].clr0[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[2]" name="interconnect_common_ram_block_ESRAM_control_in_[2]" output="mlwblif[0].portare[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[2]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].portare[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[3]" name="interconnect_common_ram_block_ESRAM_control_in_[3]" output="mlwblif[0].ena2[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[3]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].ena2[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[4]" name="interconnect_common_ram_block_ESRAM_control_in_[4]" output="mlwblif[0].ena3[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[4]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].ena3[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[5]" name="interconnect_common_ram_block_ESRAM_control_in_[5]" output="mlwblif[0].ena0[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[5]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].ena0[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[6]" name="interconnect_common_ram_block_ESRAM_control_in_[6]" output="mlwblif[0].ena1[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[6]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].ena1[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[7]" name="interconnect_common_ram_block_ESRAM_control_in_[7]" output="mlwblif[0].portaaddrstall[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[7]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].portaaddrstall[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[15:8]" name="interconnect_common_ram_block_ESRAM_control_in_[15:8]" output="mlwblif[0].portabyteenamasks[7:0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[15:8]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].portabyteenamasks[7:0]"/>
              </complete>
              <complete input="ram_block_ESRAM.control_in[16]" name="interconnect_common_ram_block_ESRAM_control_in_[16]" output="mlwblif[0].portawe[0]">
                <delay_constant in_port="ram_block_ESRAM.control_in[16]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].portawe[0]"/>
              </complete>
              <complete input="ram_block_ESRAM.clk_in[1:0]" name="interconnect_full_ram_block_ESRAM_clk_in_1" output="mlwblif[0].clk_portain[0] mlwblif[0].clk_portaout[0] "/>
              <complete input="ram_block_ESRAM.addr_a_in[9:0]" name="interconnect_common_ram_block_ESRAM_addr_a_in_[9:0]" output="mlwblif[0].portaaddr[9:0]">
                <delay_constant in_port="ram_block_ESRAM.addr_a_in[9:0]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].portaaddr[9:0]"/>
              </complete>
              <direct input="ram_block_ESRAM.data_a_in[71:0]" name="interconnect_split_ram_block_ESRAM_data_a_in_[71:0]" output="mlwblif[0].portadatain[71:0]">
                <delay_constant in_port="ram_block_ESRAM.data_a_in[71:0]" max="6.46e-10" min="1.25e-10" out_port="mlwblif[0].portadatain[71:0]"/>
              </direct>
              <direct input="mlwblif[0].portadataout[71:0]" name="interconnect_concat_ram_block_ESRAM_data_out_1" output="ram_block_ESRAM.data_out[71:0]"/>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <complete input="ram_block_ESRAM[0].data_out[71:0] " name="interconnect_full_ESRAM_data_out_1" output="ESRAM.data_out[119:0]">
            <delay_constant in_port="ram_block_ESRAM[0].data_out[71:0] " max="5.9e-11" min="4.4e-11" out_port="ESRAM.data_out[119:0]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[179:162]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit0" output="ram_block_ESRAM[0].control_in[0]">
            <delay_constant in_port="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[179:162]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[0]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[125:108]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit1" output="ram_block_ESRAM[0].control_in[1]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[125:108]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[1]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[359:342]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit2" output="ram_block_ESRAM[0].control_in[2]">
            <delay_constant in_port="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[359:342]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[2]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[71:54]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit3" output="ram_block_ESRAM[0].control_in[3]">
            <delay_constant in_port="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[71:54]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[3]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[233:216] ESRAM.data_addr_control_in[287:270]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit4" output="ram_block_ESRAM[0].control_in[4]">
            <delay_constant in_port="ESRAM.data_addr_control_in[233:216] ESRAM.data_addr_control_in[287:270]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[4]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[161:144] ESRAM.data_addr_control_in[377:360]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit5" output="ram_block_ESRAM[0].control_in[5]">
            <delay_constant in_port="ESRAM.data_addr_control_in[161:144] ESRAM.data_addr_control_in[377:360]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[5]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[125:108] ESRAM.data_addr_control_in[17:0]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit6" output="ram_block_ESRAM[0].control_in[6]">
            <delay_constant in_port="ESRAM.data_addr_control_in[125:108] ESRAM.data_addr_control_in[17:0]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[6]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit7" output="ram_block_ESRAM[0].control_in[7]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[7]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[413:396]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit8" output="ram_block_ESRAM[0].control_in[8]">
            <delay_constant in_port="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[413:396]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[8]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit9" output="ram_block_ESRAM[0].control_in[9]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[9]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[323:306]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit10" output="ram_block_ESRAM[0].control_in[10]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[323:306]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[10]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[305:288] ESRAM.data_addr_control_in[287:270]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit11" output="ram_block_ESRAM[0].control_in[11]">
            <delay_constant in_port="ESRAM.data_addr_control_in[305:288] ESRAM.data_addr_control_in[287:270]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[11]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit12" output="ram_block_ESRAM[0].control_in[12]">
            <delay_constant in_port="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[12]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit13" output="ram_block_ESRAM[0].control_in[13]">
            <delay_constant in_port="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[13]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[233:216] ESRAM.data_addr_control_in[89:72]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit14" output="ram_block_ESRAM[0].control_in[14]">
            <delay_constant in_port="ESRAM.data_addr_control_in[233:216] ESRAM.data_addr_control_in[89:72]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[14]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[17:0]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit15" output="ram_block_ESRAM[0].control_in[15]">
            <delay_constant in_port="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[17:0]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[15]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit16" output="ram_block_ESRAM[0].control_in[16]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[16]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[323:306]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit17" output="ram_block_ESRAM[0].control_in[17]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[323:306]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[17]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[161:144] ESRAM.data_addr_control_in[269:252]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit18" output="ram_block_ESRAM[0].control_in[18]">
            <delay_constant in_port="ESRAM.data_addr_control_in[161:144] ESRAM.data_addr_control_in[269:252]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[18]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[71:54]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit19" output="ram_block_ESRAM[0].control_in[19]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[71:54]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[19]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[125:108]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit20" output="ram_block_ESRAM[0].control_in[20]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[125:108]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[20]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[251:234]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit21" output="ram_block_ESRAM[0].control_in[21]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[251:234]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[21]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[215:198]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit22" output="ram_block_ESRAM[0].control_in[22]">
            <delay_constant in_port="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[215:198]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[22]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[107:90] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit23" output="ram_block_ESRAM[0].control_in[23]">
            <delay_constant in_port="ESRAM.data_addr_control_in[107:90] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[23]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[233:216]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit24" output="ram_block_ESRAM[0].control_in[24]">
            <delay_constant in_port="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[233:216]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[24]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[179:162]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit25" output="ram_block_ESRAM[0].control_in[25]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[179:162]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[25]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[179:162]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit26" output="ram_block_ESRAM[0].control_in[26]">
            <delay_constant in_port="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[179:162]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[26]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_1_bit27" output="ram_block_ESRAM[0].control_in[27]">
            <delay_constant in_port="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].control_in[27]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[377:360]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit0" output="ram_block_ESRAM[0].data_b_in[0]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[377:360]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[0]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit1" output="ram_block_ESRAM[0].data_b_in[1]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[1]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit2" output="ram_block_ESRAM[0].data_b_in[2]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[2]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[143:126]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit3" output="ram_block_ESRAM[0].data_b_in[3]">
            <delay_constant in_port="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[143:126]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[3]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit4" output="ram_block_ESRAM[0].data_b_in[4]">
            <delay_constant in_port="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[4]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[287:270]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit5" output="ram_block_ESRAM[0].data_b_in[5]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[287:270]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[5]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[415:414]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit6" output="ram_block_ESRAM[0].data_b_in[6]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[415:414]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[6]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit7" output="ram_block_ESRAM[0].data_b_in[7]">
            <delay_constant in_port="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[7]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[323:306]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit8" output="ram_block_ESRAM[0].data_b_in[8]">
            <delay_constant in_port="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[323:306]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[8]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[17:0]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit9" output="ram_block_ESRAM[0].data_b_in[9]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[17:0]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[9]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[233:216]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit10" output="ram_block_ESRAM[0].data_b_in[10]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[233:216]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[10]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[215:198]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit11" output="ram_block_ESRAM[0].data_b_in[11]">
            <delay_constant in_port="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[215:198]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[11]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit12" output="ram_block_ESRAM[0].data_b_in[12]">
            <delay_constant in_port="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[12]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit13" output="ram_block_ESRAM[0].data_b_in[13]">
            <delay_constant in_port="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[13]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[125:108]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit14" output="ram_block_ESRAM[0].data_b_in[14]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[125:108]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[14]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit15" output="ram_block_ESRAM[0].data_b_in[15]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[15]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[161:144] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit16" output="ram_block_ESRAM[0].data_b_in[16]">
            <delay_constant in_port="ESRAM.data_addr_control_in[161:144] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[16]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit17" output="ram_block_ESRAM[0].data_b_in[17]">
            <delay_constant in_port="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[17]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit18" output="ram_block_ESRAM[0].data_b_in[18]">
            <delay_constant in_port="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[18]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[305:288] ESRAM.data_addr_control_in[53:36]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit19" output="ram_block_ESRAM[0].data_b_in[19]">
            <delay_constant in_port="ESRAM.data_addr_control_in[305:288] ESRAM.data_addr_control_in[53:36]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[19]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[89:72]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit20" output="ram_block_ESRAM[0].data_b_in[20]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[89:72]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[20]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[413:396]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit21" output="ram_block_ESRAM[0].data_b_in[21]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[413:396]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[21]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[107:90] ESRAM.data_addr_control_in[71:54]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit22" output="ram_block_ESRAM[0].data_b_in[22]">
            <delay_constant in_port="ESRAM.data_addr_control_in[107:90] ESRAM.data_addr_control_in[71:54]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[22]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[179:162]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit23" output="ram_block_ESRAM[0].data_b_in[23]">
            <delay_constant in_port="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[179:162]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[23]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[71:54]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit24" output="ram_block_ESRAM[0].data_b_in[24]">
            <delay_constant in_port="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[71:54]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[24]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[71:54]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit25" output="ram_block_ESRAM[0].data_b_in[25]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[71:54]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[25]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit26" output="ram_block_ESRAM[0].data_b_in[26]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[26]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[215:198]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit27" output="ram_block_ESRAM[0].data_b_in[27]">
            <delay_constant in_port="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[215:198]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[27]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[143:126]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit28" output="ram_block_ESRAM[0].data_b_in[28]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[143:126]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[28]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit29" output="ram_block_ESRAM[0].data_b_in[29]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[29]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[269:252]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit30" output="ram_block_ESRAM[0].data_b_in[30]">
            <delay_constant in_port="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[269:252]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[30]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[107:90] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit31" output="ram_block_ESRAM[0].data_b_in[31]">
            <delay_constant in_port="ESRAM.data_addr_control_in[107:90] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[31]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit32" output="ram_block_ESRAM[0].data_b_in[32]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[32]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[17:0]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit33" output="ram_block_ESRAM[0].data_b_in[33]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[17:0]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[33]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[125:108]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit34" output="ram_block_ESRAM[0].data_b_in[34]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[125:108]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[34]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[377:360]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_2_bit35" output="ram_block_ESRAM[0].data_b_in[35]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[377:360]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_b_in[35]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[323:306]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit0" output="ram_block_ESRAM[0].data_a_in[0]">
            <delay_constant in_port="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[323:306]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[0]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit1" output="ram_block_ESRAM[0].data_a_in[1]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[1]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[377:360]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit2" output="ram_block_ESRAM[0].data_a_in[2]">
            <delay_constant in_port="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[377:360]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[2]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[107:90]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit3" output="ram_block_ESRAM[0].data_a_in[3]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[107:90]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[3]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[377:360]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit4" output="ram_block_ESRAM[0].data_a_in[4]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[377:360]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[4]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[71:54]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit5" output="ram_block_ESRAM[0].data_a_in[5]">
            <delay_constant in_port="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[71:54]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[5]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[287:270]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit6" output="ram_block_ESRAM[0].data_a_in[6]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[287:270]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[6]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[233:216]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit7" output="ram_block_ESRAM[0].data_a_in[7]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[233:216]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[7]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[233:216]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit8" output="ram_block_ESRAM[0].data_a_in[8]">
            <delay_constant in_port="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[233:216]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[8]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit9" output="ram_block_ESRAM[0].data_a_in[9]">
            <delay_constant in_port="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[9]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[341:324]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit10" output="ram_block_ESRAM[0].data_a_in[10]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[341:324]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[10]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[323:306]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit11" output="ram_block_ESRAM[0].data_a_in[11]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[323:306]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[11]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[89:72]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit12" output="ram_block_ESRAM[0].data_a_in[12]">
            <delay_constant in_port="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[89:72]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[12]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[233:216] ESRAM.data_addr_control_in[269:252]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit13" output="ram_block_ESRAM[0].data_a_in[13]">
            <delay_constant in_port="ESRAM.data_addr_control_in[233:216] ESRAM.data_addr_control_in[269:252]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[13]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[215:198]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit14" output="ram_block_ESRAM[0].data_a_in[14]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[215:198]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[14]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[179:162]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit15" output="ram_block_ESRAM[0].data_a_in[15]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[179:162]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[15]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[377:360]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit16" output="ram_block_ESRAM[0].data_a_in[16]">
            <delay_constant in_port="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[377:360]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[16]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[287:270]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit17" output="ram_block_ESRAM[0].data_a_in[17]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[287:270]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[17]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[89:72]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit18" output="ram_block_ESRAM[0].data_a_in[18]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[89:72]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[18]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[233:216] ESRAM.data_addr_control_in[125:108]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit19" output="ram_block_ESRAM[0].data_a_in[19]">
            <delay_constant in_port="ESRAM.data_addr_control_in[233:216] ESRAM.data_addr_control_in[125:108]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[19]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[377:360]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit20" output="ram_block_ESRAM[0].data_a_in[20]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[377:360]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[20]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[143:126]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit21" output="ram_block_ESRAM[0].data_a_in[21]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[143:126]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[21]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[359:342]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit22" output="ram_block_ESRAM[0].data_a_in[22]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[359:342]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[22]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[287:270]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit23" output="ram_block_ESRAM[0].data_a_in[23]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[287:270]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[23]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[125:108]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit24" output="ram_block_ESRAM[0].data_a_in[24]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[125:108]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[24]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit25" output="ram_block_ESRAM[0].data_a_in[25]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[25]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit26" output="ram_block_ESRAM[0].data_a_in[26]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[26]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[377:360]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit27" output="ram_block_ESRAM[0].data_a_in[27]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[377:360]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[27]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit28" output="ram_block_ESRAM[0].data_a_in[28]">
            <delay_constant in_port="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[28]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[415:414]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit29" output="ram_block_ESRAM[0].data_a_in[29]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[415:414]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[29]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[269:252]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit30" output="ram_block_ESRAM[0].data_a_in[30]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[269:252]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[30]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit31" output="ram_block_ESRAM[0].data_a_in[31]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[31]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[71:54]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit32" output="ram_block_ESRAM[0].data_a_in[32]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[71:54]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[32]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[269:252]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit33" output="ram_block_ESRAM[0].data_a_in[33]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[269:252]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[33]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[53:36]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit34" output="ram_block_ESRAM[0].data_a_in[34]">
            <delay_constant in_port="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[53:36]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[34]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit35" output="ram_block_ESRAM[0].data_a_in[35]">
            <delay_constant in_port="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[35]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[341:324]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit36" output="ram_block_ESRAM[0].data_a_in[36]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[341:324]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[36]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit37" output="ram_block_ESRAM[0].data_a_in[37]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[37]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[215:198]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit38" output="ram_block_ESRAM[0].data_a_in[38]">
            <delay_constant in_port="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[215:198]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[38]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit39" output="ram_block_ESRAM[0].data_a_in[39]">
            <delay_constant in_port="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[39]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit40" output="ram_block_ESRAM[0].data_a_in[40]">
            <delay_constant in_port="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[40]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[341:324]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit41" output="ram_block_ESRAM[0].data_a_in[41]">
            <delay_constant in_port="ESRAM.data_addr_control_in[269:252] ESRAM.data_addr_control_in[341:324]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[41]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit42" output="ram_block_ESRAM[0].data_a_in[42]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[42]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[413:396]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit43" output="ram_block_ESRAM[0].data_a_in[43]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[413:396]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[43]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit44" output="ram_block_ESRAM[0].data_a_in[44]">
            <delay_constant in_port="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[44]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[233:216]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit45" output="ram_block_ESRAM[0].data_a_in[45]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[233:216]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[45]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[89:72]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit46" output="ram_block_ESRAM[0].data_a_in[46]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[89:72]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[46]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit47" output="ram_block_ESRAM[0].data_a_in[47]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[47]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit48" output="ram_block_ESRAM[0].data_a_in[48]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[48]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit49" output="ram_block_ESRAM[0].data_a_in[49]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[49]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[413:396]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit50" output="ram_block_ESRAM[0].data_a_in[50]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[413:396]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[50]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit51" output="ram_block_ESRAM[0].data_a_in[51]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[51]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[287:270]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit52" output="ram_block_ESRAM[0].data_a_in[52]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[287:270]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[52]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[107:90]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit53" output="ram_block_ESRAM[0].data_a_in[53]">
            <delay_constant in_port="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[107:90]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[53]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[359:342]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit54" output="ram_block_ESRAM[0].data_a_in[54]">
            <delay_constant in_port="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[359:342]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[54]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[341:324]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit55" output="ram_block_ESRAM[0].data_a_in[55]">
            <delay_constant in_port="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[341:324]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[55]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[305:288] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit56" output="ram_block_ESRAM[0].data_a_in[56]">
            <delay_constant in_port="ESRAM.data_addr_control_in[305:288] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[56]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[53:36]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit57" output="ram_block_ESRAM[0].data_a_in[57]">
            <delay_constant in_port="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[53:36]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[57]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[251:234]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit58" output="ram_block_ESRAM[0].data_a_in[58]">
            <delay_constant in_port="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[251:234]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[58]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[179:162]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit59" output="ram_block_ESRAM[0].data_a_in[59]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[179:162]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[59]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[341:324]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit60" output="ram_block_ESRAM[0].data_a_in[60]">
            <delay_constant in_port="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[341:324]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[60]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[17:0]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit61" output="ram_block_ESRAM[0].data_a_in[61]">
            <delay_constant in_port="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[17:0]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[61]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit62" output="ram_block_ESRAM[0].data_a_in[62]">
            <delay_constant in_port="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[62]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[413:396]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit63" output="ram_block_ESRAM[0].data_a_in[63]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[413:396]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[63]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[323:306]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit64" output="ram_block_ESRAM[0].data_a_in[64]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[323:306]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[64]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit65" output="ram_block_ESRAM[0].data_a_in[65]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[65]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit66" output="ram_block_ESRAM[0].data_a_in[66]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[66]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[415:414]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit67" output="ram_block_ESRAM[0].data_a_in[67]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[415:414]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[67]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit68" output="ram_block_ESRAM[0].data_a_in[68]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[68]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[89:72]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit69" output="ram_block_ESRAM[0].data_a_in[69]">
            <delay_constant in_port="ESRAM.data_addr_control_in[395:378] ESRAM.data_addr_control_in[89:72]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[69]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit70" output="ram_block_ESRAM[0].data_a_in[70]">
            <delay_constant in_port="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[70]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[53:36]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_3_bit71" output="ram_block_ESRAM[0].data_a_in[71]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[53:36]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].data_a_in[71]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit0" output="ram_block_ESRAM[0].addr_a_in[0]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[0]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[269:252]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit1" output="ram_block_ESRAM[0].addr_a_in[1]">
            <delay_constant in_port="ESRAM.data_addr_control_in[17:0] ESRAM.data_addr_control_in[269:252]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[1]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[89:72]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit2" output="ram_block_ESRAM[0].addr_a_in[2]">
            <delay_constant in_port="ESRAM.data_addr_control_in[377:360] ESRAM.data_addr_control_in[89:72]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[2]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit3" output="ram_block_ESRAM[0].addr_a_in[3]">
            <delay_constant in_port="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[3]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[71:54]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit4" output="ram_block_ESRAM[0].addr_a_in[4]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[71:54]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[4]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit5" output="ram_block_ESRAM[0].addr_a_in[5]">
            <delay_constant in_port="ESRAM.data_addr_control_in[415:414] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[5]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[143:126]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit6" output="ram_block_ESRAM[0].addr_a_in[6]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[143:126]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[6]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[287:270]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit7" output="ram_block_ESRAM[0].addr_a_in[7]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[287:270]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[7]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[415:414]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit8" output="ram_block_ESRAM[0].addr_a_in[8]">
            <delay_constant in_port="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[415:414]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[8]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[251:234]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit9" output="ram_block_ESRAM[0].addr_a_in[9]">
            <delay_constant in_port="ESRAM.data_addr_control_in[53:36] ESRAM.data_addr_control_in[251:234]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[9]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[395:378]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit10" output="ram_block_ESRAM[0].addr_a_in[10]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[395:378]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[10]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[359:342]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit11" output="ram_block_ESRAM[0].addr_a_in[11]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[359:342]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[11]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[107:90]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit12" output="ram_block_ESRAM[0].addr_a_in[12]">
            <delay_constant in_port="ESRAM.data_addr_control_in[143:126] ESRAM.data_addr_control_in[107:90]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[12]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[125:108]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_4_bit13" output="ram_block_ESRAM[0].addr_a_in[13]">
            <delay_constant in_port="ESRAM.data_addr_control_in[341:324] ESRAM.data_addr_control_in[125:108]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_a_in[13]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit0" output="ram_block_ESRAM[0].addr_b_in[0]">
            <delay_constant in_port="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[0]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[17:0]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit1" output="ram_block_ESRAM[0].addr_b_in[1]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[17:0]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[1]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit2" output="ram_block_ESRAM[0].addr_b_in[2]">
            <delay_constant in_port="ESRAM.data_addr_control_in[35:18] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[2]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[323:306]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit3" output="ram_block_ESRAM[0].addr_b_in[3]">
            <delay_constant in_port="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[323:306]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[3]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit4" output="ram_block_ESRAM[0].addr_b_in[4]">
            <delay_constant in_port="ESRAM.data_addr_control_in[71:54] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[4]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[53:36]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit5" output="ram_block_ESRAM[0].addr_b_in[5]">
            <delay_constant in_port="ESRAM.data_addr_control_in[287:270] ESRAM.data_addr_control_in[53:36]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[5]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[161:144]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit6" output="ram_block_ESRAM[0].addr_b_in[6]">
            <delay_constant in_port="ESRAM.data_addr_control_in[197:180] ESRAM.data_addr_control_in[161:144]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[6]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[35:18]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit7" output="ram_block_ESRAM[0].addr_b_in[7]">
            <delay_constant in_port="ESRAM.data_addr_control_in[413:396] ESRAM.data_addr_control_in[35:18]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[7]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[197:180]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit8" output="ram_block_ESRAM[0].addr_b_in[8]">
            <delay_constant in_port="ESRAM.data_addr_control_in[179:162] ESRAM.data_addr_control_in[197:180]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[8]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[143:126]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit9" output="ram_block_ESRAM[0].addr_b_in[9]">
            <delay_constant in_port="ESRAM.data_addr_control_in[323:306] ESRAM.data_addr_control_in[143:126]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[9]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[143:126]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit10" output="ram_block_ESRAM[0].addr_b_in[10]">
            <delay_constant in_port="ESRAM.data_addr_control_in[89:72] ESRAM.data_addr_control_in[143:126]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[10]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[413:396]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit11" output="ram_block_ESRAM[0].addr_b_in[11]">
            <delay_constant in_port="ESRAM.data_addr_control_in[215:198] ESRAM.data_addr_control_in[413:396]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[11]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[125:108]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit12" output="ram_block_ESRAM[0].addr_b_in[12]">
            <delay_constant in_port="ESRAM.data_addr_control_in[359:342] ESRAM.data_addr_control_in[125:108]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[12]"/>
          </complete>
          <complete input="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[305:288]" name="interconnect_partial_xbar_ESRAM_data_addr_control_in_5_bit13" output="ram_block_ESRAM[0].addr_b_in[13]">
            <delay_constant in_port="ESRAM.data_addr_control_in[251:234] ESRAM.data_addr_control_in[305:288]" max="2.01e-10" min="1.71e-10" out_port="ram_block_ESRAM[0].addr_b_in[13]"/>
          </complete>
          <direct input="ESRAM.clk_in[1:0]" name="interconnect_full_ESRAM_clk_in_1" output="ram_block_ESRAM[0].clk_in[1:0] "/>
          <direct input="ram_block_ESRAM[0].control_out[2:0] " name="interconnect_full_ESRAM_control_out_1" output="ESRAM.control_out[2:0]">
            <delay_constant in_port="ram_block_ESRAM[0].control_out[2:0] " max="5.9e-11" min="4.4e-11" out_port="ESRAM.control_out[2:0]"/>
          </direct>
        </interconnect>
      </mode>
    <fc in_type="frac" in_val="0.0275" out_type="frac" out_val="0.0375">
          <!-- Based on mux size info Startix IV has approximately the following effective Fc values:
                   Fc_in: 0.055
                   Fc_out: 0.075

               However, we allow half the pins to connect to the left side, the other half to the right side
               and all pins to connect to the top side of the LAB (3-sided architecture).

               As a result we divide the effective Fc values by 2 (since each pin can connect to two sides)
               to keep roughly the same number of switches, yielding:

                    Fc_in: 0.0275
                    Fc_out: 0.0375
               -->
      </fc>
      <pinlocations pattern="custom">
          <!-- Stratix IV is a 3 sided architecture, the blocks can connect to routing on their 
               left, top, and right.  To model this we spread the various ports around the three sides.

               We model that half the pins can connect to each adjacent vertical channel (left/right),
               and all can connect to the horizontal channels (tops). This models the fact that 
               each block pin can connect to some Vertical and some Horizontal wires in Stratix IV.
               Note that Fc_in/Fc_out have been scaled to account for this.
             -->
        <loc yoffset="7" side="left"  >ESRAM.data_addr_control_in[24:0]    ESRAM.data_out[7:0]                                     </loc>
        <loc yoffset="6" side="left"  >ESRAM.data_addr_control_in[50:25]   ESRAM.data_out[15:8]                                    </loc>
        <loc yoffset="5" side="left"  >ESRAM.data_addr_control_in[76:51]   ESRAM.data_out[22:16]                                   </loc>
        <loc yoffset="4" side="left"  >ESRAM.data_addr_control_in[102:77]  ESRAM.data_out[29:23]                                   </loc>
        <loc yoffset="3" side="left"  >ESRAM.data_addr_control_in[128:103] ESRAM.data_out[36:30]   ESRAM.control_out[0] ESRAM.clk_in[0]</loc>
        <loc yoffset="2" side="left"  >ESRAM.data_addr_control_in[154:129] ESRAM.data_out[43:37]   ESRAM.control_out[1]              </loc>
        <loc yoffset="1" side="left"  >ESRAM.data_addr_control_in[180:155] ESRAM.data_out[51:44]                                   </loc>
        <loc yoffset="0" side="left"  >ESRAM.data_addr_control_in[206:181] ESRAM.data_out[59:52]                                   </loc>

        <loc yoffset="7" side="right" >ESRAM.data_addr_control_in[232:207] ESRAM.data_out[67:60]                                   </loc>
        <loc yoffset="6" side="right" >ESRAM.data_addr_control_in[258:233] ESRAM.data_out[75:68]                                   </loc>
        <loc yoffset="5" side="right" >ESRAM.data_addr_control_in[284:259] ESRAM.data_out[82:76]                                   </loc>
        <loc yoffset="4" side="right" >ESRAM.data_addr_control_in[310:285] ESRAM.data_out[89:83]   ESRAM.control_out[2]              </loc>
        <loc yoffset="3" side="right" >ESRAM.data_addr_control_in[336:311] ESRAM.data_out[96:90]                      ESRAM.clk_in[1]</loc>
        <loc yoffset="2" side="right" >ESRAM.data_addr_control_in[362:337] ESRAM.data_out[103:97]                                  </loc>
        <loc yoffset="1" side="right" >ESRAM.data_addr_control_in[388:363] ESRAM.data_out[111:104]                                 </loc>
        <loc yoffset="0" side="right" >ESRAM.data_addr_control_in[415:389] ESRAM.data_out[119:112]                                 </loc>

        <loc yoffset="7" side="top"   >ESRAM.data_addr_control_in[51:0]    ESRAM.data_out[14:0]                                    </loc>
        <loc yoffset="6" side="top"   >ESRAM.data_addr_control_in[103:52]  ESRAM.data_out[29:15]                                   </loc>
        <loc yoffset="5" side="top"   >ESRAM.data_addr_control_in[155:104] ESRAM.data_out[44:30]   ESRAM.control_out[0]              </loc>
        <loc yoffset="4" side="top"   >ESRAM.data_addr_control_in[207:156] ESRAM.data_out[59:45]   ESRAM.control_out[1] ESRAM.clk_in[0]</loc>
        <loc yoffset="3" side="top"   >ESRAM.data_addr_control_in[259:208] ESRAM.data_out[74:60]   ESRAM.control_out[2] ESRAM.clk_in[1]</loc>
        <loc yoffset="2" side="top"   >ESRAM.data_addr_control_in[311:260] ESRAM.data_out[89:75]                                   </loc>
        <loc yoffset="1" side="top"   >ESRAM.data_addr_control_in[363:312] ESRAM.data_out[104:90]                                  </loc>
        <loc yoffset="0" side="top"   >ESRAM.data_addr_control_in[415:364] ESRAM.data_out[119:105]                                 </loc>

        <loc yoffset="7" side="bottom"></loc>
        <loc yoffset="6" side="bottom"></loc>
        <loc yoffset="5" side="bottom"></loc>
        <loc yoffset="4" side="bottom"></loc>
        <loc yoffset="3" side="bottom"></loc>
        <loc yoffset="2" side="bottom"></loc>
        <loc yoffset="1" side="bottom"></loc>
        <loc yoffset="0" side="bottom"></loc>
      </pinlocations>
    </pb_type>
  </complexblocklist>
  <switchblocklist>
      <!-- Stratix IV uses a uni-directional routing architecture with a Driver Input Mux (DIM) size of 12 (i.e.
           each wire can be driven by one of 12 block/outputs or wires) for the L4s.
           
           In the Stratix IV architecture the long wires (L16 here) are accessible only from the short wires,
           and are not connected to the block pins (i.e. connection blocks). Furthermore, they only connect
           to switch blocks every 4 LABs (to avoid expensive deep via stacks).
           We approximate the L16 DIM size as 40:1 (in reality it is a pair of 20:1 (?) muxes with a 2:1 swap mux
           in front, which has nearly the same connectivity as a full 40:1).

           L4 wires
           ================
           At a channel width of 300 there are 260 L4/L4prime wires. At an effective Fc_out of 0.075
           and 40 LAB outputs this yeilds:

                40 * 2 = 80 outputs per channel  [2 LABs per-channel]

                80 * 0.075 = 6 outputs drive each L4 wire [output connection block]

           This leaves:

                12 - 6 = 6 inputs to the DIMs from other routing wires [switch block]

           Since L4s connect at every switch block, there are:

                260 L16 wires per channel + direction which can drive wires at a particular switchblock
                (via switchpoints 0, 1, 2, 3)

           And for each direction (260 wires) only:

               260 / 4 = 65 wires starting/ending per channel + direction at each switch block
               (i.e. from each direction, north/south/east/west, there are 32 L4s starting, and 32 L4s ending; + 1 wire for the 65th)

           Which we allocate as follows:

                L4
                =====
                straight-through connection: 2 (from L4 or L16)
                clock-wise turn            : 2 (from L4 or L16)
                counter-clock-wise turn    : 2 (from L4 or L16)

           L16 wires
           =========
           At a channel width of 300 there are 40 L16 wires (20 in each direction), which do not connect to the input/output connection blocks.
           This leaves 40 inputs to the DIM to select from routing wires (long wires use larger DIMs to improve reachability,
           the area cost is relatively small since they are so rare).

           Since L16s only connect at every 4th switch block there are:

                40 / 4 = 10 L16 wires per channel (5 in each direction) which can drive wires at a particular switchblock
                (via switchpoints 0, 4, 8, 12)

           And for each direction (20 wires) only:

               40 / 16 = 2.25 => 2 wires starting/ending per channel + direction at each switch block
               (i.e. from each direction, north/south/east/west, there is one L16 starting, and one L16 ending)
           
           We assign the 40 DIM inputs as follows:

                L16
                =====
                straight-through connection:  3 (from L16)
                straight-through connection: 11 (from L4)
                clock-wise turn            :  3 (from L16)
                clock-wise turn            : 10 (from L4)
                counter clock-wise turn    :  3 (from L16)
                counter clock-wise turn    : 10 (from L4)

           Switch pattern
           ==============
           This switch block is based on the Wilton switch block (see Page 103 of Steve Wilton's PhD Thesis
           "Architecture and Algorithms for Field-Programmable Gate Arrays with Embedded Memory", 1997):

                left-to-top: W - t
                top-to-right: t + 1
                right-to-bottom: 2*W - 2 - t
                bottom-to-left: t + 1
                left-to-right: t
                top-to-bottom: t

           Since Wilton assumed bidirection routing (while we use unidirectional routing),
           we mirror the clock-wise turns to match the conter-clock-wise specification.
           -->
      <switchblock name="wilton_turn_clockwise_core" type="unidir">
          <switchblock_location type="CORE"/>
          <switchfuncs>
              <!-- Clock-wise turns -->
              <func type="tl" formula="W-t"/>     <!-- top to left -->
              <func type="rt" formula="t+1"/>     <!-- right to top -->
              <func type="br" formula="2*W-2-t"/> <!-- bottom to right -->
              <func type="lb" formula="t+1"/>     <!-- left to bottom -->
          </switchfuncs>
          <!-- L16 drivers -->
          <wireconn num_conns="3*to" from_type="L16" from_switchpoint="0,12,8,4" to_type="L16" to_switchpoint="0"/>
          <wireconn num_conns="10*to" from_type="L4" from_switchpoint="0" to_type="L16" to_switchpoint="0"/>

          <!-- L4 drivers

               Driving from L16 (few) to L4 (many) preferr driving from end-point of L16, although since there are many they will
               all be multiply connected.
               
               Driving from L4 (many) to L4 (many) shuffle the switchpoints so the L4's are driven from a variety of switchpoints.
               Since the actual number L4s starting/ending are equal, using 'fixed' from_order would mean only switchpoint 0 -> 0
               connections. A 'shuffled' order will mix-up the from switchpoints for more diversity.
               -->
          <wireconn num_conns="2*to" from_order="shuffled">
              <from type="L16" switchpoint="0,12,8,4"/>
              <from type="L4" switchpoint="0,1,2,3"/>
              <to type="L4" switchpoint="0"/>
          </wireconn>
      </switchblock>

      <switchblock name="wilton_turn_counter_clockwise_core" type="unidir">
          <switchblock_location type="CORE"/>
          <switchfuncs>
              <!-- Counter-clock-wise turns -->
              <func type="lt" formula="W-t"/>     <!-- left to top -->
              <func type="tr" formula="t+1"/>     <!-- top to right -->
              <func type="rb" formula="2*W-2-t"/> <!-- right to bottom -->
              <func type="bl" formula="t+1"/>     <!-- bottom to left -->
          </switchfuncs>
          <!-- L16 drivers -->
          <wireconn num_conns="3*to" from_type="L16" from_switchpoint="0,12,8,4" to_type="L16" to_switchpoint="0"/>
          <wireconn num_conns="10*to" from_type="L4" from_switchpoint="0" to_type="L16" to_switchpoint="0"/>
          <wireconn num_conns="2*to" from_order="shuffled">
              <from type="L16" switchpoint="0,12,8,4"/>
              <from type="L4" switchpoint="0,1,2,3"/>
              <to type="L4" switchpoint="0"/>
          </wireconn>
      </switchblock>


      <switchblock name="wilton_straight" type="unidir">
          <switchblock_location type="EVERYWHERE"/>
          <switchfuncs>
              <!-- Straight -->
              <func type="lr" formula="t"/> <!-- left to right -->
              <func type="tb" formula="t"/> <!-- top to bottom -->
              <func type="rl" formula="t"/> <!-- right to left -->
              <func type="bt" formula="t"/> <!-- bottom to top -->
          </switchfuncs>
          <wireconn num_conns="3*to" from_type="L16" from_switchpoint="0,12,8,4" to_type="L16" to_switchpoint="0"/>
          <wireconn num_conns="11*to" from_type="L4" from_switchpoint="0,3,2,1" to_type="L16" to_switchpoint="0"/>

          <!-- L4 Drivers -->
          <wireconn num_conns="2*to" from_order="shuffled">
              <from type="L16" switchpoint="0,12,8,4"/>
              <from type="L4" switchpoint="0"/>
              <to type="L4" switchpoint="0"/>
          </wireconn>
      </switchblock>

      <switchblock name="wilton_straight_corner" type="unidir">
          <!-- Same as wilton straight, but turning around a corner -->
          <switchblock_location type="CORNER"/>
          <switchfuncs>
              <!-- Counter-clock-wise turns -->
              <func type="lt" formula="t"/> <!-- left to top -->
              <func type="tr" formula="t"/> <!-- top to right -->
              <func type="rb" formula="t"/> <!-- right to bottom -->
              <func type="bl" formula="t"/> <!-- bottom to left -->

              <!-- Clock-wise turns -->
              <func type="tl" formula="t"/> <!-- top to left -->
              <func type="rt" formula="t"/> <!-- right to top -->
              <func type="br" formula="t"/> <!-- bottom to right -->
              <func type="lb" formula="t"/> <!-- left to bottom -->
          </switchfuncs>
          <!-- L16 Drivers -->
          <wireconn num_conns="3*to" from_type="L16" from_switchpoint="0,12,8,4" to_type="L16" to_switchpoint="0"/>
          <wireconn num_conns="11*to" from_type="L4" from_switchpoint="0,3,2,1" to_type="L16" to_switchpoint="0"/>

          <!-- L4 Drivers -->
          <wireconn num_conns="2*to" from_order="shuffled">
              <from type="L16" switchpoint="0,12,8,4"/>
              <from type="L4" switchpoint="0"/>
              <to type="L4" switchpoint="0"/>
          </wireconn>
      </switchblock>

      <switchblock name="wilton_turn_fringe" type="unidir">
          <!-- Non-corner perimeter SBs -->
          <switchblock_location type="FRINGE"/>
          <switchfuncs>
              <!-- Counter-clock-wise turns -->
              <func type="lt" formula="W-t"/>     <!-- left to top -->
              <func type="tr" formula="t+1"/>     <!-- top to right -->
              <func type="rb" formula="2*W-2-t"/> <!-- right to bottom -->
              <func type="bl" formula="t+1"/>     <!-- bottom to left -->

              <!-- Clock-wise turns -->
              <func type="tl" formula="W-t"/>     <!-- top to left -->
              <func type="rt" formula="t+1"/>     <!-- right to top -->
              <func type="br" formula="2*W-2-t"/> <!-- bottom to right -->
              <func type="lb" formula="t+1"/>     <!-- left to bottom -->
          </switchfuncs>
          <!-- We use 'max' style connections here to ensure there are no dangling wires, otherwise like core turns -->
          <!-- L16 drivers -->
          <wireconn num_conns="3*max(from,to)" from_type="L16" from_switchpoint="0,12,8,4" to_type="L16" to_switchpoint="0"/>
          <wireconn num_conns="21*max(from,to)" from_type="L4" from_switchpoint="0" to_type="L16" to_switchpoint="0"/>

          <!-- L4 drivers -->
          <wireconn num_conns="1*max(from,to)" from_type="L16" from_switchpoint="0,12,8,4" from_order="fixed" to_type="L4" to_switchpoint="0"/>
          <wireconn num_conns="1*max(from,to)" from_type="L4" from_switchpoint="0,1,2,3" from_order="shuffled" to_type="L4" to_switchpoint="0"/>
      </switchblock>

  </switchblocklist>

</architecture>
