* ******************************************************************************

* iCEcube Router

* Version:            2013.12.25022

* Build Date:         Dec 18 2013 15:17:50

* File Generated:     Mar 6 2014 12:15:14

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U0.clk_count_iZ0Z_0
T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g0_5
T_3_19_wire_logic_cluster/lc_4/in_3

T_3_18_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g2_5
T_2_18_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g2_5
T_2_18_wire_logic_cluster/lc_0/in_3

T_3_18_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g0_5
T_3_17_wire_logic_cluster/lc_6/in_3

T_3_18_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g0_5
T_3_17_wire_logic_cluster/lc_2/in_3

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_4/in_0

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_3/in_3

End 

Net : U0.init_fsm_states_i_RNIM3PV5Z0Z_9
T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g1_7
T_3_18_input_2_4
T_3_18_wire_logic_cluster/lc_4/in_2

End 

Net : U0.N_196
T_3_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g0_0
T_4_18_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g0_0
T_4_18_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_15_sp4_v_t_40
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_6/in_3

T_3_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g0_0
T_4_18_wire_logic_cluster/lc_5/in_1

End 

Net : U0.reset_clk_counter_i_0_i_0_2
T_3_17_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g0_7
T_3_18_wire_logic_cluster/lc_7/in_0

End 

Net : U0.reset_clk_counter_i_0_i_0_0
T_4_18_wire_logic_cluster/lc_7/out
T_3_17_lc_trk_g3_7
T_3_17_wire_logic_cluster/lc_7/in_3

End 

Net : U0.clk_count_iZ0Z_3
T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g3_2
T_3_18_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g0_2
T_3_19_input_2_4
T_3_19_wire_logic_cluster/lc_4/in_2

T_3_18_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g0_2
T_3_17_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g0_2
T_3_18_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_3_14_sp4_v_t_41
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g0_2
T_3_17_wire_logic_cluster/lc_4/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g0_2
T_2_19_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g3_2
T_3_18_wire_logic_cluster/lc_2/in_1

End 

Net : U0.clk_count_iZ0Z_2
T_3_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g0_4
T_3_18_input_2_0
T_3_18_wire_logic_cluster/lc_0/in_2

T_3_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g0_4
T_3_18_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g1_4
T_3_19_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g3_4
T_2_18_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_2/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_4_18_lc_trk_g1_4
T_4_18_wire_logic_cluster/lc_6/in_3

T_3_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g1_4
T_3_18_wire_logic_cluster/lc_4/in_3

End 

Net : U0.clk_count_iZ0Z_1
T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g0_3
T_3_18_wire_logic_cluster/lc_0/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_4/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g1_3
T_3_17_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g3_3
T_2_18_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g1_3
T_3_17_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g3_3
T_4_19_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_3_14_sp4_v_t_43
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g3_3
T_2_18_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g3_3
T_4_19_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g0_3
T_2_19_wire_logic_cluster/lc_0/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g0_3
T_3_18_wire_logic_cluster/lc_3/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g0_3
T_3_18_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g0_3
T_3_18_wire_logic_cluster/lc_2/in_3

End 

Net : U0.init_fsm_states_iZ0Z_0
T_5_21_wire_logic_cluster/lc_2/out
T_5_18_sp4_v_t_44
T_2_18_sp4_h_l_3
T_4_18_lc_trk_g3_6
T_4_18_input_2_7
T_4_18_wire_logic_cluster/lc_7/in_2

T_5_21_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g3_2
T_5_21_wire_logic_cluster/lc_5/in_0

T_5_21_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g3_2
T_5_21_wire_logic_cluster/lc_2/in_3

End 

Net : U0.init_fsm_states_iZ0Z_9
T_3_21_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_38
T_4_18_sp4_h_l_3
T_4_18_lc_trk_g0_6
T_4_18_wire_logic_cluster/lc_7/in_3

T_3_21_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_38
T_3_19_lc_trk_g3_6
T_3_19_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_0/in_0

T_3_21_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_6/in_3

T_3_21_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_38
T_4_18_sp4_h_l_3
T_6_18_lc_trk_g3_6
T_6_18_wire_logic_cluster/lc_6/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g2_7
T_3_21_wire_logic_cluster/lc_4/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_3_16_sp12_v_t_22
T_3_18_lc_trk_g3_5
T_3_18_wire_logic_cluster/lc_7/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_5/in_0

T_3_21_wire_logic_cluster/lc_7/out
T_2_20_lc_trk_g3_7
T_2_20_wire_logic_cluster/lc_7/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_4_22_lc_trk_g3_7
T_4_22_wire_logic_cluster/lc_7/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g2_7
T_3_21_wire_logic_cluster/lc_6/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_2_21_sp4_h_l_6
T_1_17_sp4_v_t_43
T_1_19_lc_trk_g3_6
T_1_19_wire_logic_cluster/lc_6/in_3

T_3_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_47
T_4_16_sp4_v_t_36
T_4_17_lc_trk_g2_4
T_4_17_wire_logic_cluster/lc_3/in_3

T_3_21_wire_logic_cluster/lc_7/out
T_2_21_sp4_h_l_6
T_1_21_lc_trk_g0_6
T_1_21_wire_logic_cluster/lc_7/in_3

T_3_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_47
T_4_23_lc_trk_g0_7
T_4_23_wire_logic_cluster/lc_6/in_3

T_3_21_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g2_7
T_3_21_wire_logic_cluster/lc_7/in_0

End 

Net : U0.N_176_1
T_3_17_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g0_1
T_3_18_wire_logic_cluster/lc_6/in_1

T_3_17_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g2_1
T_3_17_wire_logic_cluster/lc_4/in_3

End 

Net : U0.reset_clk_counter_i_0_i_0_1_0_cascade_
T_3_18_wire_logic_cluster/lc_6/ltout
T_3_18_wire_logic_cluster/lc_7/in_2

End 

Net : U0.N_67
T_3_18_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g1_1
T_3_17_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g0_1
T_2_19_wire_logic_cluster/lc_0/in_1

End 

Net : U0.N_202
T_4_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g2_3
T_3_18_wire_logic_cluster/lc_6/in_3

End 

Net : refresh_req_iZ0
T_4_17_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g0_4
T_4_16_wire_logic_cluster/lc_7/in_1

T_4_17_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_wire_logic_cluster/lc_6/in_0

T_4_17_wire_logic_cluster/lc_4/out
T_4_16_sp4_v_t_40
T_4_20_lc_trk_g0_5
T_4_20_wire_logic_cluster/lc_0/in_3

T_4_17_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_37
T_0_19_span4_horz_5
T_2_19_lc_trk_g2_5
T_2_19_wire_logic_cluster/lc_3/in_0

End 

Net : U0.N_74
T_4_16_wire_logic_cluster/lc_5/out
T_4_15_sp4_v_t_42
T_3_17_lc_trk_g0_7
T_3_17_wire_logic_cluster/lc_4/in_1

T_4_16_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g0_5
T_4_17_wire_logic_cluster/lc_2/in_3

End 

Net : U0.cmd_fsm_states_i_ns_i_1_0
T_3_17_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g2_4
T_3_17_input_2_0
T_3_17_wire_logic_cluster/lc_0/in_2

End 

Net : U0.N_70
T_4_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_5/in_3

End 

Net : o_init_done_c
T_4_17_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_7/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_6/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_17_sp4_h_l_11
T_3_17_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_3/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_17_sp4_h_l_11
T_0_17_span4_horz_22
T_2_17_lc_trk_g2_6
T_2_17_wire_logic_cluster/lc_1/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_16_sp12_v_t_22
T_4_25_lc_trk_g3_6
T_4_25_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_4/in_1

T_4_17_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g3_3
T_5_18_input_2_4
T_5_18_wire_logic_cluster/lc_4/in_2

T_4_17_wire_logic_cluster/lc_3/out
T_4_16_sp12_v_t_22
T_0_28_span12_horz_17
T_0_28_lc_trk_g0_1
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : U0.cmd_fsm_states_iZ0Z_18
T_4_18_wire_logic_cluster/lc_6/out
T_4_18_lc_trk_g1_6
T_4_18_wire_logic_cluster/lc_7/in_0

T_4_18_wire_logic_cluster/lc_6/out
T_4_18_lc_trk_g1_6
T_4_18_wire_logic_cluster/lc_0/in_3

T_4_18_wire_logic_cluster/lc_6/out
T_4_12_sp12_v_t_23
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_7/in_0

T_4_18_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g2_6
T_3_17_wire_logic_cluster/lc_3/in_3

T_4_18_wire_logic_cluster/lc_6/out
T_4_18_lc_trk_g1_6
T_4_18_wire_logic_cluster/lc_4/in_1

T_4_18_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_44
T_0_17_span4_horz_3
T_2_17_lc_trk_g3_3
T_2_17_wire_logic_cluster/lc_7/in_3

T_4_18_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_44
T_3_20_lc_trk_g3_4
T_3_20_wire_logic_cluster/lc_5/in_0

T_4_18_wire_logic_cluster/lc_6/out
T_4_18_lc_trk_g2_6
T_4_18_wire_logic_cluster/lc_6/in_0

T_4_18_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g1_6
T_5_18_wire_logic_cluster/lc_6/in_1

End 

Net : U0.reset_clk_counter_i_0_i_0_4
T_3_19_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g1_3
T_3_18_wire_logic_cluster/lc_7/in_3

End 

Net : U0.cmd_fsm_states_i31
T_3_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g0_4
T_3_19_wire_logic_cluster/lc_3/in_3

T_3_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_8
T_8_19_sp4_h_l_11
T_7_19_lc_trk_g1_3
T_7_19_wire_logic_cluster/lc_1/in_3

T_3_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_8
T_6_19_lc_trk_g3_5
T_6_19_wire_logic_cluster/lc_4/in_0

T_3_19_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_41
T_3_21_lc_trk_g3_1
T_3_21_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g0_4
T_3_20_wire_logic_cluster/lc_1/in_3

T_3_19_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_41
T_3_21_lc_trk_g3_1
T_3_21_wire_logic_cluster/lc_7/in_3

T_3_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_8
T_6_19_lc_trk_g3_5
T_6_19_wire_logic_cluster/lc_3/in_3

T_3_19_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_41
T_3_21_lc_trk_g3_1
T_3_21_wire_logic_cluster/lc_1/in_3

T_3_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g0_4
T_3_19_wire_logic_cluster/lc_6/in_0

T_3_19_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g0_4
T_3_20_wire_logic_cluster/lc_4/in_0

T_3_19_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g2_4
T_2_18_wire_logic_cluster/lc_7/in_1

T_3_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g0_4
T_3_19_input_2_0
T_3_19_wire_logic_cluster/lc_0/in_2

T_3_19_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g0_4
T_3_20_wire_logic_cluster/lc_3/in_3

End 

Net : U0.N_65
T_3_17_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g1_5
T_3_17_wire_logic_cluster/lc_2/in_0

T_3_17_wire_logic_cluster/lc_5/out
T_4_13_sp4_v_t_46
T_4_15_lc_trk_g3_3
T_4_15_wire_logic_cluster/lc_7/in_3

End 

Net : U0.cmd_fsm_states_i_RNIP0602Z0Z_18
T_4_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_6/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g3_4
T_5_17_wire_logic_cluster/lc_4/in_3

End 

Net : U0.N_197
T_3_17_wire_logic_cluster/lc_2/out
T_4_18_lc_trk_g3_2
T_4_18_wire_logic_cluster/lc_4/in_3

T_3_17_wire_logic_cluster/lc_2/out
T_4_18_lc_trk_g3_2
T_4_18_wire_logic_cluster/lc_6/in_1

End 

Net : U0.cmd_fsm_states_i62_cascade_
T_3_17_wire_logic_cluster/lc_6/ltout
T_3_17_wire_logic_cluster/lc_7/in_2

End 

Net : U0.N_65_cascade_
T_3_17_wire_logic_cluster/lc_5/ltout
T_3_17_wire_logic_cluster/lc_6/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_4
T_2_19_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_43
T_3_17_lc_trk_g2_3
T_3_17_wire_logic_cluster/lc_1/in_0

T_2_19_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_1/in_1

End 

Net : U0.init_fsm_states_iZ0Z_4
T_6_19_wire_logic_cluster/lc_5/out
T_7_17_sp4_v_t_38
T_4_17_sp4_h_l_9
T_3_17_lc_trk_g0_1
T_3_17_wire_logic_cluster/lc_7/in_0

T_6_19_wire_logic_cluster/lc_5/out
T_7_17_sp4_v_t_38
T_4_17_sp4_h_l_9
T_5_17_lc_trk_g2_1
T_5_17_wire_logic_cluster/lc_0/in_1

T_6_19_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_5/in_1

End 

Net : U0.init_fsm_states_iZ0Z_6
T_3_15_wire_logic_cluster/lc_1/out
T_3_13_sp4_v_t_47
T_4_17_sp4_h_l_4
T_3_17_lc_trk_g0_4
T_3_17_wire_logic_cluster/lc_7/in_1

T_3_15_wire_logic_cluster/lc_1/out
T_3_13_sp4_v_t_47
T_3_17_sp4_v_t_43
T_4_21_sp4_h_l_6
T_5_21_lc_trk_g2_6
T_5_21_wire_logic_cluster/lc_7/in_1

T_3_15_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g3_1
T_3_15_wire_logic_cluster/lc_1/in_1

End 

Net : U0.cmd_fsm_states_iZ0Z_21
T_2_19_wire_logic_cluster/lc_6/out
T_3_16_sp4_v_t_37
T_3_17_lc_trk_g2_5
T_3_17_input_2_1
T_3_17_wire_logic_cluster/lc_1/in_2

T_2_19_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g3_6
T_2_19_wire_logic_cluster/lc_6/in_3

End 

Net : U0.N_197_cascade_
T_3_17_wire_logic_cluster/lc_2/ltout
T_3_17_wire_logic_cluster/lc_3/in_2

End 

Net : U0.N_179_cascade_
T_3_17_wire_logic_cluster/lc_3/ltout
T_3_17_wire_logic_cluster/lc_4/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_9
T_1_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_4
T_4_16_lc_trk_g2_1
T_4_16_wire_logic_cluster/lc_5/in_0

T_1_16_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g2_2
T_2_17_wire_logic_cluster/lc_3/in_3

T_1_16_wire_logic_cluster/lc_2/out
T_1_15_sp4_v_t_36
T_1_19_lc_trk_g0_1
T_1_19_wire_logic_cluster/lc_6/in_1

T_1_16_wire_logic_cluster/lc_2/out
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_2/in_1

End 

Net : U0.cmd_fsm_states_iZ0Z_2
T_3_21_wire_logic_cluster/lc_0/out
T_3_21_lc_trk_g1_0
T_3_21_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g1_0
T_4_21_wire_logic_cluster/lc_0/in_3

T_3_21_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g2_0
T_4_20_wire_logic_cluster/lc_3/in_1

T_3_21_wire_logic_cluster/lc_0/out
T_3_21_lc_trk_g1_0
T_3_21_wire_logic_cluster/lc_5/in_0

T_3_21_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g3_0
T_2_20_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_0/out
T_4_17_sp4_v_t_36
T_4_18_lc_trk_g3_4
T_4_18_wire_logic_cluster/lc_5/in_0

End 

Net : U0.N_532_i_0
T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_17_sp4_v_t_39
T_2_13_sp4_v_t_39
T_3_13_sp4_h_l_7
T_2_13_sp4_v_t_42
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_17_sp4_v_t_39
T_2_13_sp4_v_t_39
T_3_13_sp4_h_l_7
T_2_13_sp4_v_t_42
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_17_sp4_v_t_39
T_2_13_sp4_v_t_39
T_3_13_sp4_h_l_7
T_0_13_span4_horz_31
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_6/cen

T_3_21_wire_logic_cluster/lc_2/out
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_7/in_1

T_3_21_wire_logic_cluster/lc_2/out
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_5/in_3

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_17_sp4_v_t_39
T_2_13_sp4_v_t_39
T_3_13_sp4_h_l_7
T_3_13_lc_trk_g0_2
T_3_13_wire_logic_cluster/lc_1/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_17_sp4_v_t_39
T_2_13_sp4_v_t_39
T_3_13_sp4_h_l_7
T_3_13_lc_trk_g0_2
T_3_13_wire_logic_cluster/lc_1/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_17_sp4_v_t_39
T_2_13_sp4_v_t_39
T_3_13_sp4_h_l_7
T_3_13_lc_trk_g0_2
T_3_13_wire_logic_cluster/lc_1/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_17_sp4_v_t_39
T_2_13_sp4_v_t_39
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_1/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_19_sp12_v_t_23
T_3_31_sp12_v_t_23
T_3_29_sp4_v_t_47
T_3_31_lc_trk_g2_2
T_3_31_wire_logic_cluster/lc_2/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_19_sp12_v_t_23
T_3_31_sp12_v_t_23
T_3_29_sp4_v_t_47
T_3_31_lc_trk_g2_2
T_3_31_wire_logic_cluster/lc_2/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_19_sp12_v_t_23
T_3_31_sp12_v_t_23
T_3_29_sp4_v_t_47
T_3_31_lc_trk_g2_2
T_3_31_wire_logic_cluster/lc_2/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_19_sp12_v_t_23
T_4_31_sp12_h_l_0
T_4_31_lc_trk_g1_3
T_4_31_wire_logic_cluster/lc_4/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_19_sp12_v_t_23
T_4_31_sp12_h_l_0
T_4_31_lc_trk_g1_3
T_4_31_wire_logic_cluster/lc_4/cen

T_3_21_wire_logic_cluster/lc_2/out
T_4_17_sp4_v_t_40
T_0_17_span4_horz_5
T_2_17_lc_trk_g2_5
T_2_17_wire_logic_cluster/lc_4/in_3

T_3_21_wire_logic_cluster/lc_2/out
T_4_22_lc_trk_g3_2
T_4_22_wire_logic_cluster/lc_7/in_0

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_21_sp4_v_t_38
T_1_23_lc_trk_g1_3
T_1_23_wire_logic_cluster/lc_0/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_sp4_h_l_9
T_2_21_sp4_v_t_38
T_1_23_lc_trk_g1_3
T_1_23_wire_logic_cluster/lc_0/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_20_sp4_v_t_36
T_0_24_span4_horz_19
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

T_3_21_wire_logic_cluster/lc_2/out
T_3_19_sp12_v_t_23
T_3_30_lc_trk_g3_3
T_3_30_wire_logic_cluster/lc_0/cen

T_3_21_wire_logic_cluster/lc_2/out
T_4_20_sp4_v_t_37
T_4_23_lc_trk_g0_5
T_4_23_wire_logic_cluster/lc_6/in_1

End 

Net : U0.reset_clk_counter_i_0_i_a2_0_0_cascade_
T_3_19_wire_logic_cluster/lc_2/ltout
T_3_19_wire_logic_cluster/lc_3/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_13
T_3_20_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_46
T_3_19_lc_trk_g3_3
T_3_19_wire_logic_cluster/lc_2/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g2_3
T_3_20_wire_logic_cluster/lc_0/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g2_3
T_3_20_wire_logic_cluster/lc_3/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g2_3
T_3_20_input_2_5
T_3_20_wire_logic_cluster/lc_5/in_2

End 

Net : U0.reset_clk_counter_i_0_i_o2_0_2_cascade_
T_3_19_wire_logic_cluster/lc_1/ltout
T_3_19_wire_logic_cluster/lc_2/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_16
T_3_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g1_6
T_3_19_wire_logic_cluster/lc_1/in_0

T_3_19_wire_logic_cluster/lc_6/out
T_4_18_sp4_v_t_45
T_4_14_sp4_v_t_41
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_7/in_1

T_3_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g1_6
T_3_19_wire_logic_cluster/lc_6/in_3

End 

Net : U0.cmd_fsm_states_i_ns_i_o2_1_1_0
T_4_17_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g3_2
T_3_17_wire_logic_cluster/lc_0/in_3

End 

Net : U0.cmd_fsm_states_iZ0Z_15
T_3_20_wire_logic_cluster/lc_4/out
T_3_18_sp4_v_t_37
T_3_19_lc_trk_g2_5
T_3_19_wire_logic_cluster/lc_2/in_1

T_3_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g1_4
T_3_20_wire_logic_cluster/lc_0/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g1_4
T_3_20_wire_logic_cluster/lc_4/in_1

End 

Net : U0.cmd_fsm_states_iZ0Z_12
T_3_19_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g1_5
T_3_19_wire_logic_cluster/lc_1/in_1

T_3_19_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g0_5
T_4_19_wire_logic_cluster/lc_4/in_3

T_3_19_wire_logic_cluster/lc_5/out
T_3_18_sp4_v_t_42
T_3_21_lc_trk_g1_2
T_3_21_wire_logic_cluster/lc_1/in_0

T_3_19_wire_logic_cluster/lc_5/out
T_3_18_sp4_v_t_42
T_3_21_lc_trk_g1_2
T_3_21_wire_logic_cluster/lc_0/in_3

T_3_19_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g1_5
T_3_19_wire_logic_cluster/lc_5/in_3

End 

Net : U0.cmd_fsm_states_iZ0Z_5
T_3_21_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g2_1
T_3_21_wire_logic_cluster/lc_2/in_1

T_3_21_wire_logic_cluster/lc_1/out
T_4_21_lc_trk_g0_1
T_4_21_wire_logic_cluster/lc_0/in_1

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp12_v_t_22
T_3_27_sp4_v_t_36
T_4_31_sp4_h_l_7
T_4_31_lc_trk_g0_2
T_4_31_wire_logic_cluster/lc_6/in_0

T_3_21_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g1_1
T_3_21_wire_logic_cluster/lc_5/in_1

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp12_v_t_22
T_3_27_sp4_v_t_36
T_4_31_sp4_h_l_7
T_4_31_lc_trk_g0_2
T_4_31_wire_logic_cluster/lc_1/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp12_v_t_22
T_3_27_sp4_v_t_36
T_3_31_lc_trk_g0_1
T_3_31_wire_logic_cluster/lc_1/in_0

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp12_v_t_22
T_3_27_sp4_v_t_36
T_3_31_lc_trk_g0_1
T_3_31_wire_logic_cluster/lc_3/in_0

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp12_v_t_22
T_3_27_sp4_v_t_36
T_3_31_lc_trk_g0_1
T_3_31_wire_logic_cluster/lc_2/in_1

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp12_v_t_22
T_3_21_sp4_v_t_42
T_2_24_lc_trk_g3_2
T_2_24_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_39
T_3_13_sp4_v_t_40
T_0_13_span4_horz_22
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_7/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_39
T_3_13_sp4_v_t_40
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_1/in_0

T_3_21_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_39
T_3_13_sp4_v_t_40
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_3/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_39
T_3_13_sp4_v_t_40
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_10_sp12_v_t_22
T_3_13_lc_trk_g3_2
T_3_13_wire_logic_cluster/lc_5/in_0

T_3_21_wire_logic_cluster/lc_1/out
T_3_19_sp4_v_t_47
T_0_23_span4_horz_14
T_1_23_lc_trk_g2_3
T_1_23_wire_logic_cluster/lc_4/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_19_sp4_v_t_47
T_0_23_span4_horz_14
T_1_23_lc_trk_g2_3
T_1_23_wire_logic_cluster/lc_0/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_10_sp12_v_t_22
T_3_13_lc_trk_g3_2
T_3_13_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_10_sp12_v_t_22
T_3_13_lc_trk_g3_2
T_3_13_wire_logic_cluster/lc_0/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_18_sp12_v_t_22
T_3_30_lc_trk_g2_1
T_3_30_wire_logic_cluster/lc_4/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_39
T_3_19_lc_trk_g3_2
T_3_19_wire_logic_cluster/lc_6/in_1

End 

Net : U0.read_req_cnt_ie_0_i
T_4_19_wire_logic_cluster/lc_6/out
T_5_16_sp4_v_t_37
T_2_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_3/cen

T_4_19_wire_logic_cluster/lc_6/out
T_5_16_sp4_v_t_37
T_2_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_3/cen

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

End 

Net : U0.read_data_req_iZ0
T_6_22_wire_logic_cluster/lc_5/out
T_5_22_sp4_h_l_2
T_4_18_sp4_v_t_42
T_4_19_lc_trk_g3_2
T_4_19_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_5/out
T_6_22_lc_trk_g2_5
T_6_22_wire_logic_cluster/lc_5/in_0

End 

Net : U0.cmd_fsm_states_iZ0Z_17
T_3_20_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g1_2
T_3_19_input_2_1
T_3_19_wire_logic_cluster/lc_1/in_2

T_3_20_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_2/in_0

T_3_20_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_7/in_3

T_3_20_wire_logic_cluster/lc_2/out
T_3_16_sp4_v_t_41
T_2_18_lc_trk_g0_4
T_2_18_wire_logic_cluster/lc_7/in_3

End 

Net : U0.init_fsm_states_iZ0Z_8
T_7_19_wire_logic_cluster/lc_1/out
T_7_19_sp4_h_l_7
T_3_19_sp4_h_l_10
T_3_19_lc_trk_g1_7
T_3_19_wire_logic_cluster/lc_3/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_7_17_sp4_v_t_47
T_4_21_sp4_h_l_3
T_3_21_lc_trk_g1_3
T_3_21_wire_logic_cluster/lc_7/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g3_1
T_7_19_wire_logic_cluster/lc_1/in_1

End 

Net : U0.N_79
T_4_15_wire_logic_cluster/lc_7/out
T_4_14_sp4_v_t_46
T_4_18_lc_trk_g1_3
T_4_18_input_2_6
T_4_18_wire_logic_cluster/lc_6/in_2

End 

Net : U0.read_req_cnt_rst_iZ0
T_2_18_wire_logic_cluster/lc_6/out
T_2_15_sp4_v_t_36
T_3_19_sp4_h_l_1
T_4_19_lc_trk_g3_1
T_4_19_wire_logic_cluster/lc_6/in_0

T_2_18_wire_logic_cluster/lc_6/out
T_2_15_sp4_v_t_36
T_3_19_sp4_h_l_1
T_4_19_lc_trk_g3_1
T_4_19_wire_logic_cluster/lc_3/in_3

End 

Net : U0.cmd_fsm_states_iZ0Z_7
T_3_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g2_0
T_3_19_wire_logic_cluster/lc_1/in_3

T_3_19_wire_logic_cluster/lc_0/out
T_2_18_lc_trk_g3_0
T_2_18_wire_logic_cluster/lc_2/in_3

T_3_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g2_0
T_3_19_wire_logic_cluster/lc_0/in_0

End 

Net : U0.N_88
T_3_20_wire_logic_cluster/lc_0/out
T_4_17_sp4_v_t_41
T_5_17_sp4_h_l_9
T_4_17_lc_trk_g1_1
T_4_17_wire_logic_cluster/lc_2/in_0

End 

Net : U0.N_186
T_2_18_wire_logic_cluster/lc_5/out
T_2_17_sp4_v_t_42
T_3_17_sp4_h_l_0
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_2/in_1

T_2_18_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g0_5
T_2_18_wire_logic_cluster/lc_2/in_1

End 

Net : U1.U1.lfsr_reg_iZ0Z_3
T_2_22_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_6/in_0

T_2_22_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g0_2
T_2_22_wire_logic_cluster/lc_7/in_3

End 

Net : U1.o_lfsr_64_done_RNII2021
T_2_23_wire_logic_cluster/lc_0/out
T_3_20_sp4_v_t_41
T_4_24_sp4_h_l_10
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_1/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_20_sp4_v_t_41
T_4_24_sp4_h_l_10
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_1/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_20_sp4_v_t_41
T_4_24_sp4_h_l_10
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_1/cen

T_2_23_wire_logic_cluster/lc_0/out
T_0_23_span12_horz_4
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_0_23_span12_horz_4
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_0_23_span12_horz_4
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_0_23_span12_horz_4
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_0_23_span12_horz_4
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_0_23_span12_horz_4
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_2/cen

End 

Net : U1.U1.lfsr_equal_3
T_3_22_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g1_6
T_2_23_wire_logic_cluster/lc_0/in_3

T_3_22_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g1_6
T_2_23_wire_logic_cluster/lc_1/in_0

End 

Net : U0.N_71
T_2_18_wire_logic_cluster/lc_0/out
T_2_15_sp4_v_t_40
T_2_16_lc_trk_g3_0
T_2_16_wire_logic_cluster/lc_1/in_0

End 

Net : U0.N_146
T_2_16_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g1_1
T_3_16_wire_logic_cluster/lc_6/in_0

End 

Net : U1.U1.lfsr_reg_iZ0Z_1
T_2_22_wire_logic_cluster/lc_1/out
T_3_22_lc_trk_g0_1
T_3_22_wire_logic_cluster/lc_6/in_1

T_2_22_wire_logic_cluster/lc_1/out
T_2_22_lc_trk_g2_1
T_2_22_wire_logic_cluster/lc_6/in_3

End 

Net : U1.U1.lfsr_reg_iZ0Z_4
T_2_22_wire_logic_cluster/lc_7/out
T_3_22_lc_trk_g1_7
T_3_22_input_2_6
T_3_22_wire_logic_cluster/lc_6/in_2

T_2_22_wire_logic_cluster/lc_7/out
T_2_22_lc_trk_g1_7
T_2_22_wire_logic_cluster/lc_4/in_0

T_2_22_wire_logic_cluster/lc_7/out
T_2_22_lc_trk_g1_7
T_2_22_wire_logic_cluster/lc_5/in_3

End 

Net : U0.N_126
T_4_20_wire_logic_cluster/lc_7/out
T_4_19_sp4_v_t_46
T_4_22_lc_trk_g1_6
T_4_22_wire_logic_cluster/lc_5/in_0

End 

Net : U0.N_160
T_4_20_wire_logic_cluster/lc_5/out
T_4_19_sp4_v_t_42
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_5/in_1

T_4_20_wire_logic_cluster/lc_5/out
T_4_19_sp4_v_t_42
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_1/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_4_19_sp4_v_t_42
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_3/in_3

End 

Net : U0.N_90
T_2_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g2_0
T_3_18_input_2_6
T_3_18_wire_logic_cluster/lc_6/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_14
T_2_17_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g1_7
T_2_17_wire_logic_cluster/lc_0/in_0

T_2_17_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g1_7
T_2_17_wire_logic_cluster/lc_2/in_0

T_2_17_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_47
T_3_20_lc_trk_g0_2
T_3_20_wire_logic_cluster/lc_3/in_1

T_2_17_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_47
T_3_20_lc_trk_g0_2
T_3_20_wire_logic_cluster/lc_5/in_3

End 

Net : U1.U1.lfsr_reg_iZ0Z_0
T_2_22_wire_logic_cluster/lc_5/out
T_3_22_lc_trk_g0_5
T_3_22_wire_logic_cluster/lc_6/in_3

T_2_22_wire_logic_cluster/lc_5/out
T_2_22_lc_trk_g1_5
T_2_22_wire_logic_cluster/lc_1/in_3

End 

Net : U0.N_78
T_4_17_wire_logic_cluster/lc_6/out
T_4_16_sp4_v_t_44
T_4_20_lc_trk_g0_1
T_4_20_wire_logic_cluster/lc_4/in_1

T_4_17_wire_logic_cluster/lc_6/out
T_4_16_sp4_v_t_44
T_0_16_span4_horz_9
T_1_16_lc_trk_g1_4
T_1_16_wire_logic_cluster/lc_2/in_3

End 

Net : U0.N_107_1
T_4_20_wire_logic_cluster/lc_4/out
T_3_21_lc_trk_g1_4
T_3_21_wire_logic_cluster/lc_0/in_1

T_4_20_wire_logic_cluster/lc_4/out
T_3_21_lc_trk_g1_4
T_3_21_input_2_1
T_3_21_wire_logic_cluster/lc_1/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_0
T_3_17_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_0/in_1

T_3_17_wire_logic_cluster/lc_0/out
T_4_17_lc_trk_g1_0
T_4_17_wire_logic_cluster/lc_6/in_1

T_3_17_wire_logic_cluster/lc_0/out
T_4_16_lc_trk_g2_0
T_4_16_wire_logic_cluster/lc_5/in_1

T_3_17_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_3/in_1

T_3_17_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_40
T_4_18_sp4_h_l_5
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_4/in_1

T_3_17_wire_logic_cluster/lc_0/out
T_3_15_sp4_v_t_45
T_2_19_lc_trk_g2_0
T_2_19_wire_logic_cluster/lc_3/in_1

T_3_17_wire_logic_cluster/lc_0/out
T_2_18_lc_trk_g0_0
T_2_18_wire_logic_cluster/lc_6/in_0

T_3_17_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_1/in_1

T_3_17_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_5/in_3

End 

Net : U0.init_fsm_states_iZ0Z_2
T_6_19_wire_logic_cluster/lc_3/out
T_4_19_sp4_h_l_3
T_3_19_lc_trk_g0_3
T_3_19_wire_logic_cluster/lc_3/in_0

T_6_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g0_3
T_6_19_wire_logic_cluster/lc_3/in_0

T_6_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g0_3
T_6_19_wire_logic_cluster/lc_4/in_3

End 

Net : U0.N_72
T_2_17_wire_logic_cluster/lc_2/out
T_2_16_sp4_v_t_36
T_2_20_lc_trk_g1_1
T_2_20_input_2_2
T_2_20_wire_logic_cluster/lc_2/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_6
T_1_16_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g2_7
T_2_17_wire_logic_cluster/lc_2/in_3

T_1_16_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g3_7
T_2_17_input_2_0
T_2_17_wire_logic_cluster/lc_0/in_2

T_1_16_wire_logic_cluster/lc_7/out
T_0_16_span4_horz_19
T_3_16_sp4_v_t_46
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_4/in_3

T_1_16_wire_logic_cluster/lc_7/out
T_2_14_sp4_v_t_42
T_2_18_lc_trk_g0_7
T_2_18_wire_logic_cluster/lc_6/in_1

End 

Net : U0.o_sdram_wen_3_0_i_a2_0_1
T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_7/in_1

End 

Net : U2.lfsr_count_match_i
T_5_26_wire_logic_cluster/lc_3/out
T_6_26_lc_trk_g0_3
T_6_26_wire_logic_cluster/lc_1/in_0

T_5_26_wire_logic_cluster/lc_3/out
T_5_27_lc_trk_g1_3
T_5_27_wire_logic_cluster/lc_1/in_3

T_5_26_wire_logic_cluster/lc_3/out
T_6_26_lc_trk_g0_3
T_6_26_wire_logic_cluster/lc_0/in_3

T_5_26_wire_logic_cluster/lc_3/out
T_6_27_lc_trk_g3_3
T_6_27_wire_logic_cluster/lc_1/in_3

End 

Net : U2.lfsr_reg_i_1
T_6_27_wire_logic_cluster/lc_1/out
T_6_25_sp4_v_t_47
T_5_26_lc_trk_g3_7
T_5_26_wire_logic_cluster/lc_5/in_3

T_6_27_wire_logic_cluster/lc_1/out
T_5_27_lc_trk_g3_1
T_5_27_wire_logic_cluster/lc_1/in_1

End 

Net : U2.lfsr_count_match_i_7
T_5_26_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_3/in_1

T_5_26_wire_logic_cluster/lc_5/out
T_6_26_lc_trk_g1_5
T_6_26_wire_logic_cluster/lc_5/in_1

T_5_26_wire_logic_cluster/lc_5/out
T_4_26_lc_trk_g3_5
T_4_26_wire_logic_cluster/lc_1/in_1

End 

Net : U0.cmd_fsm_states_iZ0Z_20
T_4_18_wire_logic_cluster/lc_5/out
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_3/in_3

T_4_18_wire_logic_cluster/lc_5/out
T_4_17_sp4_v_t_42
T_4_20_lc_trk_g0_2
T_4_20_wire_logic_cluster/lc_3/in_3

T_4_18_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_39
T_0_16_span4_horz_8
T_1_16_lc_trk_g1_5
T_1_16_wire_logic_cluster/lc_7/in_3

T_4_18_wire_logic_cluster/lc_5/out
T_4_14_sp4_v_t_47
T_3_16_lc_trk_g0_1
T_3_16_wire_logic_cluster/lc_6/in_1

T_4_18_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_4/in_1

T_4_18_wire_logic_cluster/lc_5/out
T_4_18_lc_trk_g0_5
T_4_18_input_2_5
T_4_18_wire_logic_cluster/lc_5/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_1
T_2_17_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g2_1
T_2_17_wire_logic_cluster/lc_0/in_3

T_2_17_wire_logic_cluster/lc_1/out
T_2_14_sp12_v_t_22
T_2_20_lc_trk_g2_5
T_2_20_wire_logic_cluster/lc_6/in_3

T_2_17_wire_logic_cluster/lc_1/out
T_3_17_sp4_h_l_2
T_6_17_sp4_v_t_42
T_6_18_lc_trk_g3_2
T_6_18_wire_logic_cluster/lc_6/in_3

T_2_17_wire_logic_cluster/lc_1/out
T_2_14_sp12_v_t_22
T_2_19_lc_trk_g2_6
T_2_19_input_2_0
T_2_19_wire_logic_cluster/lc_0/in_2

T_2_17_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g2_1
T_2_17_wire_logic_cluster/lc_3/in_0

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_6/in_0

T_2_17_wire_logic_cluster/lc_1/out
T_2_14_sp12_v_t_22
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_1/in_3

T_2_17_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g2_1
T_2_17_wire_logic_cluster/lc_1/in_0

End 

Net : U0.N_202_cascade_
T_4_18_wire_logic_cluster/lc_3/ltout
T_4_18_wire_logic_cluster/lc_4/in_2

End 

Net : U0.init_fsm_states_iZ0Z_7
T_5_21_wire_logic_cluster/lc_7/out
T_3_21_sp12_h_l_1
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_3/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_3_21_sp12_h_l_1
T_2_21_lc_trk_g1_1
T_2_21_wire_logic_cluster/lc_1/in_3

T_5_21_wire_logic_cluster/lc_7/out
T_3_21_sp12_h_l_1
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_6/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_5_19_sp4_v_t_43
T_6_19_sp4_h_l_11
T_7_19_lc_trk_g2_3
T_7_19_wire_logic_cluster/lc_1/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_5_18_sp4_v_t_38
T_2_22_sp4_h_l_8
T_3_22_lc_trk_g3_0
T_3_22_wire_logic_cluster/lc_2/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_5_18_sp4_v_t_38
T_6_18_sp4_h_l_3
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_3/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_5_19_sp4_v_t_43
T_5_23_lc_trk_g1_6
T_5_23_wire_logic_cluster/lc_7/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_5_19_sp4_v_t_43
T_4_23_lc_trk_g1_6
T_4_23_wire_logic_cluster/lc_1/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g1_7
T_6_21_wire_logic_cluster/lc_6/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g0_7
T_6_21_wire_logic_cluster/lc_3/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_4_22_lc_trk_g1_7
T_4_22_wire_logic_cluster/lc_1/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_4_22_lc_trk_g1_7
T_4_22_wire_logic_cluster/lc_3/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g2_7
T_4_21_wire_logic_cluster/lc_2/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g2_7
T_4_21_wire_logic_cluster/lc_4/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g2_7
T_4_21_wire_logic_cluster/lc_6/in_1

T_5_21_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g1_7
T_6_21_wire_logic_cluster/lc_5/in_1

End 

Net : U0.N_125
T_3_21_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g0_3
T_3_21_wire_logic_cluster/lc_6/in_3

End 

Net : U0.o_sdram_addr_7_u_0_2_10
T_3_21_wire_logic_cluster/lc_6/out
T_4_22_lc_trk_g2_6
T_4_22_wire_logic_cluster/lc_5/in_3

End 

Net : U0.cmd_fsm_states_iZ0Z_10
T_4_19_wire_logic_cluster/lc_7/out
T_4_18_sp4_v_t_46
T_3_21_lc_trk_g3_6
T_3_21_wire_logic_cluster/lc_3/in_0

T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_0_20_span4_horz_3
T_2_20_lc_trk_g2_3
T_2_20_wire_logic_cluster/lc_6/in_1

T_4_19_wire_logic_cluster/lc_7/out
T_4_18_sp4_v_t_46
T_3_21_lc_trk_g3_6
T_3_21_wire_logic_cluster/lc_4/in_3

T_4_19_wire_logic_cluster/lc_7/out
T_4_19_lc_trk_g2_7
T_4_19_wire_logic_cluster/lc_4/in_1

T_4_19_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_7/in_3

T_4_19_wire_logic_cluster/lc_7/out
T_4_18_sp4_v_t_46
T_4_22_lc_trk_g1_3
T_4_22_wire_logic_cluster/lc_7/in_3

T_4_19_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g3_7
T_3_19_wire_logic_cluster/lc_5/in_1

End 

Net : U0.N_532_i_0_cascade_
T_3_21_wire_logic_cluster/lc_2/ltout
T_3_21_wire_logic_cluster/lc_3/in_2

End 

Net : U0.read_req_cnt_i12_i_i
T_4_19_wire_logic_cluster/lc_3/out
T_4_19_sp4_h_l_11
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_0/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_4_19_sp4_h_l_11
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_2/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_4_19_sp4_h_l_11
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_4/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_4_19_sp4_h_l_11
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_6/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_1/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_3/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_5/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_7/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_wire_logic_cluster/lc_0/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_wire_logic_cluster/lc_1/in_1

End 

Net : U2.lfsr_reg_i_0
T_6_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g2_1
T_5_26_wire_logic_cluster/lc_5/in_0

T_6_26_wire_logic_cluster/lc_1/out
T_6_27_lc_trk_g1_1
T_6_27_wire_logic_cluster/lc_1/in_1

End 

Net : U0.cmd_fsm_states_i_ns_i_o2_1_0_0
T_2_18_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g2_2
T_3_17_wire_logic_cluster/lc_0/in_0

End 

Net : U2.lfsr_reg_i_2
T_5_27_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g1_1
T_5_26_wire_logic_cluster/lc_5/in_1

T_5_27_wire_logic_cluster/lc_1/out
T_6_26_lc_trk_g2_1
T_6_26_wire_logic_cluster/lc_0/in_1

End 

Net : U0.un1_read_data_req_i13_i_a2_0_a2_0
T_4_20_wire_logic_cluster/lc_3/out
T_4_20_sp4_h_l_11
T_7_20_sp4_v_t_41
T_6_22_lc_trk_g0_4
T_6_22_wire_logic_cluster/lc_5/in_1

End 

Net : U2.lfsr_reg_i_10
T_5_25_wire_logic_cluster/lc_4/out
T_5_26_lc_trk_g1_4
T_5_26_input_2_5
T_5_26_wire_logic_cluster/lc_5/in_2

T_5_25_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g2_4
T_6_26_wire_logic_cluster/lc_1/in_1

End 

Net : U2.lfsr_count_match_i_6
T_5_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g3_1
T_5_26_wire_logic_cluster/lc_3/in_3

T_5_26_wire_logic_cluster/lc_1/out
T_6_26_lc_trk_g1_1
T_6_26_wire_logic_cluster/lc_5/in_3

T_5_26_wire_logic_cluster/lc_1/out
T_4_26_lc_trk_g3_1
T_4_26_wire_logic_cluster/lc_1/in_3

End 

Net : U2.lfsr_reg_i_6
T_5_25_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g0_7
T_5_26_wire_logic_cluster/lc_1/in_0

T_5_25_wire_logic_cluster/lc_7/out
T_5_25_lc_trk_g1_7
T_5_25_wire_logic_cluster/lc_1/in_3

End 

Net : U0.cmd_fsm_states_iZ0Z_11
T_3_16_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_40
T_0_18_span4_horz_10
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_1/in_0

T_3_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_input_2_1
T_2_16_wire_logic_cluster/lc_1/in_2

T_3_16_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_40
T_0_18_span4_horz_10
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_6/in_3

End 

Net : U0.N_185_cascade_
T_2_18_wire_logic_cluster/lc_1/ltout
T_2_18_wire_logic_cluster/lc_2/in_2

End 

Net : U0.o_sdram_rasn_3_0_a2_0_a2_0_1_cascade_
T_2_20_wire_logic_cluster/lc_6/ltout
T_2_20_wire_logic_cluster/lc_7/in_2

End 

Net : U0.N_18
T_2_20_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g2_7
T_1_20_wire_logic_cluster/lc_1/in_0

T_2_20_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g2_7
T_1_20_wire_logic_cluster/lc_4/in_3

End 

Net : U2.lfsr_reg_i_5
T_6_26_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g3_5
T_5_26_wire_logic_cluster/lc_1/in_1

T_6_26_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g3_5
T_5_25_wire_logic_cluster/lc_7/in_3

End 

Net : U0.o_ack_RNOZ0Z_0_cascade_
T_2_17_wire_logic_cluster/lc_4/ltout
T_2_17_wire_logic_cluster/lc_5/in_2

End 

Net : U0.N_139
T_5_22_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g3_7
T_6_21_wire_logic_cluster/lc_3/in_3

End 

Net : U0.N_154
T_4_21_wire_logic_cluster/lc_0/out
T_5_22_lc_trk_g3_0
T_5_22_wire_logic_cluster/lc_2/in_3

T_4_21_wire_logic_cluster/lc_0/out
T_5_22_lc_trk_g3_0
T_5_22_wire_logic_cluster/lc_7/in_0

T_4_21_wire_logic_cluster/lc_0/out
T_4_21_sp4_h_l_5
T_6_21_lc_trk_g3_0
T_6_21_wire_logic_cluster/lc_4/in_3

T_4_21_wire_logic_cluster/lc_0/out
T_4_21_sp4_h_l_5
T_7_17_sp4_v_t_46
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_3/in_3

T_4_21_wire_logic_cluster/lc_0/out
T_4_21_sp4_h_l_5
T_6_21_lc_trk_g3_0
T_6_21_wire_logic_cluster/lc_1/in_0

T_4_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g2_0
T_4_21_wire_logic_cluster/lc_3/in_3

T_4_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g2_0
T_4_21_wire_logic_cluster/lc_5/in_3

T_4_21_wire_logic_cluster/lc_0/out
T_4_21_sp4_h_l_5
T_6_21_lc_trk_g3_0
T_6_21_wire_logic_cluster/lc_0/in_3

End 

Net : U0.cmd_fsm_states_i_ns_14
T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g2_0
T_4_18_wire_logic_cluster/lc_4/in_0

End 

Net : U0.N_121_1
T_4_22_wire_logic_cluster/lc_7/out
T_4_23_lc_trk_g1_7
T_4_23_wire_logic_cluster/lc_1/in_3

T_4_22_wire_logic_cluster/lc_7/out
T_5_23_lc_trk_g3_7
T_5_23_wire_logic_cluster/lc_7/in_3

End 

Net : U0.N_137
T_5_22_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g3_2
T_6_21_wire_logic_cluster/lc_6/in_3

End 

Net : U2.lfsr_reg_i_7
T_5_25_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g0_1
T_5_26_input_2_1
T_5_26_wire_logic_cluster/lc_1/in_2

T_5_25_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g2_1
T_5_25_wire_logic_cluster/lc_6/in_3

End 

Net : U0.cmd_fsm_states_i62
T_3_17_wire_logic_cluster/lc_6/out
T_3_17_sp4_h_l_1
T_6_17_sp4_v_t_36
T_5_21_lc_trk_g1_1
T_5_21_wire_logic_cluster/lc_7/in_3

T_3_17_wire_logic_cluster/lc_6/out
T_3_15_sp4_v_t_41
T_4_19_sp4_h_l_10
T_6_19_lc_trk_g3_7
T_6_19_wire_logic_cluster/lc_5/in_3

T_3_17_wire_logic_cluster/lc_6/out
T_2_17_sp12_h_l_0
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_0/in_3

T_3_17_wire_logic_cluster/lc_6/out
T_3_16_sp4_v_t_44
T_2_19_lc_trk_g3_4
T_2_19_wire_logic_cluster/lc_6/in_1

T_3_17_wire_logic_cluster/lc_6/out
T_3_14_sp4_v_t_36
T_3_15_lc_trk_g2_4
T_3_15_wire_logic_cluster/lc_1/in_3

End 

Net : U0.N_124_cascade_
T_3_21_wire_logic_cluster/lc_5/ltout
T_3_21_wire_logic_cluster/lc_6/in_2

End 

Net : U0.N_153_cascade_
T_3_21_wire_logic_cluster/lc_4/ltout
T_3_21_wire_logic_cluster/lc_5/in_2

End 

Net : U0.N_158
T_4_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_46
T_0_20_span4_horz_4
T_3_20_lc_trk_g2_1
T_3_20_wire_logic_cluster/lc_6/in_3

T_4_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_46
T_0_20_span4_horz_4
T_3_20_lc_trk_g2_1
T_3_20_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_46
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_7/in_3

End 

Net : U2.lfsr_reg_i_3
T_6_26_wire_logic_cluster/lc_0/out
T_5_26_lc_trk_g2_0
T_5_26_wire_logic_cluster/lc_1/in_3

T_6_26_wire_logic_cluster/lc_0/out
T_6_26_lc_trk_g1_0
T_6_26_wire_logic_cluster/lc_4/in_3

End 

Net : U0.N_78_cascade_
T_4_17_wire_logic_cluster/lc_6/ltout
T_4_17_wire_logic_cluster/lc_7/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_8
T_3_20_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g2_6
T_4_21_input_2_0
T_4_21_wire_logic_cluster/lc_0/in_2

T_3_20_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g1_6
T_4_20_wire_logic_cluster/lc_6/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g0_6
T_3_21_wire_logic_cluster/lc_3/in_3

T_3_20_wire_logic_cluster/lc_6/out
T_2_20_lc_trk_g3_6
T_2_20_wire_logic_cluster/lc_7/in_0

T_3_20_wire_logic_cluster/lc_6/out
T_2_20_lc_trk_g3_6
T_2_20_wire_logic_cluster/lc_2/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_0_17_span4_horz_18
T_2_17_lc_trk_g3_2
T_2_17_wire_logic_cluster/lc_4/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_3_19_lc_trk_g2_1
T_3_19_wire_logic_cluster/lc_0/in_3

End 

Net : U0.N_157_cascade_
T_4_20_wire_logic_cluster/lc_6/ltout
T_4_20_wire_logic_cluster/lc_7/in_2

End 

Net : U0.N_71_cascade_
T_2_18_wire_logic_cluster/lc_0/ltout
T_2_18_wire_logic_cluster/lc_1/in_2

End 

Net : U0.N_153
T_3_21_wire_logic_cluster/lc_4/out
T_4_21_sp4_h_l_8
T_6_21_lc_trk_g2_5
T_6_21_wire_logic_cluster/lc_0/in_1

T_3_21_wire_logic_cluster/lc_4/out
T_4_21_sp4_h_l_8
T_6_21_lc_trk_g2_5
T_6_21_wire_logic_cluster/lc_6/in_1

T_3_21_wire_logic_cluster/lc_4/out
T_4_21_sp4_h_l_8
T_6_21_lc_trk_g3_5
T_6_21_wire_logic_cluster/lc_3/in_1

T_3_21_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g0_4
T_3_22_wire_logic_cluster/lc_1/in_3

T_3_21_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g3_4
T_4_22_wire_logic_cluster/lc_0/in_3

T_3_21_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g3_4
T_4_22_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_4/out
T_4_21_sp4_h_l_8
T_6_21_lc_trk_g3_5
T_6_21_wire_logic_cluster/lc_1/in_3

T_3_21_wire_logic_cluster/lc_4/out
T_4_21_sp4_h_l_8
T_6_21_lc_trk_g3_5
T_6_21_wire_logic_cluster/lc_5/in_3

T_3_21_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_4/in_3

T_3_21_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_6/in_3

End 

Net : U0.N_128_cascade_
T_3_22_wire_logic_cluster/lc_1/ltout
T_3_22_wire_logic_cluster/lc_2/in_2

End 

Net : U0.N_129_cascade_
T_6_21_wire_logic_cluster/lc_4/ltout
T_6_21_wire_logic_cluster/lc_5/in_2

End 

Net : U0.N_115
T_6_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g1_6
T_7_18_input_2_3
T_7_18_wire_logic_cluster/lc_3/in_2

End 

Net : U0.cmd_fsm_states_iZ0Z_3
T_2_19_wire_logic_cluster/lc_3/out
T_3_18_sp4_v_t_39
T_4_18_sp4_h_l_2
T_6_18_lc_trk_g3_7
T_6_18_wire_logic_cluster/lc_6/in_0

T_2_19_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_6/in_0

T_2_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g1_3
T_2_19_wire_logic_cluster/lc_6/in_0

T_2_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g1_3
T_2_19_wire_logic_cluster/lc_4/in_0

End 

Net : U0.N_157
T_4_20_wire_logic_cluster/lc_6/out
T_4_19_sp4_v_t_44
T_4_22_lc_trk_g1_4
T_4_22_wire_logic_cluster/lc_0/in_1

T_4_20_wire_logic_cluster/lc_6/out
T_4_19_sp4_v_t_44
T_4_22_lc_trk_g1_4
T_4_22_wire_logic_cluster/lc_2/in_1

T_4_20_wire_logic_cluster/lc_6/out
T_4_19_sp4_v_t_44
T_4_23_lc_trk_g1_1
T_4_23_wire_logic_cluster/lc_1/in_1

T_4_20_wire_logic_cluster/lc_6/out
T_5_19_sp4_v_t_45
T_5_23_lc_trk_g0_0
T_5_23_wire_logic_cluster/lc_7/in_1

T_4_20_wire_logic_cluster/lc_6/out
T_4_19_sp4_v_t_44
T_3_22_lc_trk_g3_4
T_3_22_wire_logic_cluster/lc_2/in_3

End 

Net : U0.o_sdram_addr_7_iv_i_0_9_cascade_
T_4_22_wire_logic_cluster/lc_2/ltout
T_4_22_wire_logic_cluster/lc_3/in_2

End 

Net : U0.o_sdram_addr_7_iv_i_0_8_cascade_
T_4_22_wire_logic_cluster/lc_0/ltout
T_4_22_wire_logic_cluster/lc_1/in_2

End 

Net : U1.U1.lfsr_reg_iZ0Z_5
T_2_22_wire_logic_cluster/lc_4/out
T_2_23_lc_trk_g0_4
T_2_23_wire_logic_cluster/lc_0/in_0

T_2_22_wire_logic_cluster/lc_4/out
T_2_22_lc_trk_g0_4
T_2_22_wire_logic_cluster/lc_5/in_1

T_2_22_wire_logic_cluster/lc_4/out
T_2_23_lc_trk_g0_4
T_2_23_wire_logic_cluster/lc_1/in_3

End 

Net : U0.read_req_cnt_iZ0Z_0
T_5_19_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g3_0
T_5_19_wire_logic_cluster/lc_0/in_1

End 

Net : U0.read_req_cnt_i_cry_8
T_5_20_wire_logic_cluster/lc_0/cout
T_5_20_wire_logic_cluster/lc_1/in_3

End 

Net : U1.U1.lfsr_64_done_i
T_2_23_wire_logic_cluster/lc_1/out
T_2_23_lc_trk_g2_1
T_2_23_wire_logic_cluster/lc_0/in_1

End 

Net : U1.U1.lfsr_reg_iZ0Z_2
T_2_22_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g0_6
T_2_23_input_2_0
T_2_23_wire_logic_cluster/lc_0/in_2

T_2_22_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g0_6
T_2_23_wire_logic_cluster/lc_1/in_1

T_2_22_wire_logic_cluster/lc_6/out
T_2_22_lc_trk_g3_6
T_2_22_wire_logic_cluster/lc_2/in_3

End 

Net : U0.N_44
T_2_21_wire_logic_cluster/lc_1/out
T_1_21_lc_trk_g2_1
T_1_21_wire_logic_cluster/lc_7/in_0

T_2_21_wire_logic_cluster/lc_1/out
T_1_20_lc_trk_g3_1
T_1_20_wire_logic_cluster/lc_1/in_1

T_2_21_wire_logic_cluster/lc_1/out
T_1_20_lc_trk_g3_1
T_1_20_input_2_4
T_1_20_wire_logic_cluster/lc_4/in_2

End 

Net : U0.N_162
T_4_19_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_40
T_5_22_sp4_h_l_11
T_6_22_lc_trk_g3_3
T_6_22_wire_logic_cluster/lc_5/in_3

End 

Net : U0.un1_o_busy20_i_a2_2_a2_1
T_4_20_wire_logic_cluster/lc_0/out
T_5_17_sp4_v_t_41
T_5_18_lc_trk_g2_1
T_5_18_wire_logic_cluster/lc_4/in_3

End 

Net : U0.read_req_cnt_iZ0Z_1
T_5_19_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g3_1
T_5_19_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_5_20_0_
T_5_20_wire_logic_cluster/carry_in_mux/cout
T_5_20_wire_logic_cluster/lc_0/in_3

End 

Net : U0.N_87
T_4_19_wire_logic_cluster/lc_2/out
T_5_16_sp4_v_t_45
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_4/in_0

End 

Net : U2.lfsr_reg_i_8
T_5_25_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g1_6
T_5_26_wire_logic_cluster/lc_2/in_3

T_5_25_wire_logic_cluster/lc_6/out
T_6_26_lc_trk_g2_6
T_6_26_wire_logic_cluster/lc_1/in_3

T_5_25_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_2/in_3

End 

Net : U2.lfsr_count_match_i_0_cascade_
T_5_26_wire_logic_cluster/lc_2/ltout
T_5_26_wire_logic_cluster/lc_3/in_2

End 

Net : U2.lfsr_reg_i_9
T_5_25_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g1_2
T_5_26_wire_logic_cluster/lc_2/in_1

T_5_25_wire_logic_cluster/lc_2/out
T_5_25_lc_trk_g3_2
T_5_25_wire_logic_cluster/lc_4/in_3

End 

Net : U0.init_fsm_states_iZ0Z_1
T_5_21_wire_logic_cluster/lc_5/out
T_3_21_sp4_h_l_7
T_2_21_lc_trk_g1_7
T_2_21_wire_logic_cluster/lc_1/in_1

T_5_21_wire_logic_cluster/lc_5/out
T_6_17_sp4_v_t_46
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_3/in_1

End 

Net : U0.N_135_cascade_
T_4_21_wire_logic_cluster/lc_5/ltout
T_4_21_wire_logic_cluster/lc_6/in_2

End 

Net : U0.N_143_cascade_
T_4_21_wire_logic_cluster/lc_3/ltout
T_4_21_wire_logic_cluster/lc_4/in_2

End 

Net : U0.read_req_cnt_iZ0Z_2
T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_wire_logic_cluster/lc_2/in_1

T_5_19_wire_logic_cluster/lc_2/out
T_5_18_sp4_v_t_36
T_5_22_lc_trk_g0_1
T_5_22_wire_logic_cluster/lc_5/in_0

End 

Net : U0.N_96_cascade_
T_2_19_wire_logic_cluster/lc_0/ltout
T_2_19_wire_logic_cluster/lc_1/in_2

End 

Net : U0.N_110_cascade_
T_3_20_wire_logic_cluster/lc_1/ltout
T_3_20_wire_logic_cluster/lc_2/in_2

End 

Net : U0.read_req_cnt_iZ0Z_3
T_5_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g1_3
T_5_19_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp12_v_t_22
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_5/in_3

End 

Net : U0.read_req_cnt_i_cry_6
T_5_19_wire_logic_cluster/lc_6/cout
T_5_19_wire_logic_cluster/lc_7/in_3

End 

Net : U0.N_6
T_6_18_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g0_1
T_7_18_wire_logic_cluster/lc_3/in_0

End 

Net : U2.lfsr_count_match_i_0
T_5_26_wire_logic_cluster/lc_2/out
T_4_26_lc_trk_g3_2
T_4_26_wire_logic_cluster/lc_1/in_0

T_5_26_wire_logic_cluster/lc_2/out
T_6_26_lc_trk_g1_2
T_6_26_wire_logic_cluster/lc_5/in_0

End 

Net : U0.N_86
T_4_19_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g3_1
T_5_18_wire_logic_cluster/lc_6/in_0

End 

Net : U0.init_fsm_states_iZ0Z_3
T_6_19_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g0_4
T_6_18_wire_logic_cluster/lc_1/in_3

T_6_19_wire_logic_cluster/lc_4/out
T_7_19_sp4_h_l_8
T_3_19_sp4_h_l_8
T_2_19_sp4_v_t_45
T_1_20_lc_trk_g3_5
T_1_20_wire_logic_cluster/lc_4/in_0

T_6_19_wire_logic_cluster/lc_4/out
T_7_19_sp4_h_l_8
T_3_19_sp4_h_l_8
T_2_19_sp4_v_t_45
T_1_20_lc_trk_g3_5
T_1_20_wire_logic_cluster/lc_1/in_3

T_6_19_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g1_4
T_6_19_wire_logic_cluster/lc_5/in_0

End 

Net : U0.cmd_fsm_states_iZ0Z_19
T_2_18_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g3_7
T_2_18_wire_logic_cluster/lc_2/in_0

T_2_18_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g2_7
T_2_18_wire_logic_cluster/lc_7/in_0

End 

Net : U2.lfsr_reg_i_4
T_6_26_wire_logic_cluster/lc_4/out
T_5_26_lc_trk_g3_4
T_5_26_wire_logic_cluster/lc_3/in_0

T_6_26_wire_logic_cluster/lc_4/out
T_5_26_sp4_h_l_0
T_4_26_lc_trk_g1_0
T_4_26_input_2_1
T_4_26_wire_logic_cluster/lc_1/in_2

T_6_26_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g3_4
T_6_26_input_2_5
T_6_26_wire_logic_cluster/lc_5/in_2

End 

Net : U0.read_req_cnt_iZ0Z_4
T_5_19_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g3_4
T_5_19_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_40
T_5_22_lc_trk_g0_5
T_5_22_input_2_5
T_5_22_wire_logic_cluster/lc_5/in_2

End 

Net : U0.init_fsm_states_iZ0Z_5
T_5_17_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g2_0
T_6_18_wire_logic_cluster/lc_1/in_1

T_5_17_wire_logic_cluster/lc_0/out
T_5_15_sp4_v_t_45
T_2_19_sp4_h_l_1
T_1_19_sp4_v_t_42
T_1_20_lc_trk_g3_2
T_1_20_wire_logic_cluster/lc_4/in_1

T_5_17_wire_logic_cluster/lc_0/out
T_5_15_sp4_v_t_45
T_2_19_sp4_h_l_1
T_1_19_sp4_v_t_42
T_1_20_lc_trk_g3_2
T_1_20_input_2_1
T_1_20_wire_logic_cluster/lc_1/in_2

T_5_17_wire_logic_cluster/lc_0/out
T_5_15_sp4_v_t_45
T_2_15_sp4_h_l_2
T_3_15_lc_trk_g3_2
T_3_15_wire_logic_cluster/lc_1/in_0

End 

Net : U0.read_req_cnt_i_cry_5
T_5_19_wire_logic_cluster/lc_5/cout
T_5_19_wire_logic_cluster/lc_6/in_3

End 

Net : U0.un1_cmd_fsm_states_i_1_i_a2_0_a2_1_cascade_
T_2_17_wire_logic_cluster/lc_3/ltout
T_2_17_wire_logic_cluster/lc_4/in_2

End 

Net : U0.N_72_cascade_
T_2_17_wire_logic_cluster/lc_2/ltout
T_2_17_wire_logic_cluster/lc_3/in_2

End 

Net : refresh_count_done_i
T_4_26_wire_logic_cluster/lc_1/out
T_4_23_sp4_v_t_42
T_4_19_sp4_v_t_47
T_0_19_span4_horz_10
T_2_19_lc_trk_g3_2
T_2_19_wire_logic_cluster/lc_5/in_0

End 

Net : U0.read_req_cnt_iZ0Z_5
T_5_19_wire_logic_cluster/lc_5/out
T_5_19_lc_trk_g1_5
T_5_19_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_5_22_lc_trk_g1_7
T_5_22_wire_logic_cluster/lc_5/in_1

End 

Net : autorefresh_enable_iZ0
T_4_25_wire_logic_cluster/lc_2/out
T_2_25_sp4_h_l_1
T_6_25_sp4_h_l_4
T_5_25_sp4_v_t_47
T_5_27_lc_trk_g2_2
T_5_27_wire_logic_cluster/lc_0/cen

T_4_25_wire_logic_cluster/lc_2/out
T_4_25_sp4_h_l_9
T_7_25_sp4_v_t_39
T_6_27_lc_trk_g0_2
T_6_27_wire_logic_cluster/lc_3/cen

T_4_25_wire_logic_cluster/lc_2/out
T_4_22_sp4_v_t_44
T_5_26_sp4_h_l_3
T_6_26_lc_trk_g3_3
T_6_26_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_2/out
T_4_22_sp4_v_t_44
T_5_26_sp4_h_l_3
T_6_26_lc_trk_g3_3
T_6_26_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_2/out
T_4_22_sp4_v_t_44
T_5_26_sp4_h_l_3
T_6_26_lc_trk_g3_3
T_6_26_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_2/out
T_4_22_sp4_v_t_44
T_5_26_sp4_h_l_3
T_6_26_lc_trk_g3_3
T_6_26_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_2/out
T_5_25_lc_trk_g0_2
T_5_25_wire_logic_cluster/lc_0/cen

T_4_25_wire_logic_cluster/lc_2/out
T_5_25_lc_trk_g0_2
T_5_25_wire_logic_cluster/lc_0/cen

T_4_25_wire_logic_cluster/lc_2/out
T_5_25_lc_trk_g0_2
T_5_25_wire_logic_cluster/lc_0/cen

T_4_25_wire_logic_cluster/lc_2/out
T_5_25_lc_trk_g0_2
T_5_25_wire_logic_cluster/lc_0/cen

T_4_25_wire_logic_cluster/lc_2/out
T_5_25_lc_trk_g0_2
T_5_25_wire_logic_cluster/lc_0/cen

End 

Net : U0.write_done_iZ0
T_5_17_wire_logic_cluster/lc_4/out
T_4_17_sp4_h_l_0
T_3_17_sp4_v_t_37
T_3_21_sp4_v_t_45
T_3_25_lc_trk_g1_0
T_3_25_wire_logic_cluster/lc_0/in_3

T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g0_4
T_5_17_input_2_4
T_5_17_wire_logic_cluster/lc_4/in_2

T_5_17_wire_logic_cluster/lc_4/out
T_4_17_sp4_h_l_0
T_3_17_sp4_v_t_37
T_3_21_sp4_v_t_45
T_2_25_lc_trk_g2_0
T_2_25_wire_logic_cluster/lc_1/in_3

End 

Net : U0.read_done_iZ0
T_5_18_wire_logic_cluster/lc_6/out
T_4_18_sp4_h_l_4
T_3_18_sp4_v_t_47
T_3_22_sp4_v_t_36
T_2_26_lc_trk_g1_1
T_2_26_wire_logic_cluster/lc_5/in_3

T_5_18_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g2_6
T_5_18_input_2_6
T_5_18_wire_logic_cluster/lc_6/in_2

T_5_18_wire_logic_cluster/lc_6/out
T_4_18_sp4_h_l_4
T_3_18_sp4_v_t_47
T_3_22_sp4_v_t_36
T_0_26_span4_horz_12
T_1_26_lc_trk_g2_1
T_1_26_wire_logic_cluster/lc_5/in_0

End 

Net : U1.U5.lfsr_256_equal_i_3
T_3_23_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g0_3
T_3_23_wire_logic_cluster/lc_2/in_3

End 

Net : U1.U5.lfsr_reg_iZ0Z_6
T_3_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g0_4
T_3_23_wire_logic_cluster/lc_3/in_3

T_3_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g0_4
T_3_23_wire_logic_cluster/lc_5/in_3

End 

Net : U0.read_req_cnt_i_cry_4
T_5_19_wire_logic_cluster/lc_4/cout
T_5_19_wire_logic_cluster/lc_5/in_3

End 

Net : U1.U5.lfsr_reg_iZ0Z_7
T_3_23_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g3_5
T_3_23_wire_logic_cluster/lc_3/in_1

T_3_23_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g3_5
T_3_23_wire_logic_cluster/lc_0/in_0

End 

Net : U0.read_req_cnt_iZ0Z_6
T_5_19_wire_logic_cluster/lc_6/out
T_5_19_lc_trk_g1_6
T_5_19_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_6_18_sp4_v_t_45
T_5_22_lc_trk_g2_0
T_5_22_wire_logic_cluster/lc_6/in_0

End 

Net : U0.read_req_cnt_i_cry_3
T_5_19_wire_logic_cluster/lc_3/cout
T_5_19_wire_logic_cluster/lc_4/in_3

End 

Net : U0.N_141_cascade_
T_4_21_wire_logic_cluster/lc_1/ltout
T_4_21_wire_logic_cluster/lc_2/in_2

End 

Net : U0.N_154_cascade_
T_4_21_wire_logic_cluster/lc_0/ltout
T_4_21_wire_logic_cluster/lc_1/in_2

End 

Net : U0.read_req_cnt_iZ0Z_7
T_5_19_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g3_7
T_5_19_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_7/out
T_5_18_sp4_v_t_46
T_5_22_lc_trk_g0_3
T_5_22_wire_logic_cluster/lc_6/in_3

End 

Net : delay_done150us_i
T_3_23_wire_logic_cluster/lc_2/out
T_3_23_sp4_h_l_9
T_6_19_sp4_v_t_44
T_5_21_lc_trk_g2_1
T_5_21_wire_logic_cluster/lc_2/in_1

T_3_23_wire_logic_cluster/lc_2/out
T_3_23_sp4_h_l_9
T_6_19_sp4_v_t_44
T_5_21_lc_trk_g2_1
T_5_21_input_2_5
T_5_21_wire_logic_cluster/lc_5/in_2

End 

Net : U0.N_88_cascade_
T_3_20_wire_logic_cluster/lc_0/ltout
T_3_20_wire_logic_cluster/lc_1/in_2

End 

Net : U0.read_req_cnt_i_cry_2
T_5_19_wire_logic_cluster/lc_2/cout
T_5_19_wire_logic_cluster/lc_3/in_3

End 

Net : latch_ref_req_iZ0
T_2_19_wire_logic_cluster/lc_5/out
T_3_17_sp4_v_t_38
T_4_17_sp4_h_l_3
T_4_17_lc_trk_g0_6
T_4_17_input_2_4
T_4_17_wire_logic_cluster/lc_4/in_2

T_2_19_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g3_5
T_2_19_wire_logic_cluster/lc_5/in_1

End 

Net : U0.read_req_cnt_i_cry_1
T_5_19_wire_logic_cluster/lc_1/cout
T_5_19_wire_logic_cluster/lc_2/in_3

End 

Net : o_busy_c
T_5_18_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_4/in_0

T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g0_4
T_5_18_wire_logic_cluster/lc_4/in_0

T_5_18_wire_logic_cluster/lc_4/out
T_4_18_sp4_h_l_0
T_0_18_span4_horz_13
T_0_14_span4_vert_t_14
T_0_10_span4_vert_t_14
T_0_11_lc_trk_g0_6
T_0_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : U0.read_req_cnt_i_cry_0
T_5_19_wire_logic_cluster/lc_0/cout
T_5_19_wire_logic_cluster/lc_1/in_3

End 

Net : U0.read_req_cnt_iZ0Z_8
T_5_20_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g3_0
T_5_20_wire_logic_cluster/lc_0/in_1

T_5_20_wire_logic_cluster/lc_0/out
T_5_18_sp4_v_t_45
T_5_22_lc_trk_g1_0
T_5_22_wire_logic_cluster/lc_3/in_0

End 

Net : U0.N_67_cascade_
T_3_18_wire_logic_cluster/lc_1/ltout
T_3_18_wire_logic_cluster/lc_2/in_2

End 

Net : U1.U5.lfsr_256_equal_i_4_cascade_
T_3_23_wire_logic_cluster/lc_1/ltout
T_3_23_wire_logic_cluster/lc_2/in_2

End 

Net : U0.cmd_fsm_states_i31_cascade_
T_3_19_wire_logic_cluster/lc_4/ltout
T_3_19_wire_logic_cluster/lc_5/in_2

End 

Net : U1.U5.lfsr_reg_iZ0Z_2
T_3_23_wire_logic_cluster/lc_7/out
T_3_23_lc_trk_g2_7
T_3_23_wire_logic_cluster/lc_1/in_0

T_3_23_wire_logic_cluster/lc_7/out
T_3_24_lc_trk_g0_7
T_3_24_wire_logic_cluster/lc_0/in_3

End 

Net : U1.U5.lfsr_reg_iZ0Z_1
T_3_23_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g2_6
T_3_23_wire_logic_cluster/lc_1/in_1

T_3_23_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g2_6
T_3_23_wire_logic_cluster/lc_7/in_3

End 

Net : U1.U5.lfsr_reg_iZ0Z_3
T_3_24_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g1_0
T_3_23_input_2_1
T_3_23_wire_logic_cluster/lc_1/in_2

T_3_24_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g1_0
T_3_23_wire_logic_cluster/lc_0/in_3

T_3_24_wire_logic_cluster/lc_0/out
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_1/in_3

End 

Net : U1.U5.lfsr_reg_iZ0Z_0
T_3_23_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_1/in_3

T_3_23_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_6/in_0

End 

Net : U1.U5.lfsr_reg_iZ0Z_5
T_3_24_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g0_2
T_3_23_wire_logic_cluster/lc_4/in_0

T_3_24_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g0_2
T_3_23_wire_logic_cluster/lc_2/in_0

T_3_24_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g0_2
T_3_23_input_2_0
T_3_23_wire_logic_cluster/lc_0/in_2

End 

Net : U0.read_req_cnt_iZ0Z_9
T_5_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g0_1
T_5_20_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_1/out
T_6_20_sp4_h_l_2
T_5_20_sp4_v_t_39
T_5_22_lc_trk_g2_2
T_5_22_wire_logic_cluster/lc_3/in_3

End 

Net : U1.U5.lfsr_reg_iZ0Z_4
T_3_24_wire_logic_cluster/lc_1/out
T_3_23_lc_trk_g0_1
T_3_23_wire_logic_cluster/lc_0/in_1

T_3_24_wire_logic_cluster/lc_1/out
T_3_23_lc_trk_g0_1
T_3_23_wire_logic_cluster/lc_2/in_1

T_3_24_wire_logic_cluster/lc_1/out
T_3_24_lc_trk_g2_1
T_3_24_wire_logic_cluster/lc_2/in_3

End 

Net : o_ack_c
T_2_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g1_5
T_2_17_wire_logic_cluster/lc_5/in_1

T_2_17_wire_logic_cluster/lc_5/out
T_2_16_sp4_v_t_42
T_0_16_span4_horz_25
T_0_16_lc_trk_g1_1
T_0_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : U0.autoref_ack_i
T_2_19_wire_logic_cluster/lc_4/out
T_2_19_lc_trk_g0_4
T_2_19_wire_logic_cluster/lc_5/in_3

End 

Net : N_625_i
T_1_14_wire_logic_cluster/lc_5/out
T_0_14_lc_trk_g1_5
T_0_14_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_626_i
T_1_11_wire_logic_cluster/lc_5/out
T_0_11_lc_trk_g1_5
T_0_11_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_627_i
T_2_12_wire_logic_cluster/lc_1/out
T_0_12_span4_horz_10
T_0_12_lc_trk_g1_2
T_0_12_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_628_i
T_1_12_wire_logic_cluster/lc_0/out
T_0_12_lc_trk_g0_0
T_0_12_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_629_i
T_2_13_wire_logic_cluster/lc_7/out
T_0_13_span12_horz_18
T_0_13_lc_trk_g1_2
T_0_13_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_630_i
T_1_24_wire_logic_cluster/lc_1/out
T_0_24_lc_trk_g0_1
T_0_24_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_631_i
T_2_32_wire_logic_cluster/lc_1/out
T_2_33_lc_trk_g0_1
T_2_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_632_i
T_2_31_wire_logic_cluster/lc_3/out
T_2_30_sp12_v_t_22
T_2_33_lc_trk_g0_2
T_2_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_633_i
T_3_32_wire_logic_cluster/lc_4/out
T_3_33_lc_trk_g1_4
T_3_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_634_i
T_3_32_wire_logic_cluster/lc_0/out
T_3_33_lc_trk_g0_0
T_3_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_635_i
T_4_32_wire_logic_cluster/lc_1/out
T_4_33_lc_trk_g0_1
T_4_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : U0.cmd_fsm_states_i_ns_0_a2_0_0_9
T_1_15_wire_logic_cluster/lc_0/out
T_1_16_lc_trk_g0_0
T_1_16_input_2_2
T_1_16_wire_logic_cluster/lc_2/in_2

End 

Net : U0.cmd_fsm_states_i_ns_a2_0_a2_0_0Z0Z_10
T_4_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_0
T_4_16_sp4_v_t_43
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_7/in_1

T_4_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_0
T_4_16_sp4_v_t_43
T_4_20_lc_trk_g0_6
T_4_20_input_2_4
T_4_20_wire_logic_cluster/lc_4/in_2

End 

Net : U0.cmd_fsm_states_i_ns_i_a2_4_0Z0Z_0_cascade_
T_4_16_wire_logic_cluster/lc_6/ltout
T_4_16_wire_logic_cluster/lc_7/in_2

End 

Net : U0.o_data_reqlto9_3
T_5_22_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g2_3
T_5_22_wire_logic_cluster/lc_6/in_1

End 

Net : U0.o_data_reqlto9_4_cascade_
T_5_22_wire_logic_cluster/lc_5/ltout
T_5_22_wire_logic_cluster/lc_6/in_2

End 

Net : U0.read_done_reg_iZ0
T_2_26_wire_logic_cluster/lc_5/out
T_1_26_lc_trk_g3_5
T_1_26_wire_logic_cluster/lc_5/in_3

End 

Net : U0.write_done_reg_iZ0
T_3_25_wire_logic_cluster/lc_0/out
T_2_25_lc_trk_g3_0
T_2_25_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_5_19_0_
T_5_19_wire_logic_cluster/carry_in_mux/cout
T_5_19_wire_logic_cluster/lc_0/in_3

End 

Net : cpu_dataout_i_0
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_8
T_9_22_sp12_h_l_0
T_21_22_sp12_h_l_0
T_26_22_sp4_h_l_7
T_29_22_sp4_v_t_37
T_30_26_sp4_h_l_0
T_33_26_span4_vert_t_14
T_33_27_lc_trk_g0_6
T_33_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : cpu_dataout_i_7
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_8
T_9_12_sp12_h_l_0
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_29_8_sp4_v_t_42
T_30_8_sp4_h_l_0
T_33_4_span4_vert_t_14
T_33_5_lc_trk_g0_6
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : cpu_dataout_i_8
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_19_12_sp12_h_l_0
T_30_0_span12_vert_23
T_30_4_sp4_v_t_41
T_31_4_sp4_h_l_9
T_33_4_lc_trk_g0_1
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : cpu_dataout_i_9
T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_8_1_sp12_v_t_23
T_9_1_sp12_h_l_0
T_21_1_sp12_h_l_0
T_26_1_sp4_h_l_7
T_29_0_span4_vert_7
T_29_0_span4_horz_r_1
T_33_4_lc_trk_g1_1
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_addr_c_0
T_10_33_wire_io_cluster/io_0/D_IN_0
T_10_21_sp12_v_t_23
T_0_21_span12_horz_4
T_4_21_lc_trk_g0_4
T_4_21_wire_logic_cluster/lc_1/in_3

End 

Net : i_addr_c_1
T_20_33_wire_io_cluster/io_1/D_IN_0
T_20_23_sp12_v_t_23
T_9_23_sp12_h_l_0
T_8_23_sp4_h_l_1
T_7_19_sp4_v_t_36
T_6_21_lc_trk_g1_1
T_6_21_input_2_0
T_6_21_wire_logic_cluster/lc_0/in_2

End 

Net : i_addr_c_10
T_0_9_wire_io_cluster/io_0/D_IN_0
T_0_9_span12_horz_16
T_4_9_sp12_v_t_23
T_4_20_lc_trk_g2_3
T_4_20_wire_logic_cluster/lc_7/in_0

T_0_9_wire_io_cluster/io_0/D_IN_0
T_0_9_span12_horz_16
T_4_9_sp12_v_t_23
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_39
T_4_21_lc_trk_g2_2
T_4_21_wire_logic_cluster/lc_2/in_0

T_0_9_wire_io_cluster/io_0/D_IN_0
T_0_9_span12_horz_16
T_4_9_sp12_v_t_23
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_39
T_4_23_lc_trk_g1_2
T_4_23_input_2_1
T_4_23_wire_logic_cluster/lc_1/in_2

End 

Net : i_addr_c_11
T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_8_23_sp4_h_l_5
T_7_19_sp4_v_t_47
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_0/in_0

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_8_23_sp4_h_l_5
T_4_23_sp4_h_l_1
T_3_19_sp4_v_t_43
T_3_22_lc_trk_g1_3
T_3_22_wire_logic_cluster/lc_2/in_0

End 

Net : i_addr_c_12
T_13_33_wire_io_cluster/io_0/D_IN_0
T_13_21_sp12_v_t_23
T_2_21_sp12_h_l_0
T_5_21_sp4_h_l_5
T_4_21_lc_trk_g1_5
T_4_21_wire_logic_cluster/lc_4/in_0

End 

Net : i_addr_c_13
T_12_33_wire_io_cluster/io_0/D_IN_0
T_12_21_sp12_v_t_23
T_0_21_span12_horz_0
T_4_21_lc_trk_g0_0
T_4_21_wire_logic_cluster/lc_6/in_0

End 

Net : i_addr_c_14
T_20_33_wire_io_cluster/io_0/D_IN_0
T_20_21_sp12_v_t_23
T_9_21_sp12_h_l_0
T_0_21_span12_horz_8
T_6_21_lc_trk_g0_4
T_6_21_input_2_6
T_6_21_wire_logic_cluster/lc_6/in_2

End 

Net : i_addr_c_15
T_19_33_wire_io_cluster/io_1/D_IN_0
T_19_27_sp12_v_t_23
T_8_27_sp12_h_l_0
T_7_15_sp12_v_t_23
T_7_19_sp4_v_t_41
T_6_21_lc_trk_g1_4
T_6_21_input_2_1
T_6_21_wire_logic_cluster/lc_1/in_2

End 

Net : i_addr_c_16
T_19_33_wire_io_cluster/io_0/D_IN_0
T_19_21_sp12_v_t_23
T_8_21_sp12_h_l_0
T_7_21_sp4_h_l_1
T_6_21_lc_trk_g0_1
T_6_21_input_2_3
T_6_21_wire_logic_cluster/lc_3/in_2

End 

Net : i_addr_c_17
T_18_33_wire_io_cluster/io_1/D_IN_0
T_18_31_sp12_v_t_23
T_7_31_sp12_h_l_0
T_6_19_sp12_v_t_23
T_6_21_lc_trk_g3_4
T_6_21_wire_logic_cluster/lc_5/in_0

End 

Net : i_addr_c_18
T_22_33_wire_io_cluster/io_0/D_IN_0
T_22_25_sp12_v_t_23
T_11_25_sp12_h_l_0
T_10_25_sp4_h_l_1
T_6_25_sp4_h_l_1
T_5_21_sp4_v_t_43
T_4_22_lc_trk_g3_3
T_4_22_input_2_0
T_4_22_wire_logic_cluster/lc_0/in_2

End 

Net : i_addr_c_19
T_23_33_wire_io_cluster/io_0/D_IN_0
T_23_25_sp12_v_t_23
T_12_25_sp12_h_l_0
T_0_25_span12_horz_3
T_5_25_sp4_h_l_7
T_4_21_sp4_v_t_37
T_4_22_lc_trk_g3_5
T_4_22_input_2_2
T_4_22_wire_logic_cluster/lc_2/in_2

End 

Net : i_addr_c_2
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_23_sp12_v_t_23
T_11_21_sp4_v_t_47
T_8_21_sp4_h_l_4
T_4_21_sp4_h_l_0
T_4_21_lc_trk_g0_5
T_4_21_wire_logic_cluster/lc_3/in_0

End 

Net : i_addr_c_20
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_6_5_sp12_v_t_23
T_6_13_sp4_v_t_37
T_6_17_sp4_v_t_45
T_3_21_sp4_h_l_8
T_3_21_lc_trk_g1_5
T_3_21_wire_logic_cluster/lc_5/in_3

End 

Net : i_addr_c_21
T_14_33_wire_io_cluster/io_0/D_IN_0
T_14_25_sp12_v_t_23
T_3_25_sp12_h_l_0
T_4_25_sp4_h_l_3
T_3_21_sp4_v_t_38
T_3_22_lc_trk_g2_6
T_3_22_wire_logic_cluster/lc_1/in_1

End 

Net : i_addr_c_3
T_11_33_wire_io_cluster/io_0/D_IN_0
T_11_21_sp12_v_t_23
T_0_21_span12_horz_3
T_4_21_lc_trk_g0_3
T_4_21_wire_logic_cluster/lc_5/in_0

End 

Net : i_addr_c_4
T_10_33_wire_io_cluster/io_1/D_IN_0
T_10_29_sp4_v_t_41
T_7_29_sp4_h_l_10
T_6_25_sp4_v_t_38
T_6_21_sp4_v_t_38
T_5_22_lc_trk_g2_6
T_5_22_wire_logic_cluster/lc_2/in_0

End 

Net : i_addr_c_5
T_18_33_wire_io_cluster/io_0/D_IN_0
T_18_21_sp12_v_t_23
T_7_21_sp12_h_l_0
T_6_21_lc_trk_g0_0
T_6_21_wire_logic_cluster/lc_1/in_1

End 

Net : i_addr_c_6
T_17_33_wire_io_cluster/io_1/D_IN_0
T_17_31_sp12_v_t_23
T_6_31_sp12_h_l_0
T_5_19_sp12_v_t_23
T_5_22_lc_trk_g3_3
T_5_22_wire_logic_cluster/lc_7/in_3

End 

Net : i_addr_c_7
T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_6_21_lc_trk_g0_3
T_6_21_wire_logic_cluster/lc_4/in_1

End 

Net : i_addr_c_8
T_23_33_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_v_t_23
T_12_23_sp12_h_l_0
T_0_23_span12_horz_3
T_5_23_sp4_h_l_7
T_4_19_sp4_v_t_37
T_4_22_lc_trk_g1_5
T_4_22_wire_logic_cluster/lc_0/in_0

End 

Net : i_addr_c_9
T_24_33_wire_io_cluster/io_1/D_IN_0
T_24_23_sp12_v_t_23
T_13_23_sp12_h_l_0
T_0_23_span12_horz_0
T_5_23_lc_trk_g0_3
T_5_23_input_2_7
T_5_23_wire_logic_cluster/lc_7/in_2

T_24_33_wire_io_cluster/io_1/D_IN_0
T_24_31_sp12_v_t_23
T_24_19_sp12_v_t_23
T_13_19_sp12_h_l_0
T_0_19_span12_horz_0
T_6_19_sp4_h_l_7
T_5_19_sp4_v_t_36
T_4_22_lc_trk_g2_4
T_4_22_wire_logic_cluster/lc_2/in_0

End 

Net : i_adv_c
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_24
T_2_4_sp4_v_t_40
T_2_8_sp4_v_t_36
T_2_12_sp4_v_t_44
T_1_15_lc_trk_g3_4
T_1_15_wire_logic_cluster/lc_0/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_24
T_2_4_sp4_v_t_40
T_2_8_sp4_v_t_36
T_2_12_sp4_v_t_44
T_3_16_sp4_h_l_9
T_4_16_lc_trk_g3_1
T_4_16_wire_logic_cluster/lc_6/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_4_16_sp12_v_t_23
T_4_17_lc_trk_g3_7
T_4_17_wire_logic_cluster/lc_7/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_4_16_sp12_v_t_23
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_0/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_4_16_sp12_v_t_23
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_4/in_3

End 

Net : i_burststop_req_c
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_2_12_sp4_v_t_39
T_1_16_lc_trk_g1_2
T_1_16_wire_logic_cluster/lc_7/in_0

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_2_12_sp4_v_t_39
T_3_16_sp4_h_l_2
T_3_16_lc_trk_g1_7
T_3_16_input_2_6
T_3_16_wire_logic_cluster/lc_6/in_2

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_2_17_lc_trk_g2_3
T_2_17_wire_logic_cluster/lc_7/in_0

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_3_18_sp12_h_l_0
T_2_18_sp4_h_l_1
T_5_14_sp4_v_t_42
T_4_15_lc_trk_g3_2
T_4_15_input_2_7
T_4_15_wire_logic_cluster/lc_7/in_2

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span4_horz_20
T_3_6_sp4_v_t_39
T_3_10_sp4_v_t_47
T_3_14_sp4_v_t_47
T_3_17_lc_trk_g1_7
T_3_17_wire_logic_cluster/lc_3/in_1

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_3_18_sp12_h_l_0
T_2_18_sp4_h_l_1
T_5_14_sp4_v_t_42
T_4_18_lc_trk_g1_7
T_4_18_wire_logic_cluster/lc_5/in_3

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span4_horz_20
T_3_6_sp4_v_t_39
T_3_10_sp4_v_t_47
T_3_14_sp4_v_t_47
T_4_18_sp4_h_l_10
T_4_18_lc_trk_g0_7
T_4_18_wire_logic_cluster/lc_3/in_0

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span4_horz_20
T_3_6_sp4_v_t_39
T_3_10_sp4_v_t_47
T_3_14_sp4_v_t_47
T_4_18_sp4_h_l_10
T_4_18_lc_trk_g0_7
T_4_18_wire_logic_cluster/lc_0/in_1

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_3_18_sp12_h_l_0
T_2_18_sp4_h_l_1
T_5_14_sp4_v_t_42
T_5_18_sp4_v_t_47
T_4_19_lc_trk_g3_7
T_4_19_wire_logic_cluster/lc_1/in_1

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_3_18_sp12_h_l_0
T_2_18_sp4_h_l_1
T_5_14_sp4_v_t_42
T_5_18_sp4_v_t_47
T_4_19_lc_trk_g3_7
T_4_19_wire_logic_cluster/lc_3/in_1

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_3_18_sp12_h_l_0
T_2_18_sp4_h_l_1
T_5_14_sp4_v_t_42
T_5_18_sp4_v_t_47
T_4_19_lc_trk_g3_7
T_4_19_input_2_6
T_4_19_wire_logic_cluster/lc_6/in_2

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_2_6_sp12_v_t_23
T_3_18_sp12_h_l_0
T_2_18_sp4_h_l_1
T_5_14_sp4_v_t_42
T_5_18_sp4_v_t_47
T_4_19_lc_trk_g3_7
T_4_19_input_2_2
T_4_19_wire_logic_cluster/lc_2/in_2

End 

Net : i_clk_c_g
T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_17_glb2local_1
T_1_17_lc_trk_g0_5
T_1_17_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_0_13_wire_io_cluster/io_1/inclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_0_12_wire_io_cluster/io_1/inclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_0_12_wire_io_cluster/io_1/inclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_0_22_wire_io_cluster/io_1/inclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_24_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_24_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_24_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_24_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_30_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_31_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_31_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_31_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_31_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_31_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_19_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_21_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_22_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_23_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_23_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_9_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_24_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_24_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_25_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_6_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_6_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_33_5_wire_io_cluster/io_0/outclk

End 

Net : i_data_c_0
T_25_33_wire_io_cluster/io_0/D_IN_0
T_25_25_sp12_v_t_23
T_14_25_sp12_h_l_0
T_2_25_sp12_h_l_0
T_0_25_span4_horz_1
T_0_21_span4_vert_t_12
T_0_22_lc_trk_g0_4
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_data_c_1
T_25_33_wire_io_cluster/io_1/D_IN_0
T_25_23_sp12_v_t_23
T_14_23_sp12_h_l_0
T_2_23_sp12_h_l_0
T_0_23_span4_horz_1
T_0_19_span4_vert_t_12
T_0_22_lc_trk_g1_4
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_data_c_10
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_29_sp12_v_t_23
T_15_29_sp12_h_l_0
T_3_29_sp12_h_l_0
T_4_29_sp4_h_l_3
T_0_29_span4_horz_19
T_0_25_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_24_lc_trk_g1_7
T_0_24_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_data_c_11
T_26_33_wire_io_cluster/io_1/D_IN_0
T_26_31_sp12_v_t_23
T_15_31_sp12_h_l_0
T_3_31_sp12_h_l_0
T_2_31_sp12_v_t_23
T_2_33_lc_trk_g0_4
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_data_c_12
T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_4_29_sp12_h_l_0
T_3_29_sp4_h_l_1
T_2_29_sp4_v_t_42
T_2_33_lc_trk_g0_7
T_2_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_data_c_13
T_27_33_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_v_t_23
T_16_27_sp12_h_l_0
T_4_27_sp12_h_l_0
T_3_27_sp12_v_t_23
T_3_33_lc_trk_g0_4
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_data_c_14
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_5_27_sp12_h_l_0
T_4_27_sp4_h_l_1
T_3_27_sp4_v_t_42
T_3_31_sp4_v_t_42
T_3_33_lc_trk_g0_7
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_data_c_15
T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_6_27_sp12_h_l_0
T_5_27_sp4_h_l_1
T_4_27_sp4_v_t_36
T_4_31_sp4_v_t_41
T_4_33_lc_trk_g0_4
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_data_c_2
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_19_29_sp12_h_l_0
T_7_29_sp12_h_l_0
T_6_29_sp4_h_l_1
T_5_29_sp4_v_t_36
T_1_33_span4_horz_r_0
T_4_33_lc_trk_g1_4
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_data_c_3
T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_27_sp12_v_t_23
T_19_27_sp12_h_l_0
T_7_27_sp12_h_l_0
T_6_15_sp12_v_t_23
T_6_13_sp4_v_t_47
T_3_13_sp4_h_l_4
T_0_13_span4_horz_28
T_0_13_lc_trk_g1_4
T_0_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_data_c_4
T_31_33_wire_io_cluster/io_0/D_IN_0
T_31_29_sp12_v_t_23
T_20_29_sp12_h_l_0
T_8_29_sp12_h_l_0
T_7_17_sp12_v_t_23
T_7_15_sp4_v_t_47
T_4_15_sp4_h_l_10
T_0_15_span4_horz_19
T_0_11_span4_vert_t_15
T_0_14_lc_trk_g1_7
T_0_14_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_data_c_5
T_31_33_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_v_t_23
T_31_15_sp12_v_t_23
T_20_15_sp12_h_l_0
T_8_15_sp12_h_l_0
T_0_15_span12_horz_11
T_0_15_span4_horz_7
T_0_11_span4_vert_t_13
T_0_14_lc_trk_g0_5
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_data_c_6
T_33_31_wire_io_cluster/io_0/D_IN_0
T_29_31_sp12_h_l_0
T_28_19_sp12_v_t_23
T_28_7_sp12_v_t_23
T_17_7_sp12_h_l_0
T_5_7_sp12_h_l_0
T_4_7_sp4_h_l_1
T_3_7_sp4_v_t_42
T_0_11_span4_horz_18
T_0_11_lc_trk_g1_2
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_data_c_7
T_33_30_wire_io_cluster/io_0/D_IN_0
T_33_30_span12_horz_0
T_21_30_sp12_h_l_0
T_9_30_sp12_h_l_0
T_8_18_sp12_v_t_23
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_10
T_4_12_sp4_v_t_47
T_0_12_span4_horz_4
T_0_12_lc_trk_g0_4
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_data_c_8
T_33_28_wire_io_cluster/io_0/D_IN_0
T_29_28_sp12_h_l_0
T_28_16_sp12_v_t_23
T_17_16_sp12_h_l_0
T_5_16_sp12_h_l_0
T_4_16_sp4_h_l_1
T_3_12_sp4_v_t_43
T_0_12_span4_horz_13
T_0_12_lc_trk_g0_5
T_0_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_data_c_9
T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_15_27_sp12_h_l_0
T_3_27_sp12_h_l_0
T_2_15_sp12_v_t_23
T_2_13_sp4_v_t_47
T_0_13_span4_horz_34
T_0_13_lc_trk_g0_2
T_0_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_disable_active_c
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_4_5_sp12_v_t_23
T_4_17_sp12_v_t_23
T_4_19_lc_trk_g3_4
T_4_19_wire_logic_cluster/lc_7/in_0

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_4_5_sp12_v_t_23
T_4_17_sp12_v_t_23
T_4_20_lc_trk_g3_3
T_4_20_wire_logic_cluster/lc_4/in_0

End 

Net : i_disable_autorefresh_c
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_16
T_4_3_sp12_v_t_23
T_4_15_sp12_v_t_23
T_4_17_lc_trk_g3_4
T_4_17_wire_logic_cluster/lc_4/in_3

End 

Net : i_disable_precharge_c
T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span12_horz_20
T_2_3_sp12_v_t_23
T_2_9_sp4_v_t_39
T_2_13_sp4_v_t_40
T_3_17_sp4_h_l_11
T_4_17_lc_trk_g3_3
T_4_17_input_2_2
T_4_17_wire_logic_cluster/lc_2/in_2

T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span12_horz_20
T_2_3_sp12_v_t_23
T_3_15_sp12_h_l_0
T_4_15_sp4_h_l_3
T_3_15_sp4_v_t_38
T_3_19_sp4_v_t_38
T_3_20_lc_trk_g2_6
T_3_20_wire_logic_cluster/lc_1/in_1

T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span12_horz_20
T_2_3_sp12_v_t_23
T_3_15_sp12_h_l_0
T_2_15_sp4_h_l_1
T_5_15_sp4_v_t_43
T_5_19_sp4_v_t_39
T_4_22_lc_trk_g2_7
T_4_22_input_2_5
T_4_22_wire_logic_cluster/lc_5/in_2

End 

Net : i_loadmod_req_c
T_0_7_wire_io_cluster/io_1/D_IN_0
T_0_7_span4_horz_44
T_1_7_sp4_v_t_39
T_1_11_sp4_v_t_39
T_1_15_lc_trk_g0_2
T_1_15_wire_logic_cluster/lc_0/in_0

T_0_7_wire_io_cluster/io_1/D_IN_0
T_0_7_span4_horz_44
T_1_7_sp4_v_t_39
T_1_11_sp4_v_t_39
T_2_15_sp4_h_l_8
T_5_15_sp4_v_t_36
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_0/in_0

T_0_7_wire_io_cluster/io_1/D_IN_0
T_0_7_span4_horz_12
T_3_7_sp4_v_t_43
T_3_11_sp4_v_t_44
T_3_15_sp4_v_t_37
T_3_19_sp4_v_t_37
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_2/in_0

T_0_7_wire_io_cluster/io_1/D_IN_0
T_0_7_span4_horz_12
T_3_7_sp4_v_t_43
T_3_11_sp4_v_t_44
T_3_15_sp4_v_t_37
T_3_19_sp4_v_t_37
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_6/in_0

T_0_7_wire_io_cluster/io_1/D_IN_0
T_0_7_span4_horz_44
T_1_7_sp4_v_t_39
T_1_11_sp4_v_t_39
T_2_15_sp4_h_l_8
T_5_15_sp4_v_t_36
T_5_19_sp4_v_t_41
T_4_20_lc_trk_g3_1
T_4_20_input_2_0
T_4_20_wire_logic_cluster/lc_0/in_2

End 

Net : i_power_down_c
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_0_16_span12_horz_20
T_1_16_lc_trk_g1_7
T_1_16_wire_logic_cluster/lc_2/in_0

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_0_16_span12_horz_20
T_1_16_lc_trk_g1_7
T_1_16_wire_logic_cluster/lc_6/in_0

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_4_16_lc_trk_g1_4
T_4_16_input_2_5
T_4_16_wire_logic_cluster/lc_5/in_2

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_0/in_3

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_6/in_3

End 

Net : i_precharge_req_c
T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span4_horz_36
T_1_9_sp4_v_t_36
T_1_13_sp4_v_t_36
T_1_15_lc_trk_g2_1
T_1_15_wire_logic_cluster/lc_0/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span4_horz_36
T_1_9_sp4_v_t_36
T_1_13_sp4_v_t_36
T_2_17_sp4_h_l_1
T_2_17_lc_trk_g1_4
T_2_17_wire_logic_cluster/lc_5/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span4_horz_36
T_1_9_sp4_v_t_36
T_1_13_sp4_v_t_36
T_2_17_sp4_h_l_1
T_5_13_sp4_v_t_42
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_0/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span4_horz_20
T_3_9_sp4_v_t_44
T_3_13_sp4_v_t_37
T_3_17_sp4_v_t_45
T_3_20_lc_trk_g0_5
T_3_20_wire_logic_cluster/lc_2/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span4_horz_36
T_1_9_sp4_v_t_36
T_1_13_sp4_v_t_36
T_2_17_sp4_h_l_1
T_5_13_sp4_v_t_42
T_5_17_sp4_v_t_47
T_4_20_lc_trk_g3_7
T_4_20_wire_logic_cluster/lc_0/in_0

End 

Net : i_rst_c_g
T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_17_glb2local_0
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_6/in_0

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_17_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_16_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_24_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_26_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_25_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_22_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_25_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_26_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_27_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_26_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_26_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_26_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_26_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_30_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_27_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_31_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_31_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_31_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_31_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_31_wire_logic_cluster/lc_5/s_r

End 

Net : i_rst_c_i
T_1_17_wire_logic_cluster/lc_6/out
T_0_17_lc_trk_g1_6
T_0_17_wire_gbuf/in

End 

Net : i_rst_c_i_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_22_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_22_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_22_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_23_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_23_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_23_wire_logic_cluster/lc_1/cen

End 

Net : i_rwn_c
T_0_7_wire_io_cluster/io_0/D_IN_0
T_0_7_span12_horz_16
T_4_7_sp12_v_t_23
T_4_13_sp4_v_t_39
T_4_17_sp4_v_t_47
T_3_21_lc_trk_g2_2
T_3_21_input_2_0
T_3_21_wire_logic_cluster/lc_0/in_2

T_0_7_wire_io_cluster/io_0/D_IN_0
T_0_7_span12_horz_16
T_4_7_sp12_v_t_23
T_4_13_sp4_v_t_39
T_4_17_sp4_v_t_47
T_3_21_lc_trk_g2_2
T_3_21_wire_logic_cluster/lc_1/in_1

T_0_7_wire_io_cluster/io_0/D_IN_0
T_0_7_span12_horz_8
T_8_7_sp12_v_t_23
T_0_19_span12_horz_8
T_4_19_sp4_h_l_9
T_7_19_sp4_v_t_39
T_6_22_lc_trk_g2_7
T_6_22_input_2_5
T_6_22_wire_logic_cluster/lc_5/in_2

End 

Net : i_selfrefresh_req_c
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span4_horz_16
T_3_6_sp4_v_t_40
T_3_10_sp4_v_t_45
T_3_14_sp4_v_t_46
T_2_17_lc_trk_g3_6
T_2_17_input_2_1
T_2_17_wire_logic_cluster/lc_1/in_2

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_4_6_sp12_v_t_23
T_4_16_lc_trk_g3_4
T_4_16_wire_logic_cluster/lc_7/in_0

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span4_horz_16
T_3_6_sp4_v_t_40
T_3_10_sp4_v_t_45
T_3_14_sp4_v_t_46
T_4_18_sp4_h_l_11
T_3_18_sp4_v_t_40
T_2_19_lc_trk_g3_0
T_2_19_input_2_3
T_2_19_wire_logic_cluster/lc_3/in_2

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span4_horz_16
T_3_6_sp4_v_t_40
T_3_10_sp4_v_t_45
T_3_14_sp4_v_t_46
T_4_18_sp4_h_l_11
T_3_18_sp4_v_t_40
T_2_19_lc_trk_g3_0
T_2_19_wire_logic_cluster/lc_1/in_0

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_4_6_sp12_v_t_23
T_4_14_sp4_v_t_37
T_4_17_lc_trk_g1_5
T_4_17_input_2_6
T_4_17_wire_logic_cluster/lc_6/in_2

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_4_6_sp12_v_t_23
T_4_18_sp12_v_t_23
T_4_25_lc_trk_g3_3
T_4_25_wire_logic_cluster/lc_2/in_0

End 

Net : io_sdram_dq_in_1
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_12
T_7_22_sp12_h_l_0
T_19_22_sp12_h_l_0
T_26_22_sp4_h_l_9
T_30_22_sp4_h_l_0
T_33_22_span4_vert_t_14
T_33_25_lc_trk_g0_6
T_33_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : io_sdram_dq_in_10
T_0_24_wire_io_cluster/io_0/D_IN_0
T_0_24_span12_horz_0
T_13_24_sp12_h_l_0
T_25_24_sp12_h_l_0
T_33_24_lc_trk_g1_0
T_33_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : io_sdram_dq_in_11
T_2_33_wire_io_cluster/io_0/D_IN_0
T_2_21_sp12_v_t_23
T_3_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_22_21_sp4_h_l_9
T_26_21_sp4_h_l_9
T_30_21_sp4_h_l_0
T_33_21_span4_vert_t_14
T_33_24_lc_trk_g0_6
T_33_24_wire_io_cluster/io_0/D_OUT_0

End 

Net : io_sdram_dq_in_12
T_2_33_wire_io_cluster/io_1/D_IN_0
T_2_23_sp12_v_t_23
T_3_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_27_23_sp12_h_l_0
T_33_23_lc_trk_g1_4
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : io_sdram_dq_in_13
T_3_33_wire_io_cluster/io_0/D_IN_0
T_3_25_sp12_v_t_23
T_4_25_sp12_h_l_0
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_27_25_sp4_h_l_5
T_31_25_sp4_h_l_1
T_33_21_span4_vert_t_12
T_33_23_lc_trk_g0_0
T_33_23_wire_io_cluster/io_0/D_OUT_0

End 

Net : io_sdram_dq_in_14
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_23_sp12_v_t_23
T_4_23_sp12_h_l_0
T_16_23_sp12_h_l_0
T_23_23_sp4_h_l_9
T_27_23_sp4_h_l_5
T_31_23_sp4_h_l_1
T_33_19_span4_vert_t_12
T_33_22_lc_trk_g0_4
T_33_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : io_sdram_dq_in_15
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_29_21_sp12_h_l_0
T_33_21_lc_trk_g1_0
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : io_sdram_dq_in_2
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_5_31_sp12_h_l_0
T_16_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_29_19_sp12_h_l_0
T_33_19_lc_trk_g0_0
T_33_19_wire_io_cluster/io_0/D_OUT_0

End 

Net : io_sdram_dq_in_3
T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_12
T_7_13_sp12_h_l_0
T_19_13_sp12_h_l_0
T_26_13_sp4_h_l_9
T_29_9_sp4_v_t_38
T_30_9_sp4_h_l_8
T_33_9_lc_trk_g1_5
T_33_9_wire_io_cluster/io_0/D_OUT_0

End 

Net : io_sdram_dq_in_4
T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span12_horz_8
T_9_14_sp12_h_l_0
T_21_14_sp12_h_l_0
T_32_2_sp12_v_t_23
T_32_6_sp4_v_t_41
T_33_6_span4_horz_9
T_33_6_lc_trk_g0_1
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : io_sdram_dq_in_5
T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span12_horz_12
T_7_14_sp12_h_l_0
T_19_14_sp12_h_l_0
T_30_2_sp12_v_t_23
T_30_6_sp4_v_t_41
T_31_6_sp4_h_l_9
T_33_6_lc_trk_g1_1
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : io_sdram_dq_in_6
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_30_0_span12_vert_20
T_30_5_sp4_v_t_39
T_31_5_sp4_h_l_7
T_33_5_lc_trk_g0_7
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_619_i
T_7_25_wire_logic_cluster/lc_5/out
T_7_18_sp12_v_t_22
T_7_30_sp12_v_t_22
T_7_33_lc_trk_g0_2
T_7_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_620_i
T_1_22_wire_logic_cluster/lc_2/out
T_0_22_lc_trk_g1_2
T_0_22_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_621_i
T_1_22_wire_logic_cluster/lc_7/out
T_0_22_lc_trk_g1_7
T_0_22_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_data_req_c
T_5_22_wire_logic_cluster/lc_6/out
T_5_16_sp12_v_t_23
T_5_28_sp12_v_t_23
T_5_33_lc_trk_g0_7
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_data_valid_c
T_3_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_2_20_sp12_v_t_22
T_2_29_sp4_v_t_36
T_2_33_span4_horz_r_0
T_5_33_lc_trk_g0_4
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_622_i
T_4_32_wire_logic_cluster/lc_6/out
T_4_33_lc_trk_g0_6
T_4_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_read_done_c
T_1_26_wire_logic_cluster/lc_5/out
T_0_26_span4_horz_31
T_0_26_span4_vert_t_13
T_0_30_lc_trk_g1_1
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_sdram_addr_1_11
T_3_22_wire_logic_cluster/lc_2/out
T_3_21_sp4_v_t_36
T_3_25_sp4_v_t_41
T_4_29_sp4_h_l_10
T_7_29_sp4_v_t_38
T_7_33_lc_trk_g0_3
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_addr_2_0
T_4_21_wire_logic_cluster/lc_2/out
T_4_21_sp4_h_l_9
T_3_17_sp4_v_t_44
T_0_17_span4_horz_20
T_0_17_lc_trk_g1_4
T_0_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_addr_2_1
T_6_21_wire_logic_cluster/lc_0/out
T_6_19_sp4_v_t_45
T_3_19_sp4_h_l_2
T_0_19_span4_horz_34
T_0_19_lc_trk_g0_2
T_0_19_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_sdram_addr_2_10
T_4_22_wire_logic_cluster/lc_5/out
T_4_21_sp4_v_t_42
T_0_25_span4_horz_0
T_0_25_lc_trk_g1_0
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_addr_2_2
T_4_21_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_45
T_0_21_span4_horz_1
T_0_17_span4_vert_t_12
T_0_18_lc_trk_g0_4
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_sdram_addr_2_3
T_4_21_wire_logic_cluster/lc_6/out
T_4_18_sp4_v_t_36
T_0_18_span4_horz_7
T_0_18_lc_trk_g0_7
T_0_18_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_addr_2_4
T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_0_17_span4_vert_t_13
T_0_19_lc_trk_g0_1
T_0_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_addr_2_5
T_6_21_wire_logic_cluster/lc_1/out
T_6_21_sp4_h_l_7
T_2_21_sp4_h_l_10
T_0_21_span4_horz_43
T_0_17_span4_vert_t_15
T_0_20_lc_trk_g1_7
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_sdram_addr_2_6
T_6_21_wire_logic_cluster/lc_3/out
T_6_20_sp12_v_t_22
T_0_20_span12_horz_13
T_0_20_lc_trk_g0_5
T_0_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_addr_2_7
T_6_21_wire_logic_cluster/lc_5/out
T_0_21_span12_horz_6
T_0_21_lc_trk_g0_6
T_0_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_sdram_addr_2_8
T_4_22_wire_logic_cluster/lc_1/out
T_4_22_sp4_h_l_7
T_3_22_sp4_v_t_42
T_0_26_span4_horz_13
T_0_26_span4_vert_t_14
T_0_27_lc_trk_g0_6
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_sdram_addr_2_9
T_4_22_wire_logic_cluster/lc_3/out
T_4_21_sp12_v_t_22
T_4_24_sp4_v_t_42
T_0_24_span4_horz_1
T_0_24_span4_vert_t_12
T_0_27_lc_trk_g1_4
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_addr_cl_i_0
T_4_23_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_41
T_5_25_sp4_h_l_4
T_7_25_lc_trk_g2_1
T_7_25_wire_logic_cluster/lc_5/in_0

End 

Net : o_sdram_blkaddr_c_0
T_5_23_wire_logic_cluster/lc_7/out
T_4_23_sp4_h_l_6
T_3_23_sp4_v_t_43
T_0_27_span4_horz_19
T_0_27_span4_vert_t_15
T_0_28_lc_trk_g1_7
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_sdram_blkaddr_c_1
T_4_23_wire_logic_cluster/lc_1/out
T_4_20_sp12_v_t_22
T_4_29_sp4_v_t_36
T_4_33_span4_horz_r_0
T_6_33_lc_trk_g1_0
T_6_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_casn_c
T_7_18_wire_logic_cluster/lc_3/out
T_8_17_sp4_v_t_39
T_8_21_sp4_v_t_40
T_8_25_sp4_v_t_45
T_8_29_sp4_v_t_46
T_8_33_lc_trk_g0_3
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_cke_c
T_1_19_wire_logic_cluster/lc_6/out
T_2_18_sp4_v_t_45
T_0_22_span4_horz_25
T_0_22_span4_vert_t_12
T_0_24_lc_trk_g1_0
T_0_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_clk_c
T_1_17_wire_logic_cluster/lc_3/out
T_0_17_span4_horz_11
T_4_17_sp4_v_t_46
T_0_21_span4_horz_4
T_0_21_lc_trk_g1_4
T_0_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_dqm_3_1
T_1_20_wire_logic_cluster/lc_1/out
T_1_17_sp12_v_t_22
T_1_26_sp4_v_t_36
T_0_30_span4_horz_43
T_0_30_lc_trk_g0_3
T_0_30_wire_io_cluster/io_1/D_OUT_0

T_1_20_wire_logic_cluster/lc_1/out
T_1_17_sp12_v_t_22
T_1_26_sp4_v_t_36
T_0_30_span4_horz_43
T_0_30_span4_vert_t_15
T_0_31_lc_trk_g1_7
T_0_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_sdram_rasn_c
T_1_20_wire_logic_cluster/lc_4/out
T_1_19_sp4_v_t_40
T_1_23_sp4_v_t_40
T_1_27_sp4_v_t_40
T_0_31_span4_horz_40
T_0_31_lc_trk_g1_0
T_0_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_sdram_wen_c
T_1_21_wire_logic_cluster/lc_7/out
T_1_16_sp12_v_t_22
T_1_28_sp12_v_t_22
T_1_33_lc_trk_g1_6
T_1_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_write_done_c
T_2_25_wire_logic_cluster/lc_1/out
T_0_25_span4_horz_10
T_0_25_lc_trk_g0_2
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : power_down_reg1_iZ0
T_1_16_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g0_6
T_1_17_wire_logic_cluster/lc_3/in_3

End 

Net : N_623_i
T_1_14_wire_logic_cluster/lc_4/out
T_0_13_lc_trk_g0_4
T_0_13_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_624_i
T_1_14_wire_logic_cluster/lc_6/out
T_0_14_lc_trk_g1_6
T_0_14_wire_io_cluster/io_0/OUT_ENB

End 

Net : sdram_dq_en
T_4_31_wire_logic_cluster/lc_6/out
T_4_32_lc_trk_g0_6
T_4_32_wire_logic_cluster/lc_1/in_3

End 

Net : sdram_dq_en_i_rep0_i
T_1_23_wire_logic_cluster/lc_4/out
T_1_22_lc_trk_g1_4
T_1_22_wire_logic_cluster/lc_2/in_3

End 

Net : sdram_dq_en_i_rep10_i
T_2_24_wire_logic_cluster/lc_2/out
T_1_24_lc_trk_g2_2
T_1_24_wire_logic_cluster/lc_1/in_3

End 

Net : sdram_dq_en_i_rep11_i
T_3_31_wire_logic_cluster/lc_1/out
T_2_32_lc_trk_g0_1
T_2_32_wire_logic_cluster/lc_1/in_0

End 

Net : sdram_dq_en_i_rep12_i
T_3_31_wire_logic_cluster/lc_3/out
T_2_31_lc_trk_g3_3
T_2_31_wire_logic_cluster/lc_3/in_3

End 

Net : sdram_dq_en_i_rep13_i
T_3_31_wire_logic_cluster/lc_2/out
T_3_32_lc_trk_g0_2
T_3_32_wire_logic_cluster/lc_4/in_0

End 

Net : sdram_dq_en_i_rep14_i
T_3_30_wire_logic_cluster/lc_4/out
T_3_29_sp4_v_t_40
T_3_32_lc_trk_g1_0
T_3_32_wire_logic_cluster/lc_0/in_3

End 

Net : sdram_dq_en_i_rep1_i
T_1_23_wire_logic_cluster/lc_0/out
T_1_22_lc_trk_g1_0
T_1_22_wire_logic_cluster/lc_7/in_0

End 

Net : sdram_dq_en_i_rep2_i
T_4_31_wire_logic_cluster/lc_1/out
T_4_32_lc_trk_g0_1
T_4_32_wire_logic_cluster/lc_6/in_1

End 

Net : sdram_dq_en_i_rep3_i
T_2_15_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_4/in_0

End 

Net : sdram_dq_en_i_rep4_i
T_2_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g3_2
T_1_14_wire_logic_cluster/lc_6/in_3

End 

Net : sdram_dq_en_i_rep5_i
T_2_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_5/in_0

End 

Net : sdram_dq_en_i_rep6_i
T_3_13_wire_logic_cluster/lc_5/out
T_2_13_sp4_h_l_2
T_1_9_sp4_v_t_39
T_1_11_lc_trk_g2_2
T_1_11_wire_logic_cluster/lc_5/in_3

End 

Net : sdram_dq_en_i_rep7_i
T_3_13_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g2_2
T_2_12_wire_logic_cluster/lc_1/in_3

End 

Net : sdram_dq_en_i_rep8_i
T_1_13_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g1_7
T_1_12_wire_logic_cluster/lc_0/in_0

End 

Net : sdram_dq_en_i_rep9_i
T_3_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_7/in_0

End 

