module concat_try(
                        input [7:0] rdout_fifo,
								input [23:0] data_fifo_stm,
								input reset,
                        input CLK,
								input ready,
                        output rdreq_fifo_stm,
                        output rdy,
								output [7:0] UART_data
                        );
								
								
								
								
					
					
								
endmodule