/**
 * dts file for Hisilicon PhosphorV660 32core Soc
 *
 * Copyright (C) 2014,2015 Hisilicon Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * publishhed by the Free Software Foundation.
 *
 */

/ {
	compatible = "hisilicon,hip06-d03";
	interrupt-parent = <&gic0>;
	#address-cells = <2>;
	#size-cells = <2>;

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};

				core1 {
					cpu = <&CPU1>;
				};

				core2 {
					cpu = <&CPU2>;
				};

				core3 {
					cpu = <&CPU3>;
				};

				core4 {
					cpu = <&CPU4>;
				};

				core5 {
					cpu = <&CPU5>;
				};

				core6 {
					cpu = <&CPU6>;
				};

				core7 {
					cpu = <&CPU7>;
				};

				core8 {
					cpu = <&CPU8>;
				};

				core9 {
					cpu = <&CPU9>;
				};

				core10 {
					cpu = <&CPU10>;
				};

				core11 {
					cpu = <&CPU11>;
				};

				core12 {
					cpu = <&CPU12>;
				};

				core13 {
					cpu = <&CPU13>;
				};

				core14 {
					cpu = <&CPU14>;
				};

				core15 {
					cpu = <&CPU15>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&CPU16>;
				};

				core1 {
					cpu = <&CPU17>;
				};

				core2 {
					cpu = <&CPU18>;
				};

				core3 {
					cpu = <&CPU19>;
				};

				core4 {
					cpu = <&CPU20>;
				};

				core5 {
					cpu = <&CPU21>;
				};

				core6 {
					cpu = <&CPU22>;
				};

				core7 {
					cpu = <&CPU23>;
				};

				core8 {
					cpu = <&CPU24>;
				};

				core9 {
					cpu = <&CPU25>;
				};

				core10 {
					cpu = <&CPU26>;
				};

				core11 {
					cpu = <&CPU27>;
				};

				core12 {
					cpu = <&CPU28>;
				};

				core13 {
					cpu = <&CPU29>;
				};

				core14 {
					cpu = <&CPU30>;
				};

				core15 {
					cpu = <&CPU31>;
				};
			};
		};

		CPU0: cpu@10000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10000>;
			enable-method = "psci";
		};

		CPU1: cpu@10001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10001>;
			enable-method = "psci";
		};

		CPU2: cpu@10002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10002>;
			enable-method = "psci";
		};

		CPU3: cpu@10003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10003>;
			enable-method = "psci";
		};

		CPU4: cpu@10100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10100>;
			enable-method = "psci";
		};

		CPU5: cpu@10101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10101>;
			enable-method = "psci";
		};

		CPU6: cpu@10102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10102>;
			enable-method = "psci";
		};

		CPU7: cpu@10103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10103>;
			enable-method = "psci";
		};

		CPU8: cpu@10200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10200>;
			enable-method = "psci";
		};

		CPU9: cpu@10201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10201>;
			enable-method = "psci";
		};

		CPU10: cpu@10202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10202>;
			enable-method = "psci";
		};

		CPU11: cpu@10203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10203>;
			enable-method = "psci";
		};

		CPU12: cpu@10300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10300>;
			enable-method = "psci";
		};

		CPU13: cpu@10301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10301>;
			enable-method = "psci";
		};

		CPU14: cpu@10302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10302>;
			enable-method = "psci";
		};

		CPU15: cpu@10303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10303>;
			enable-method = "psci";
		};

		CPU16: cpu@20000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20000>;
			enable-method = "psci";
		};

		CPU17: cpu@20001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20001>;
			enable-method = "psci";
		};

		CPU18: cpu@20002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20002>;
			enable-method = "psci";
		};

		CPU19: cpu@20003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20003>;
			enable-method = "psci";
		};

		CPU20: cpu@20100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20100>;
			enable-method = "psci";
		};

		CPU21: cpu@20101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20101>;
			enable-method = "psci";
		};

		CPU22: cpu@20102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20102>;
			enable-method = "psci";
		};

		CPU23: cpu@20103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20103>;
			enable-method = "psci";
		};

		CPU24: cpu@20200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20200>;
			enable-method = "psci";
		};

		CPU25: cpu@20201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20201>;
			enable-method = "psci";
		};

		CPU26: cpu@20202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20202>;
			enable-method = "psci";
		};

		CPU27: cpu@20203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20203>;
			enable-method = "psci";
		};

		CPU28: cpu@20300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20300>;
			enable-method = "psci";
		};

		CPU29: cpu@20301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20301>;
			enable-method = "psci";
		};

		CPU30: cpu@20302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20302>;
			enable-method = "psci";
		};

		CPU31: cpu@20303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20303>;
			enable-method = "psci";
		};
	};

	gic0: interrupt-controller@6d000000 {
		compatible = "hisilicon,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		interrupt-controller;
		#redistributor-regions = <2>;
		redistributor-stride = <0x0 0x30000>;
		reg = <0x0 0x6d000000 0x0 0x10000>,	/* P0 GICD A*/
		      <0x0 0x6d100000 0x0 0x300000>,	/* P0 GICR A*/
		      <0x0 0x4d100000 0x0 0x300000>,	/* P0 GICR C*/
		      <0x0 0xfe000000 0 0x10000>,	/* GICC */
		      <0x0 0xfe010000 0 0x10000>,	/* GICH */
		      <0x0 0xfe020000 0 0x10000>;	/* GICV */

		interrupts = <1 9 0xff04>;

		p0_its_dsa: interrupt-controller@c6000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x0 0xc6000000 0x0 0x1000000>;
		};
	};

	gic1: interrupt-controller@4d000000 {		/* P0 GICD C*/
		compatible = "hisilicon,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-controller;
		reg = <0x0 0x4d000000 0x0 0x10000>;
	};

/*
	smmu_p0_pcie {
		compatible = "arm,smmu-v3";
		reg = <0x0 0xa0040000 0x0 0x20000>;
		interrupt-parent  = <&mbigen_p0_pcie>;
		interrupts = <0x40b0c 3 39 7>,
			     <0x40b0c 3 40 7>,
			     <0x40b0c 3 41 7>;
		interrupt-names = "eventq", "gerror", "priq";
		#iommu-cells = <1>;
		dma-coherent;
		smmu-cb-memtype = <0x40080 0x1>, <0x22c00 0x1>;
	};

	smmu_p0_dsa {
		compatible = "arm,smmu-v3";
		reg = <0x0 0xc0040000 0x0 0x20000>;
		interrupt-parent  = <&mbigen_p0_dsa>;
		interrupts = <0x40b20 3 78 6>,
			     <0x40b20 3 79 6>,
			     <0x40b20 3 80 6>;
		interrupt-names = "eventq", "gerror", "priq";
		#iommu-cells = <1>;
		dma-coherent;
		smmu-cb-memtype = <0x0 0x1>;
	};

	smmu0: smmu_p0_alg {
		compatible = "arm,smmu-v3";
		reg = <0x0 0xd0040000 0x0 0x20000>;
		interrupt-parent  = <&mbigen_p0_alg>;
		interrupts = <0x40b1b 3 29 6>,
			     <0x40b1b 3 30 6>,
			     <0x40b1b 3 31 6>;
		interrupt-names = "eventq", "gerror", "priq";
		#iommu-cells = <1>;
		dma-coherent;
	};
*/
	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 13 4>,
			     <1 14 4>,
			     <1 11 4>,
			     <1 10 4>;
	};
/*
	hisi_sas: sas {
		compatible = "hisilicon,p660-sas";
		core-count = <3>;
		status = "okay";
		#address-cells = <2>;
		#size-cells = <2>;
		#interrupt-cells = <4>;
		dma-coherent;
		ranges;

		core0: sas@c3000000 {
			compatible = "hisilicon,hi1610-sas-core";
			core-id = <0>;
			reg = <0 0xc3000000 0 0x10000>;
			queue-count = <16>;
			phy-count = <8>;
			interrupt-parent = <&mbigen_p0_dsa>;
			interrupts = <0x40900 128 0 1>,
			<0x40900 128 1 1>,	<0x40900 128 2 1>,	<0x40900 128 3 1>,	<0x40900 128 4 1>,	<0x40900 128 5 1>,	<0x40900 128 6 1>,
			<0x40900 128 7 1>,	<0x40900 128 8 1>,	<0x40900 128 9 1>,	<0x40900 128 10 1>,	<0x40900 128 11 1>,	<0x40900 128 12 1>,
			<0x40900 128 13 1>,	<0x40900 128 14 1>,	<0x40900 128 15 1>,	<0x40900 128 16 1>,	<0x40900 128 17 1>,	<0x40900 128 18 1>,
			<0x40900 128 19 1>,	<0x40900 128 20 1>,	<0x40900 128 21 1>,	<0x40900 128 22 1>,	<0x40900 128 23 1>,	<0x40900 128 24 1>,
			<0x40900 128 25 1>,	<0x40900 128 26 1>,	<0x40900 128 27 1>,	<0x40900 128 28 1>,	<0x40900 128 29 1>,	<0x40900 128 30 1>,
			<0x40900 128 31 1>,	<0x40900 128 32 1>,	<0x40900 128 33 1>,	<0x40900 128 34 1>,	<0x40900 128 35 1>,	<0x40900 128 36 1>,
			<0x40900 128 37 1>,	<0x40900 128 38 1>,	<0x40900 128 39 1>,	<0x40900 128 40 1>,	<0x40900 128 41 1>,	<0x40900 128 42 1>,
			<0x40900 128 43 1>,	<0x40900 128 44 1>,	<0x40900 128 45 1>,	<0x40900 128 46 1>,	<0x40900 128 47 1>,	<0x40900 128 48 1>,
			<0x40900 128 49 1>,	<0x40900 128 50 1>,	<0x40900 128 51 1>,	<0x40900 128 52 1>,	<0x40900 128 53 1>,	<0x40900 128 54 1>,
			<0x40900 128 55 1>,	<0x40900 128 56 1>,	<0x40900 128 57 1>,	<0x40900 128 58 1>,	<0x40900 128 59 1>,	<0x40900 128 60 1>,
			<0x40900 128 61 1>,	<0x40900 128 62 1>,	<0x40900 128 63 1>,	<0x40900 128 64 1>,	<0x40900 128 65 1>,	<0x40900 128 66 1>,
			<0x40900 128 67 1>,	<0x40900 128 68 1>,	<0x40900 128 69 1>,	<0x40900 128 70 1>,	<0x40900 128 71 1>,	<0x40900 128 72 1>,
			<0x40900 128 73 1>,	<0x40900 128 74 1>,	<0x40900 128 75 1>,	<0x40900 128 76 1>,	<0x40900 128 77 1>,	<0x40900 128 78 1>,
			<0x40900 128 79 1>,	<0x40900 128 80 1>,	<0x40900 128 81 1>,	<0x40900 128 82 1>,	<0x40900 128 83 1>,	<0x40900 128 84 1>,
			<0x40900 128 85 1>,	<0x40900 128 86 1>,	<0x40900 128 87 1>,	<0x40900 128 88 1>,	<0x40900 128 89 1>,	<0x40900 128 90 1>,
			<0x40900 128 91 1>,	<0x40900 128 92 1>,	<0x40900 128 93 1>,	<0x40900 128 94 1>,	<0x40900 128 95 1>,	<0x40900 128 25 5>,
			<0x40900 128 26 5>,	<0x40900 128 27 5>,	<0x40900 128 28 5>,	<0x40900 128 29 5>,	<0x40900 128 30 5>,	<0x40900 128 31 5>,
			<0x40900 128 32 5>,	<0x40900 128 33 5>,	<0x40900 128 34 5>,	<0x40900 128 35 5>,	<0x40900 128 36 5>,	<0x40900 128 37 5>,
			<0x40900 128 38 5>,	<0x40900 128 39 5>,	<0x40900 128 40 5>,	<0x40900 128 41 5>,	<0x40900 128 42 5>,	<0x40900 128 43 5>,
			<0x40900 128 44 5>,	<0x40900 128 45 5>,	<0x40900 128 46 5>,	<0x40900 128 47 5>,	<0x40900 128 48 5>,	<0x40900 128 49 5>,
			<0x40900 128 50 5>,	<0x40900 128 51 5>,	<0x40900 128 52 5>,	<0x40900 128 53 5>,	<0x40900 128 54 5>,	<0x40900 128 55 5>,
			<0x40900 128 56 5>;
			status = "disabled";
		};

		core1: sas@a2000000 {
			compatible = "hisilicon,hi1610-sas-core";
			core-id = <1>;
			reg = <0 0xa2000000 0 0x10000>;
			queue-count = <16>;
			phy-count = <8>;
			interrupt-parent = <&mbigen_p0_pcie>;
			interrupts = <0x40000 128 0 1>, <0x40000 128 1 1>, <0x40000 128 2 1>, <0x40000 128 3 1>, <0x40000 128 4 1>, <0x40000 128 5 1>,
			<0x40000 128 6 1>, <0x40000 128 7 1>, <0x40000 128 8 1>, <0x40000 128 9 1>, <0x40000 128 10 1>, <0x40000 128 11 1>,
			<0x40000 128 12 1>, <0x40000 128 13 1>, <0x40000 128 14 1>, <0x40000 128 15 1>, <0x40000 128 16 1>, <0x40000 128 17 1>,
			<0x40000 128 18 1>, <0x40000 128 19 1>, <0x40000 128 20 1>, <0x40000 128 21 1>, <0x40000 128 22 1>, <0x40000 128 23 1>,
			<0x40000 128 24 1>, <0x40000 128 25 1>, <0x40000 128 26 1>, <0x40000 128 27 1>, <0x40000 128 28 1>, <0x40000 128 29 1>,				 
			<0x40000 128 30 1>, <0x40000 128 31 1>, <0x40000 128 32 1>, <0x40000 128 33 1>, <0x40000 128 34 1>, <0x40000 128 35 1>,
			<0x40000 128 36 1>, <0x40000 128 37 1>, <0x40000 128 38 1>, <0x40000 128 39 1>, <0x40000 128 40 1>, <0x40000 128 41 1>,
			<0x40000 128 42 1>, <0x40000 128 43 1>, <0x40000 128 44 1>, <0x40000 128 45 1>, <0x40000 128 46 1>, <0x40000 128 47 1>,
			<0x40000 128 48 1>, <0x40000 128 49 1>, <0x40000 128 50 1>, <0x40000 128 51 1>, <0x40000 128 52 1>, <0x40000 128 53 1>,
			<0x40000 128 54 1>, <0x40000 128 55 1>, <0x40000 128 56 1>, <0x40000 128 57 1>, <0x40000 128 58 1>, <0x40000 128 59 1>,
			<0x40000 128 60 1>, <0x40000 128 61 1>, <0x40000 128 62 1>, <0x40000 128 63 1>, <0x40000 128 64 1>, <0x40000 128 65 1>,
			<0x40000 128 66 1>, <0x40000 128 67 1>, <0x40000 128 68 1>, <0x40000 128 69 1>, <0x40000 128 70 1>, <0x40000 128 71 1>,
			<0x40000 128 72 1>, <0x40000 128 73 1>, <0x40000 128 74 1>, <0x40000 128 75 1>, <0x40000 128 76 1>, <0x40000 128 77 1>,
			<0x40000 128 78 1>, <0x40000 128 79 1>, <0x40000 128 80 1>, <0x40000 128 81 1>, <0x40000 128 82 1>, <0x40000 128 83 1>,
			<0x40000 128 84 1>, <0x40000 128 85 1>, <0x40000 128 86 1>, <0x40000 128 87 1>, <0x40000 128 88 1>, <0x40000 128 89 1>,
			<0x40000 128 90 1>, <0x40000 128 91 1>, <0x40000 128 92 1>, <0x40000 128 93 1>, <0x40000 128 94 1>, <0x40000 128 95 1>,
			<0x40000 128 0 5>, <0x40000 128 1 5>, <0x40000 128 2 5>, <0x40000 128 3 5>, <0x40000 128 4 5>, <0x40000 128 5 5>,
			<0x40000 128 6 5>, <0x40000 128 7 5>, <0x40000 128 8 5>, <0x40000 128 9 5>, <0x40000 128 10 5>, <0x40000 128 11 5>,
			<0x40000 128 12 5>, <0x40000 128 13 5>, <0x40000 128 14 5>, <0x40000 128 15 5>, <0x40000 128 16 5>, <0x40000 128 17 5>,
			<0x40000 128 18 5>, <0x40000 128 19 5>, <0x40000 128 20 5>, <0x40000 128 21 5>, <0x40000 128 22 5>, <0x40000 128 23 5>,
			<0x40000 128 24 5>, <0x40000 128 25 5>, <0x40000 128 26 5>, <0x40000 128 27 5>, <0x40000 128 28 5>, <0x40000 128 29 5>,
			<0x40000 128 31 5>, <0x40000 128 31 5>;
			status = "disabled";
		};

		core2: sas@a3000000 {
			compatible = "hisilicon,hi1610-sas-core";
			core-id = <2>;
			reg = <0 0xa3000000 0 0x10000>;
			queue-count = <16>;
			phy-count = <8>;
			interrupt-parent = <&mbigen_p0_pcie>;
			interrupts = <0x40040 128 0 2>, <0x40040 128 1 2>,	<0x40040 128 2 2>, <0x40040 128 3 2>, <0x40040 128 4 2>, <0x40040 128 5 2>, 
					 <0x40040 128 6 2>, <0x40040 128 7 2>, <0x40040 128 8 2>, <0x40040 128 9 2>, <0x40040 128 10 2>, <0x40040 128 11 2>,
					 <0x40040 128 12 2>, <0x40040 128 13 2>, <0x40040 128 14 2>, <0x40040 128 15 2>, <0x40040 128 16 2>, <0x40040 128 17 2>,
					 <0x40040 128 18 2>, <0x40040 128 19 2>, <0x40040 128 20 2>, <0x40040 128 21 2>, <0x40040 128 22 2>, <0x40040 128 23 2>,
					 <0x40040 128 24 2>, <0x40040 128 25 2>, <0x40040 128 26 2>, <0x40040 128 27 2>, <0x40040 128 28 2>, <0x40040 128 29 2>,
					 <0x40040 128 30 2>, <0x40040 128 31 2>, <0x40040 128 32 2>, <0x40040 128 33 2>, <0x40040 128 34 2>, <0x40040 128 35 2>,
					 <0x40040 128 36 2>, <0x40040 128 37 2>, <0x40040 128 38 2>, <0x40040 128 39 2>, <0x40040 128 40 2>, <0x40040 128 41 2>,
					 <0x40040 128 42 2>, <0x40040 128 43 2>, <0x40040 128 44 2>, <0x40040 128 45 2>, <0x40040 128 46 2>, <0x40040 128 47 2>,
				 <0x40040 128 48 2>, <0x40040 128 49 2>, <0x40040 128 50 2>, <0x40040 128 51 2>, <0x40040 128 52 2>, <0x40040 128 53 2>,
				 <0x40040 128 54 2>, <0x40040 128 55 2>, <0x40040 128 56 2>, <0x40040 128 57 2>, <0x40040 128 58 2>, <0x40040 128 59 2>,
				 <0x40040 128 60 2>, <0x40040 128 61 2>, <0x40040 128 62 2>, <0x40040 128 63 2>, <0x40040 128 64 2>, <0x40040 128 65 2>,
				 <0x40040 128 66 2>, <0x40040 128 67 2>, <0x40040 128 68 2>, <0x40040 128 69 2>, <0x40040 128 70 2>, <0x40040 128 71 2>,
				 <0x40040 128 72 2>, <0x40040 128 73 2>, <0x40040 128 74 2>, <0x40040 128 75 2>, <0x40040 128 76 2>, <0x40040 128 77 2>,
				 <0x40040 128 78 2>, <0x40040 128 79 2>, <0x40040 128 80 2>, <0x40040 128 81 2>, <0x40040 128 82 2>, <0x40040 128 83 2>,
				 <0x40040 128 84 2>, <0x40040 128 85 2>, <0x40040 128 86 2>, <0x40040 128 87 2>, <0x40040 128 88 2>, <0x40040 128 89 2>,
				 <0x40040 128 90 2>, <0x40040 128 91 2>, <0x40040 128 92 2>, <0x40040 128 93 2>, <0x40040 128 94 2>, <0x40040 128 95 2>,
				 <0x40040 128 32 5>, <0x40040 128 33 5>, <0x40040 128 34 5>, <0x40040 128 35 5>, <0x40040 128 36 5>, <0x40040 128 37 5>,
				 <0x40040 128 38 5>, <0x40040 128 39 5>, <0x40040 128 40 5>, <0x40040 128 41 5>, <0x40040 128 42 5>, <0x40040 128 43 5>,
				 <0x40040 128 44 5>, <0x40040 128 45 5>, <0x40040 128 46 5>, <0x40040 128 47 5>, <0x40040 128 48 5>, <0x40040 128 49 5>,
				 <0x40040 128 50 5>, <0x40040 128 51 5>, <0x40040 128 52 5>, <0x40040 128 53 5>, <0x40040 128 54 5>, <0x40040 128 55 5>,
				 <0x40040 128 56 5>, <0x40040 128 57 5>, <0x40040 128 58 5>, <0x40040 128 59 5>, <0x40040 128 60 5>, <0x40040 128 61 5>,
				 <0x40040 128 62 5>, <0x40040 128 63 5>;	
			status = "disabled";
		};
	};
*/
	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <1 7 4>;
	};

	hipv660-cpufreq {
		compatible = "hisilicon,hip-cpufreq";
		reg = <0x0 0x40010000 0x0 0x10000>,
		      <0x0 0x80000000 0x0 0x10000>,
		      <0x0 0xe0000000 0x0 0x10000>;
	};

	peripherals {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0x0 0x0 0x0 0x0 0xfff 0xffffffff>;

		peri_clk: peri_clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <200000000>;
		};

		refclk18461mhz: refclk18461mhz {
		        compatible = "fixed-clock";
           		#clock-cells = <0>;
		 	clock-frequency = <1846100>;
	        };

		alg_clk: alg_clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <175000000>;
		};

		mbigen_p0_alg: interrupt-controller@d0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xd0080000 0x0 0x10000>;
		};

		mbigen_p0_dsa: interrupt-controller@c0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xc0080000 0x0 0x10000>;
		};

		mbigen_p0_pcie: interrupt-controller@a0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xa0080000 0x0 0x10000>;
		};

		uart0: uart@60300000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x60300000 0x0 0x10000>;
			interrupts = <0 317 4>;
			clocks = <&peri_clk>;
			clock-names = "apb_pclk";
			reg-shift = <2>;
		};

		usb_ohci {
			compatible = "hisi, hi1710-ohci", "generic-ohci";
			reg = <0x0 0xa7030000 0x0 0x10000>;
			interrupt-parent = <&mbigen_p0_pcie>;
			interrupts = <0x40080 2 64 5>;
			dma-coherent;
		};

		usb_ehci {
			compatible = "hisi, hi1710-ehci", "generic-ehci";
			reg = <0x0 0xa7020000 0x0 0x10000>;
			interrupt-parent = <&mbigen_p0_pcie>;
			interrupts = <0x40080 2 65 5>;
			dma-coherent;
		};

		pc_gpio0: gpio@602e0000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "snps,dw-apb-gpio";
			reg = <0x0 0x602e0000 0x0 0x10000>;

			porta: gpio-controller@0 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,nr-gpios = <32>;
				reg = <0>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <0 312 4>;
			};
		};
	};

	lpc_0: lpc@a01b0000 {
		compatible = "hisilicon,low-pin-count";
		reg = <0x0 0xa01b0000 0x0 0x10000>,
	        <0x0 0xa0170000 0x0 0x10000>,
	        <0x0 0xa0100000 0x0 0x10000>;   
	};

	ipmi_0:ipmi@000000e4{
        	device_type = "ipmi";
	        compatible = "ipmi-bt";
	        reg = <0x0 0x000000e4 0x0 0x10000>;
	};

	uart_1: uart@02f8 {
		compatible = "hisilicon,16550-lpc-uart";
		reg = <0 0x02f8 0x0 0x100>;
		clocks = <&refclk18461mhz>;
		clock-names = "clk";
		reg-shift = <0>;
	}; 

};
