module dut(
 input [31:0] n,
 output reg [31:0] result
 );
 integer i;
 //verilog function
 function integer factorial;
   input integer n;
   integer i;
   begin
        factorial = 1;
        for ( i =1 ; i <= n; i = i + 1)
        factorial = factorial * i;
   end
 endfunction
 
 always@(*) begin
    result = factorial(n);
 end
 
endmodule
