{"Source Block": ["oh/elink/dv/dut_axi_elink.v@130:140@HdlIdDef", "   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From emaxi of emaxi.v\n"], "Clone Blocks": [["oh/elink/dv/dut_axi_elink.v@127:137", "   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@135:145", "   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From emaxi of emaxi.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From emaxi of emaxi.v\n   wire [M_IDW-1:0]\tm_axi_arid;\t\t// From emaxi of emaxi.v\n   wire [7:0]\t\tm_axi_arlen;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_arlock;\t\t// From emaxi of emaxi.v\n   wire [2:0]\t\tm_axi_arprot;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_elink.v@101:111", "   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@132:142", "   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From emaxi of emaxi.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From emaxi of emaxi.v\n   wire [M_IDW-1:0]\tm_axi_arid;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_axi_elink.v@124:134", "   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@126:136", "   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@134:144", "   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From emaxi of emaxi.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From emaxi of emaxi.v\n   wire [M_IDW-1:0]\tm_axi_arid;\t\t// From emaxi of emaxi.v\n   wire [7:0]\t\tm_axi_arlen;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_arlock;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_axi_elink.v@125:135", "   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@129:139", "   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_elink.v@100:110", "   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@103:113", "   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   // End of automatics\n   \n"], ["oh/elink/dv/dut_elink.v@99:109", "   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@133:143", "   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From emaxi of emaxi.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From emaxi of emaxi.v\n   wire [M_IDW-1:0]\tm_axi_arid;\t\t// From emaxi of emaxi.v\n   wire [7:0]\t\tm_axi_arlen;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_elink.v@83:93", "   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@102:112", "   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   // End of automatics\n"], ["oh/elink/dv/dut_elink.v@97:107", "   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@98:108", "   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@108:118", "   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@110:120", "   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@109:119", "   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@131:141", "   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From emaxi of emaxi.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_axi_elink.v@128:138", "   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@82:92", "   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n"]], "Diff Content": {"Delete": [[135, "   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n"]], "Add": []}}