$date
	Sun Sep 24 19:03:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gcd_control_test $end
$var wire 1 ! done $end
$var wire 32 " out [31:0] $end
$var wire 1 # output_en $end
$var wire 1 $ x_en $end
$var wire 1 % x_lt_y $end
$var wire 1 & x_ne_y $end
$var wire 1 ' x_sel $end
$var wire 1 ( y_en $end
$var wire 1 ) y_sel $end
$var reg 32 * X [31:0] $end
$var reg 32 + Y [31:0] $end
$var reg 1 , clock $end
$var reg 1 - go $end
$var reg 1 . reset $end
$scope module circuit $end
$var wire 32 / X [31:0] $end
$var wire 32 0 Y [31:0] $end
$var wire 1 1 clock $end
$var wire 32 2 out [31:0] $end
$var wire 1 # output_en $end
$var wire 1 3 reset $end
$var wire 32 4 wx1 [31:0] $end
$var wire 32 5 wx2 [31:0] $end
$var wire 32 6 wx3 [31:0] $end
$var wire 32 7 wy1 [31:0] $end
$var wire 32 8 wy2 [31:0] $end
$var wire 32 9 wy3 [31:0] $end
$var wire 1 $ x_en $end
$var wire 1 % x_lt_y $end
$var wire 1 & x_ne_y $end
$var wire 1 ' x_sel $end
$var wire 1 ( y_en $end
$var wire 1 ) y_sel $end
$scope module m1 $end
$var wire 32 : A [31:0] $end
$var wire 32 ; B [31:0] $end
$var wire 32 < out [31:0] $end
$var wire 1 ' sel $end
$var wire 32 = temp1 [31:0] $end
$var wire 32 > temp2 [31:0] $end
$upscope $end
$scope module r1 $end
$var wire 1 1 clk $end
$var wire 32 ? d [31:0] $end
$var wire 1 $ enable $end
$var wire 1 3 reset $end
$var reg 32 @ q [31:0] $end
$upscope $end
$scope module s1 $end
$var wire 32 A A [31:0] $end
$var wire 32 B B [31:0] $end
$var wire 32 C out [31:0] $end
$upscope $end
$scope module m2 $end
$var wire 32 D A [31:0] $end
$var wire 32 E B [31:0] $end
$var wire 32 F out [31:0] $end
$var wire 1 ) sel $end
$var wire 32 G temp1 [31:0] $end
$var wire 32 H temp2 [31:0] $end
$upscope $end
$scope module r2 $end
$var wire 1 1 clk $end
$var wire 32 I d [31:0] $end
$var wire 1 ( enable $end
$var wire 1 3 reset $end
$var reg 32 J q [31:0] $end
$upscope $end
$scope module s2 $end
$var wire 32 K A [31:0] $end
$var wire 32 L B [31:0] $end
$var wire 32 M out [31:0] $end
$upscope $end
$scope module c1 $end
$var wire 32 N A [31:0] $end
$var wire 32 O B [31:0] $end
$var wire 1 % lt $end
$var wire 1 & ne $end
$upscope $end
$scope module r4 $end
$var wire 1 1 clk $end
$var wire 32 P d [31:0] $end
$var wire 1 # enable $end
$var wire 1 3 reset $end
$var reg 32 Q q [31:0] $end
$upscope $end
$upscope $end
$scope module control $end
$var wire 1 1 clock $end
$var wire 1 R compare $end
$var wire 1 S compare0 $end
$var wire 1 T compare_next $end
$var wire 1 U compare_next0 $end
$var wire 1 ! done $end
$var wire 1 V equal $end
$var wire 1 W equal0 $end
$var wire 1 X equal_next $end
$var wire 1 Y equal_next0 $end
$var wire 1 Z garb $end
$var wire 1 [ garb_next $end
$var wire 1 \ go $end
$var wire 1 ] in $end
$var wire 1 ^ in_next $end
$var wire 1 # output_en $end
$var wire 1 3 reset $end
$var wire 1 _ sdone $end
$var wire 1 ` sdone0 $end
$var wire 1 a sdone_next $end
$var wire 1 b sdone_next0 $end
$var wire 1 c x $end
$var wire 1 d x0 $end
$var wire 1 $ x_en $end
$var wire 1 % x_lt_y $end
$var wire 1 & x_ne_y $end
$var wire 1 e x_next $end
$var wire 1 f x_next0 $end
$var wire 1 ' x_sel $end
$var wire 1 g y $end
$var wire 1 h y0 $end
$var wire 1 ( y_en $end
$var wire 1 i y_next $end
$var wire 1 j y_next0 $end
$var wire 1 ) y_sel $end
$scope module g1 $end
$var wire 1 1 clk $end
$var wire 1 [ d $end
$var wire 1 k enable $end
$var wire 1 l reset $end
$var reg 1 m q $end
$upscope $end
$scope module i1 $end
$var wire 1 1 clk $end
$var wire 1 ^ d $end
$var wire 1 n enable $end
$var wire 1 o reset $end
$var reg 1 p q $end
$upscope $end
$scope module fe $end
$var wire 1 1 clk $end
$var wire 1 X d $end
$var wire 1 q enable $end
$var wire 1 r reset $end
$var reg 1 s q $end
$upscope $end
$scope module fc $end
$var wire 1 1 clk $end
$var wire 1 T d $end
$var wire 1 t enable $end
$var wire 1 u reset $end
$var reg 1 v q $end
$upscope $end
$scope module fuy $end
$var wire 1 1 clk $end
$var wire 1 i d $end
$var wire 1 w enable $end
$var wire 1 x reset $end
$var reg 1 y q $end
$upscope $end
$scope module fux $end
$var wire 1 1 clk $end
$var wire 1 e d $end
$var wire 1 z enable $end
$var wire 1 { reset $end
$var reg 1 | q $end
$upscope $end
$scope module fdone $end
$var wire 1 1 clk $end
$var wire 1 a d $end
$var wire 1 } enable $end
$var wire 1 ~ reset $end
$var reg 1 !" q $end
$upscope $end
$scope module fe0 $end
$var wire 1 1 clk $end
$var wire 1 Y d $end
$var wire 1 "" enable $end
$var wire 1 #" reset $end
$var reg 1 $" q $end
$upscope $end
$scope module fc0 $end
$var wire 1 1 clk $end
$var wire 1 U d $end
$var wire 1 %" enable $end
$var wire 1 &" reset $end
$var reg 1 '" q $end
$upscope $end
$scope module fuy0 $end
$var wire 1 1 clk $end
$var wire 1 j d $end
$var wire 1 (" enable $end
$var wire 1 )" reset $end
$var reg 1 *" q $end
$upscope $end
$scope module fux0 $end
$var wire 1 1 clk $end
$var wire 1 f d $end
$var wire 1 +" enable $end
$var wire 1 ," reset $end
$var reg 1 -" q $end
$upscope $end
$scope module fd0 $end
$var wire 1 1 clk $end
$var wire 1 b d $end
$var wire 1 ." enable $end
$var wire 1 /" reset $end
$var reg 1 0" q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0"
0/"
1."
x-"
0,"
1+"
x*"
0)"
1("
x'"
0&"
1%"
x$"
0#"
1""
x!"
0~
1}
x|
0{
1z
xy
0x
1w
xv
0u
1t
xs
0r
1q
xp
0o
1n
xm
0l
1k
0j
0i
xh
xg
0f
0e
xd
xc
0b
0a
x`
x_
0^
x]
0\
1[
xZ
0Y
0X
xW
xV
0U
0T
xS
xR
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
13
b0 2
01
b0 0
b0 /
1.
0-
0,
b0 +
b0 *
x)
x(
x'
0&
0%
x$
x#
b0 "
x!
$end
#1
0(
0$
1#
1)
1'
0!
1m
1Z
0p
0]
0s
0V
0v
0R
0y
0g
0|
0c
0!"
0_
0$"
0W
0'"
0S
0*"
0h
0-"
0d
00"
0`
0Y
0U
0j
0f
0b
1[
0.
03
1,
11
#2
0,
01
#3
1,
11
#4
0,
01
#5
1,
11
#6
0[
1^
0,
01
1-
1\
b1110110 +
b1110110 0
b1110110 D
b101100010 *
b101100010 /
b101100010 :
#7
1X
1(
b1110110 7
b1110110 F
b1110110 I
1$
b101100010 4
b101100010 <
b101100010 ?
b1110110 G
b101100010 =
0^
0)
0'
1p
1]
0m
0Z
1,
11
#8
0,
01
#9
0X
0a
0(
0$
1T
b11111111111111111111111100010100 7
b11111111111111111111111100010100 F
b11111111111111111111111100010100 I
b11101100 4
b11101100 <
b11101100 ?
b0 G
b0 =
b11111111111111111111111100010100 H
b11101100 >
1)
1'
b101100010 @
b101100010 5
b101100010 A
b101100010 L
b101100010 N
b101100010 P
b1110110 J
b11111111111111111111111100010100 9
b11111111111111111111111100010100 E
b11111111111111111111111100010100 M
0%
1&
b11101100 6
b11101100 ;
b11101100 C
b1110110 8
b1110110 B
b1110110 K
b1110110 O
0p
0]
1s
1V
1,
11
#10
0,
01
#11
1e
0T
1v
1R
0s
0V
b101100010 Q
b101100010 "
b101100010 2
1,
11
#12
0,
01
#13
1X
0e
1$
0v
0R
1|
1c
1,
11
#14
0,
01
#15
0X
0$
1T
b1110110 4
b1110110 <
b1110110 ?
b11111111111111111111111110001010 7
b11111111111111111111111110001010 F
b11111111111111111111111110001010 I
b1110110 >
b11111111111111111111111110001010 H
0|
0c
1s
1V
b11101100 @
b1110110 6
b1110110 ;
b1110110 C
b11111111111111111111111110001010 9
b11111111111111111111111110001010 E
b11111111111111111111111110001010 M
b11101100 5
b11101100 A
b11101100 L
b11101100 N
b11101100 P
1,
11
#16
0,
01
#17
0T
1e
b11101100 Q
b11101100 "
b11101100 2
0s
0V
1v
1R
1,
11
#18
0,
01
#19
1X
1$
0e
1|
1c
0v
0R
1,
11
#20
0,
01
#21
1a
0X
0$
b0 4
b0 <
b0 ?
b0 7
b0 F
b0 I
b0 >
b0 H
b1110110 @
b0 6
b0 ;
b0 C
b0 9
b0 E
b0 M
0&
b1110110 5
b1110110 A
b1110110 L
b1110110 N
b1110110 P
1s
1V
0|
0c
1,
11
#22
0,
01
#23
1!
1!"
1_
0s
0V
b1110110 Q
b1110110 "
b1110110 2
1,
11
#24
0,
01
#25
1,
11
#26
0,
01
#27
1,
11
#28
0,
01
#29
1,
11
#30
0,
01
#31
1,
11
#32
0,
01
#33
1,
11
#34
0,
01
#35
1,
11
#36
1b
0a
0,
01
0-
0\
#37
0!
0!"
0_
10"
1`
1,
11
#38
0,
01
#39
1,
11
#40
0,
01
#41
1,
11
#42
1[
0b
0,
01
1-
1\
b10100 +
b10100 0
b10100 D
b1100100 *
b1100100 /
b1100100 :
#43
0[
1^
00"
0`
1m
1Z
1,
11
#44
0,
01
#45
1X
1(
b10100 7
b10100 F
b10100 I
1$
b1100100 4
b1100100 <
b1100100 ?
0^
b10100 G
b1100100 =
0)
0'
0m
0Z
1p
1]
1,
11
#46
0,
01
#47
0X
0(
b11111111111111111111111110110000 7
b11111111111111111111111110110000 F
b11111111111111111111111110110000 I
0$
b1010000 4
b1010000 <
b1010000 ?
1T
b11111111111111111111111110110000 H
b0 G
b1010000 >
b0 =
1)
1'
1s
1V
0p
0]
b10100 J
b10100 8
b10100 B
b10100 K
b10100 O
b1100100 @
b1010000 6
b1010000 ;
b1010000 C
b11111111111111111111111110110000 9
b11111111111111111111111110110000 E
b11111111111111111111111110110000 M
0%
1&
b1100100 5
b1100100 A
b1100100 L
b1100100 N
b1100100 P
1,
11
#48
0,
01
#49
0T
1e
b1100100 Q
b1100100 "
b1100100 2
0s
0V
1v
1R
1,
11
#50
0,
01
#51
1X
1$
0e
1|
1c
0v
0R
1,
11
#52
0,
01
#53
0X
1T
0$
b111100 4
b111100 <
b111100 ?
b11111111111111111111111111000100 7
b11111111111111111111111111000100 F
b11111111111111111111111111000100 I
b111100 >
b11111111111111111111111111000100 H
b1010000 @
b111100 6
b111100 ;
b111100 C
b11111111111111111111111111000100 9
b11111111111111111111111111000100 E
b11111111111111111111111111000100 M
b1010000 5
b1010000 A
b1010000 L
b1010000 N
b1010000 P
1s
1V
0|
0c
1,
11
#54
0,
01
#55
1e
0T
1v
1R
0s
0V
b1010000 Q
b1010000 "
b1010000 2
1,
11
#56
0,
01
#57
1X
0e
1$
0v
0R
1|
1c
1,
11
#58
0,
01
#59
0X
0$
1T
b101000 4
b101000 <
b101000 ?
b11111111111111111111111111011000 7
b11111111111111111111111111011000 F
b11111111111111111111111111011000 I
b101000 >
b11111111111111111111111111011000 H
0|
0c
1s
1V
b111100 @
b101000 6
b101000 ;
b101000 C
b11111111111111111111111111011000 9
b11111111111111111111111111011000 E
b11111111111111111111111111011000 M
b111100 5
b111100 A
b111100 L
b111100 N
b111100 P
1,
11
#60
0,
01
#61
0T
1e
b111100 Q
b111100 "
b111100 2
0s
0V
1v
1R
1,
11
#62
0,
01
#63
1X
1$
0e
1|
1c
0v
0R
1,
11
#64
0,
01
#65
0X
1T
0$
b10100 4
b10100 <
b10100 ?
b11111111111111111111111111101100 7
b11111111111111111111111111101100 F
b11111111111111111111111111101100 I
b10100 >
b11111111111111111111111111101100 H
b101000 @
b10100 6
b10100 ;
b10100 C
b11111111111111111111111111101100 9
b11111111111111111111111111101100 E
b11111111111111111111111111101100 M
b101000 5
b101000 A
b101000 L
b101000 N
b101000 P
1s
1V
0|
0c
1,
11
#66
0,
01
#67
1e
0T
1v
1R
0s
0V
b101000 Q
b101000 "
b101000 2
1,
11
#68
0,
01
#69
1X
0e
1$
0v
0R
1|
1c
1,
11
#70
0,
01
#71
0X
1a
0$
b0 4
b0 <
b0 ?
b0 7
b0 F
b0 I
b0 >
b0 H
0|
0c
1s
1V
b10100 @
b0 6
b0 ;
b0 C
b0 9
b0 E
b0 M
0&
b10100 5
b10100 A
b10100 L
b10100 N
b10100 P
1,
11
#72
0,
01
#73
1!
b10100 Q
b10100 "
b10100 2
0s
0V
1!"
1_
1,
11
#74
0,
01
#75
1,
11
#76
0,
01
#77
1,
11
#78
0,
01
#79
1,
11
#80
0,
01
#81
1,
11
#82
0,
01
#83
1,
11
#84
0,
01
#85
1,
11
#86
0,
01
#87
1,
11
#88
0,
01
#89
1,
11
#90
0,
01
#91
1,
11
#92
1b
0a
0,
01
0-
0\
#93
0!
0!"
0_
10"
1`
1,
11
#94
0,
01
#95
1,
11
#96
0,
01
#97
1,
11
#98
1[
0b
0,
01
1-
1\
b1111 +
b1111 0
b1111 D
b1111 *
b1111 /
b1111 :
#99
0[
1^
00"
0`
1m
1Z
1,
11
#100
0,
01
#101
1X
1(
b1111 7
b1111 F
b1111 I
1$
b1111 4
b1111 <
b1111 ?
0^
b1111 G
b1111 =
0)
0'
0m
0Z
1p
1]
1,
11
#102
0,
01
#103
1a
0X
0(
b0 7
b0 F
b0 I
0$
b0 4
b0 <
b0 ?
b0 G
b0 =
1)
1'
1s
1V
0p
0]
b1111 J
b1111 8
b1111 B
b1111 K
b1111 O
b1111 @
b0 6
b0 ;
b0 C
b0 9
b0 E
b0 M
0%
0&
b1111 5
b1111 A
b1111 L
b1111 N
b1111 P
1,
11
#104
0,
01
#105
1!
b1111 Q
b1111 "
b1111 2
0s
0V
1!"
1_
1,
11
#106
0,
01
#107
1,
11
#108
0,
01
#109
1,
11
#110
0,
01
#111
1,
11
#112
0,
01
#113
1,
11
#114
0,
01
#115
1,
11
#116
0,
01
#117
1,
11
#118
0,
01
#119
1,
11
#120
0,
01
#121
1,
11
#122
0,
01
#123
1,
11
#124
0,
01
#125
1,
11
#126
0,
01
#127
1,
11
#128
0,
01
#129
1,
11
#130
0,
01
#131
1,
11
#132
0,
01
#133
1,
11
#134
0,
01
#135
1,
11
#136
0,
01
#137
1,
11
#138
0,
01
#139
1,
11
#140
0,
01
#141
1,
11
#142
0,
01
#143
1,
11
#144
0,
01
#145
1,
11
#146
0,
01
#147
1,
11
#148
1b
0a
0,
01
0-
0\
#149
0!
0!"
0_
10"
1`
1,
11
#150
0,
01
#151
1,
11
#152
0,
01
#153
1,
11
#154
0,
01
#155
1,
11
#156
0,
01
#157
1,
11
#158
0,
01
#159
1,
11
#160
0,
01
#161
1,
11
#162
0,
01
#163
1,
11
#164
0,
01
#165
1,
11
#166
0,
01
#167
1,
11
#168
0,
01
#169
1,
11
#170
0,
01
#171
1,
11
#172
0,
01
#173
1,
11
#174
0,
01
#175
1,
11
#176
0,
01
#177
1,
11
#178
0,
01
#179
1,
11
#180
0,
01
#181
1,
11
#182
0,
01
#183
1,
11
#184
0,
01
#185
1,
11
#186
0,
01
#187
1,
11
#188
0,
01
#189
1,
11
#190
0,
01
#191
1,
11
#192
0,
01
#193
1,
11
#194
0,
01
#195
1,
11
#196
0,
01
#197
1,
11
#198
0,
01
#199
1,
11
#200
0,
01
#201
1,
11
#202
0,
01
#203
1,
11
#204
0,
01
#205
1,
11
#206
0,
01
#207
1,
11
#208
0,
01
#209
1,
11
#210
0,
01
#211
1,
11
#212
0,
01
#213
1,
11
#214
0,
01
#215
1,
11
#216
0,
01
#217
1,
11
#218
0,
01
#219
1,
11
#220
0,
01
#221
1,
11
#222
0,
01
#223
1,
11
#224
0,
01
#225
1,
11
#226
0,
01
#227
1,
11
#228
0,
01
#229
1,
11
#230
0,
01
#231
1,
11
#232
0,
01
#233
1,
11
#234
0,
01
#235
1,
11
#236
0,
01
#237
1,
11
#238
0,
01
#239
1,
11
#240
0,
01
#241
1,
11
#242
0,
01
#243
1,
11
#244
0,
01
#245
1,
11
#246
0,
01
#247
1,
11
#248
0,
01
