-- generated by newgenasym Mon Dec 11 11:00:29 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1324uv2\ is
    port (    
	\in\:      INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC);
end \1324uv2\;
