// Seed: 1584874464
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  always if (1 & -1) force id_3 = -1;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    output wire  id_2,
    input  logic id_3,
    output wor   id_4
);
  assign id_0 = !id_1;
  bit  id_6;
  wire id_7;
  assign #1 id_2 = -1;
  assign id_4 = -1'b0;
  always id_6 <= id_3;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_8;
  id_9(
      .id_0(~-1'h0 + id_4), .id_1(id_3), .id_2(id_3), .id_3(id_6), .id_4(-1)
  );
endmodule
