AR mux21 behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/mux21.vhd sub00/vhpl37 1689150870
EN rxcver NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/rxcver.vhd sub00/vhpl16 1688997982
AR idea_com_inner behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd sub00/vhpl25 1688997991
AR clk_div behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/clk_div.vhd sub00/vhpl23 1688997989
EN roundcounter NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/roundcounter.vhd sub00/vhpl32 1689150865
AR addop behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/addop.vhd sub00/vhpl07 1689150854
EN mulop NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/mulop.vhd sub00/vhpl04 1689150851
AR idea_rcs2 structural /home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_rcs2.vhd sub00/vhpl21 1689150872
EN datapath NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/datapath.vhd sub00/vhpl12 1689150861
EN key_generator NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/key_generator.vhd sub00/vhpl34 1689150867
EN clockedround_ext NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/clockedround_ext.vhd sub00/vhpl30 1689150863
EN addop NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/addop.vhd sub00/vhpl06 1689150853
AR roundcounter behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/roundcounter.vhd sub00/vhpl33 1689150866
EN idea_com NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com.vhd sub00/vhpl26 1688997992
EN idea_rcs2 NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_rcs2.vhd sub00/vhpl20 1689150871
EN reg16 NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/reg16.vhd sub00/vhpl10 1689150857
AR reg16 behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/reg16.vhd sub00/vhpl11 1689150858
AR uart behavior /home/haitham/VHDL_LAB/submission_template/submit/rcs2/uart.vhd sub00/vhpl19 1688997985
AR rxcver behavior /home/haitham/VHDL_LAB/submission_template/submit/rcs2/rxcver.vhd sub00/vhpl17 1688997983
AR txmit behavior /home/haitham/VHDL_LAB/submission_template/submit/rcs2/txmit.vhd sub00/vhpl15 1688997981
AR control_ext behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/control_ext.vhd sub00/vhpl29 1689150860
EN mux4x1 NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/mux4x1.vhd sub00/vhpl02 1689150849
AR mux4x1 behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/mux4x1.vhd sub00/vhpl03 1689150850
AR idea_com behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com.vhd sub00/vhpl27 1688997993
EN control_ext NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/control_ext.vhd sub00/vhpl28 1689150859
EN xorop NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/xorop.vhd sub00/vhpl08 1689150855
EN control NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/control.vhd sub00/vhpl00 1688993598
AR mulop behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/mulop.vhd sub00/vhpl05 1689150852
EN txmit NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/txmit.vhd sub00/vhpl14 1688997980
AR clockedround_ext structural /home/haitham/VHDL_LAB/submission_template/submit/rcs2/clockedround_ext.vhd sub00/vhpl31 1689150864
EN mux21 NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/mux21.vhd sub00/vhpl36 1689150869
AR control behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/control.vhd sub00/vhpl01 1688993599
AR datapath behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/datapath.vhd sub00/vhpl13 1689150862
AR key_generator behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/key_generator.vhd sub00/vhpl35 1689150868
EN uart NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/uart.vhd sub00/vhpl18 1688997984
EN clk_div NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/clk_div.vhd sub00/vhpl22 1688997988
AR xorop behavioral /home/haitham/VHDL_LAB/submission_template/submit/rcs2/xorop.vhd sub00/vhpl09 1689150856
EN idea_com_inner NULL /home/haitham/VHDL_LAB/submission_template/submit/rcs2/idea_com_inner.vhd sub00/vhpl24 1688997990
