// Seed: 3624077313
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1
);
  string id_2, id_3 = ~1;
  type_8 id_4 (
      1,
      id_0
  );
  assign id_3 = "";
endmodule : id_5
module module_1 (
    input logic   id_0,
    input logic   id_1,
    input supply0 id_2
);
  logic id_3 = id_2[1];
  logic id_4, id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9, id_10;
endmodule
`resetall
