Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 14:55:41 2022
| Host         : DESKTOP-SEM2DAL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Blinky_timing_summary_routed.rpt -pb Blinky_timing_summary_routed.pb -rpx Blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : Blinky
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.554        0.000                      0                    8        0.262        0.000                      0                    8        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.554        0.000                      0                    8        0.262        0.000                      0                    8        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.718ns (32.556%)  route 1.487ns (67.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     5.545 f  count_reg[1]/Q
                         net (fo=5, routed)           0.900     6.446    io_led_OBUF[1]
    SLICE_X113Y43        LUT4 (Prop_lut4_I1_O)        0.299     6.745 r  count[3]_i_1/O
                         net (fo=4, routed)           0.587     7.332    sel
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699    14.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.522    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X113Y43        FDRE (Setup_fdre_C_CE)      -0.205    14.886    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.718ns (32.556%)  route 1.487ns (67.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     5.545 f  count_reg[1]/Q
                         net (fo=5, routed)           0.900     6.446    io_led_OBUF[1]
    SLICE_X113Y43        LUT4 (Prop_lut4_I1_O)        0.299     6.745 r  count[3]_i_1/O
                         net (fo=4, routed)           0.587     7.332    sel
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699    14.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.522    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X113Y43        FDRE (Setup_fdre_C_CE)      -0.205    14.886    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.718ns (32.556%)  route 1.487ns (67.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     5.545 f  count_reg[1]/Q
                         net (fo=5, routed)           0.900     6.446    io_led_OBUF[1]
    SLICE_X113Y43        LUT4 (Prop_lut4_I1_O)        0.299     6.745 r  count[3]_i_1/O
                         net (fo=4, routed)           0.587     7.332    sel
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699    14.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.522    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X113Y43        FDRE (Setup_fdre_C_CE)      -0.205    14.886    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.718ns (32.556%)  route 1.487ns (67.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     5.545 f  count_reg[1]/Q
                         net (fo=5, routed)           0.900     6.446    io_led_OBUF[1]
    SLICE_X113Y43        LUT4 (Prop_lut4_I1_O)        0.299     6.745 r  count[3]_i_1/O
                         net (fo=4, routed)           0.587     7.332    sel
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699    14.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.522    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X113Y43        FDRE (Setup_fdre_C_CE)      -0.205    14.886    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.580ns (24.730%)  route 1.765ns (75.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  count_reg[0]/Q
                         net (fo=6, routed)           1.765     7.348    io_led_OBUF[0]
    SLICE_X113Y43        LUT1 (Prop_lut1_I0_O)        0.124     7.472 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.472    _count_T_1[0]
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699    14.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.522    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X113Y43        FDRE (Setup_fdre_C_D)        0.029    15.120    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.606ns (25.555%)  route 1.765ns (74.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     5.582 r  count_reg[0]/Q
                         net (fo=6, routed)           1.765     7.348    io_led_OBUF[0]
    SLICE_X113Y43        LUT2 (Prop_lut2_I0_O)        0.150     7.498 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.498    _count_T_1[1]
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699    14.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.522    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X113Y43        FDRE (Setup_fdre_C_D)        0.075    15.166    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.743ns (51.456%)  route 0.701ns (48.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     5.545 r  count_reg[3]/Q
                         net (fo=3, routed)           0.701     6.246    io_led_OBUF[3]
    SLICE_X113Y43        LUT4 (Prop_lut4_I3_O)        0.324     6.570 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000     6.570    _count_T_1[3]
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699    14.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.522    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X113Y43        FDRE (Setup_fdre_C_D)        0.075    15.166    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.098%)  route 0.678ns (53.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     5.582 r  count_reg[2]/Q
                         net (fo=4, routed)           0.678     6.261    io_led_OBUF[2]
    SLICE_X113Y43        LUT3 (Prop_lut3_I2_O)        0.124     6.385 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.385    count[2]_i_1_n_0
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699    14.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.522    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X113Y43        FDRE (Setup_fdre_C_D)        0.031    15.122    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.918%)  route 0.185ns (50.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  count_reg[0]/Q
                         net (fo=6, routed)           0.185     1.858    io_led_OBUF[0]
    SLICE_X113Y43        LUT4 (Prop_lut4_I1_O)        0.043     1.901 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.901    _count_T_1[3]
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.519     1.533    
    SLICE_X113Y43        FDRE (Hold_fdre_C_D)         0.107     1.640    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.188%)  route 0.185ns (49.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  count_reg[0]/Q
                         net (fo=6, routed)           0.185     1.858    io_led_OBUF[0]
    SLICE_X113Y43        LUT3 (Prop_lut3_I0_O)        0.045     1.903 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    count[2]_i_1_n_0
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.519     1.533    
    SLICE_X113Y43        FDRE (Hold_fdre_C_D)         0.092     1.625    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.074%)  route 0.324ns (58.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.661 r  count_reg[1]/Q
                         net (fo=5, routed)           0.324     1.985    io_led_OBUF[1]
    SLICE_X113Y43        LUT2 (Prop_lut2_I1_O)        0.098     2.083 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.083    _count_T_1[1]
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.519     1.533    
    SLICE_X113Y43        FDRE (Hold_fdre_C_D)         0.107     1.640    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.628%)  route 0.304ns (57.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.661 f  count_reg[3]/Q
                         net (fo=3, routed)           0.116     1.777    io_led_OBUF[3]
    SLICE_X113Y43        LUT4 (Prop_lut4_I3_O)        0.098     1.875 r  count[3]_i_1/O
                         net (fo=4, routed)           0.188     2.063    sel
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.519     1.533    
    SLICE_X113Y43        FDRE (Hold_fdre_C_CE)       -0.039     1.494    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.628%)  route 0.304ns (57.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.661 f  count_reg[3]/Q
                         net (fo=3, routed)           0.116     1.777    io_led_OBUF[3]
    SLICE_X113Y43        LUT4 (Prop_lut4_I3_O)        0.098     1.875 r  count[3]_i_1/O
                         net (fo=4, routed)           0.188     2.063    sel
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.519     1.533    
    SLICE_X113Y43        FDRE (Hold_fdre_C_CE)       -0.039     1.494    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.628%)  route 0.304ns (57.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.661 f  count_reg[3]/Q
                         net (fo=3, routed)           0.116     1.777    io_led_OBUF[3]
    SLICE_X113Y43        LUT4 (Prop_lut4_I3_O)        0.098     1.875 r  count[3]_i_1/O
                         net (fo=4, routed)           0.188     2.063    sel
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.519     1.533    
    SLICE_X113Y43        FDRE (Hold_fdre_C_CE)       -0.039     1.494    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.628%)  route 0.304ns (57.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.661 f  count_reg[3]/Q
                         net (fo=3, routed)           0.116     1.777    io_led_OBUF[3]
    SLICE_X113Y43        LUT4 (Prop_lut4_I3_O)        0.098     1.875 r  count[3]_i_1/O
                         net (fo=4, routed)           0.188     2.063    sel
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.519     1.533    
    SLICE_X113Y43        FDRE (Hold_fdre_C_CE)       -0.039     1.494    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (18.992%)  route 0.793ns (81.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.674 f  count_reg[0]/Q
                         net (fo=6, routed)           0.793     2.467    io_led_OBUF[0]
    SLICE_X113Y43        LUT1 (Prop_lut1_I0_O)        0.045     2.512 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.512    _count_T_1[0]
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.519     1.533    
    SLICE_X113Y43        FDRE (Hold_fdre_C_D)         0.091     1.624    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.888    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y43  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y43  count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y43  count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y43  count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 3.051ns (47.885%)  route 3.320ns (52.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     5.582 r  count_reg[0]/Q
                         net (fo=6, routed)           3.320     8.903    io_led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.595    11.498 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.498    io_led[0]
    U14                                                               r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.079ns  (logic 3.199ns (62.994%)  route 1.879ns (37.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     5.545 r  count_reg[1]/Q
                         net (fo=5, routed)           1.879     7.425    io_led_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         2.780    10.205 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.205    io_led[1]
    U19                                                               r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 3.221ns (65.512%)  route 1.696ns (34.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     5.545 r  count_reg[3]/Q
                         net (fo=3, routed)           1.696     7.241    io_led_OBUF[3]
    V22                  OBUF (Prop_obuf_I_O)         2.802    10.043 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.043    io_led[3]
    V22                                                               r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.628ns  (logic 3.080ns (66.559%)  route 1.548ns (33.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.879     5.126    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     5.582 r  count_reg[2]/Q
                         net (fo=4, routed)           1.548     7.130    io_led_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         2.624     9.754 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.754    io_led[2]
    W22                                                               r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.584ns  (logic 1.282ns (80.906%)  route 0.303ns (19.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  count_reg[2]/Q
                         net (fo=4, routed)           0.303     1.976    io_led_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         1.141     3.117 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.117    io_led[2]
    W22                                                               r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.328ns (78.501%)  route 0.364ns (21.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.661 r  count_reg[3]/Q
                         net (fo=3, routed)           0.364     2.024    io_led_OBUF[3]
    V22                  OBUF (Prop_obuf_I_O)         1.200     3.224 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.224    io_led[3]
    V22                                                               r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.304ns (75.016%)  route 0.434ns (24.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.661 r  count_reg[1]/Q
                         net (fo=5, routed)           0.434     2.095    io_led_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.176     3.272 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.272    io_led[1]
    U19                                                               r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.253ns (54.093%)  route 1.063ns (45.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.640     1.533    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  count_reg[0]/Q
                         net (fo=6, routed)           1.063     2.737    io_led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.112     3.849 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.849    io_led[0]
    U14                                                               r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 0.972ns (24.606%)  route 2.978ns (75.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.978     3.949    reset_IBUF
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699     4.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 0.972ns (24.606%)  route 2.978ns (75.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.978     3.949    reset_IBUF
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699     4.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 0.972ns (24.606%)  route 2.978ns (75.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.978     3.949    reset_IBUF
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699     4.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 0.972ns (24.606%)  route 2.978ns (75.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.978     3.949    reset_IBUF
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.699     4.604    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.201ns (13.935%)  route 1.239ns (86.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.239     1.439    reset_IBUF
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.201ns (13.935%)  route 1.239ns (86.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.239     1.439    reset_IBUF
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.201ns (13.935%)  route 1.239ns (86.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.239     1.439    reset_IBUF
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.201ns (13.935%)  route 1.239ns (86.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.239     1.439    reset_IBUF
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.052    clock_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  count_reg[3]/C





