<stg><name>ma_unitdatax_request</name>


<trans_list>

<trans id="229" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="empty_27" val="1"/>
</and_exp><and_exp><literal name="empty_12" val="0"/>
</and_exp><and_exp><literal name="and_ln22" val="0"/>
</and_exp><and_exp><literal name="or_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="medium_state_load_3" val="1"/>
</and_exp><and_exp><literal name="enqueue_res_vo" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="medium_state_load_2" val="1"/>
</and_exp><and_exp><literal name="enqueue_res_vi" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="13" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="medium_state_load_1" val="1"/>
</and_exp><and_exp><literal name="enqueue_res_be" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="14" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="16" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="medium_state_load" val="1"/>
</and_exp><and_exp><literal name="enqueue_res_bk" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="17" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %source_addr_mac), !map !60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %dest_addr_mac), !map !66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([70 x i8]* %data), !map !70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4 %up), !map !76

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_class), !map !82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_operating_class), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_channel_number), !map !90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i2* %t_slot), !map !94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="7">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i7* %d_rate), !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %tx_power_lvl), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i64* %expiry_time), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @ma_unitdatax_request_1) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %c_identifier_channel = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_channel_number)

]]></Node>
<StgValue><ssdm name="c_identifier_channel"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %c_identifier_operati = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_operating_class)

]]></Node>
<StgValue><ssdm name="c_identifier_operati"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %s_class_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %s_class)

]]></Node>
<StgValue><ssdm name="s_class_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %up_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %up)

]]></Node>
<StgValue><ssdm name="up_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="64">
<![CDATA[
:16  %llc_data = alloca [70 x i8], align 16

]]></Node>
<StgValue><ssdm name="llc_data"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64">
<![CDATA[
:17  %mac_data = alloca [100 x i8], align 16

]]></Node>
<StgValue><ssdm name="mac_data"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:18  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %up_read, i32 3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %xor_ln14 = xor i1 %s_class_read, true

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %or_ln14 = or i1 %tmp, %xor_ln14

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %or_ln14, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln22 = icmp eq i8 %c_identifier_operati, 17

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln22_1 = icmp eq i8 %c_identifier_channel, -78

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln22 = and i1 %icmp_ln22, %icmp_ln22_1

]]></Node>
<StgValue><ssdm name="and_ln22"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln22, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %d_rate_read = call i7 @_ssdm_op_Read.ap_auto.i7P(i7* %d_rate)

]]></Node>
<StgValue><ssdm name="d_rate_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %empty = icmp eq i7 %d_rate_read, 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %empty_9 = icmp eq i7 %d_rate_read, 12

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %empty_10 = or i1 %empty_9, %empty

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %empty_11 = icmp eq i7 %d_rate_read, 6

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %empty_12 = or i1 %empty_11, %empty_10

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %empty_12, label %._crit_edge10, label %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:0  %tx_power_lvl_read = call i4 @_ssdm_op_Read.ap_auto.i4P(i4* %tx_power_lvl)

]]></Node>
<StgValue><ssdm name="tx_power_lvl_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:1  %empty_13 = icmp eq i4 %tx_power_lvl_read, -1

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:2  %empty_14 = icmp eq i4 %tx_power_lvl_read, -2

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:3  %empty_15 = or i1 %empty_14, %empty_13

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:4  %empty_16 = icmp eq i4 %tx_power_lvl_read, -3

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:5  %empty_17 = or i1 %empty_16, %empty_15

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:6  %empty_18 = icmp eq i4 %tx_power_lvl_read, -4

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:7  %empty_19 = or i1 %empty_18, %empty_17

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:8  %empty_20 = icmp eq i4 %tx_power_lvl_read, -5

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:9  %empty_21 = or i1 %empty_20, %empty_19

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:10  %empty_22 = icmp eq i4 %tx_power_lvl_read, -6

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:11  %empty_23 = or i1 %empty_22, %empty_21

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:12  %empty_24 = icmp eq i4 %tx_power_lvl_read, -7

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:13  %empty_25 = or i1 %empty_24, %empty_23

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge10:14  %empty_26 = icmp eq i4 %tx_power_lvl_read, 0

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:15  %empty_27 = or i1 %empty_26, %empty_25

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:16  br i1 %empty_27, label %._crit_edge13, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_27" val="1"/>
</and_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0 = phi i7 [ %i, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln34 = icmp eq i7 %i_0, -58

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln34, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln35 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_addr = getelementptr [70 x i8]* %data, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="7">
<![CDATA[
:2  %data_load = load i8* %data_addr, align 1

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12">
<![CDATA[
:0  %seq_number_load = load i12* @seq_number, align 2

]]></Node>
<StgValue><ssdm name="seq_number_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="4" op_3_bw="8" op_4_bw="8">
<![CDATA[
:1  call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="7">
<![CDATA[
:2  %data_load = load i8* %data_addr, align 1

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %llc_data_addr = getelementptr inbounds [70 x i8]* %llc_data, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="llc_data_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4  store i8 %data_load, i8* %llc_data_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="4" op_3_bw="8" op_4_bw="8">
<![CDATA[
:1  call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %add_ln40 = add i4 %up_read, -1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln40, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %icmp_ln40 = icmp eq i3 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln40, label %5, label %7

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %empty_30 = icmp eq i4 %up_read, 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %empty_31 = icmp eq i4 %up_read, 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %empty_32 = or i1 %empty_31, %empty_30

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %empty_32, label %._crit_edge19, label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="4">
<![CDATA[
:0  %trunc_ln66 = trunc i4 %up_read to i3

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln66 = icmp slt i3 %trunc_ln66, -2

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln66, label %10, label %12

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln79 = add i4 %up_read, -6

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln79, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln79 = icmp eq i3 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln79, label %13, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="8" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="2" op_10_bw="3" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  %enqueue_res_vo = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="enqueue_res_vo"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="8" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="2" op_10_bw="3" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  %enqueue_res_vo = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="enqueue_res_vo"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %enqueue_res_vo, label %14, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1">
<![CDATA[
:0  %medium_state_load_3 = load volatile i1* @medium_state, align 1

]]></Node>
<StgValue><ssdm name="medium_state_load_3"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %medium_state_load_3, label %._crit_edge26, label %hls_label_03

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
hls_label_03:0  %rand_state_load_3 = load i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="rand_state_load_3"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="32">
<![CDATA[
hls_label_03:1  %low_6 = trunc i32 %rand_state_load_3 to i15

]]></Node>
<StgValue><ssdm name="low_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="15">
<![CDATA[
hls_label_03:2  %zext_ln5_3 = zext i15 %low_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln5_3"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_03:4  %low_7 = mul i32 %zext_ln5_3, 48271

]]></Node>
<StgValue><ssdm name="low_7"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_03:7  %high_6 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_3, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="high_6"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="17">
<![CDATA[
hls_label_03:8  %high_10 = zext i17 %high_6 to i32

]]></Node>
<StgValue><ssdm name="high_10"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_03:9  %high_11 = mul i32 48271, %high_10

]]></Node>
<StgValue><ssdm name="high_11"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_03:12  %trunc_ln10_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_11, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln10_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_03:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %low_7, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln7"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="32">
<![CDATA[
hls_label_03:10  %trunc_ln9_3 = trunc i32 %high_11 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln9_3"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="16">
<![CDATA[
hls_label_03:11  %zext_ln10_6 = zext i16 %trunc_ln9_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10_6"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_03:13  %add_ln10_3 = add i16 15, %trunc_ln10_3

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="16">
<![CDATA[
hls_label_03:14  %zext_ln10_7 = zext i16 %add_ln10_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10_7"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_03:15  %x_9 = shl i32 %zext_ln10_6, %zext_ln10_7

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_03:16  %x_10 = add i32 %low_7, %x_9

]]></Node>
<StgValue><ssdm name="x_10"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="32">
<![CDATA[
hls_label_03:17  %trunc_ln11_3 = trunc i32 %x_10 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln11_3"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_03:19  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_03:3  %tmp_i_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_03:6  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i2) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="31">
<![CDATA[
hls_label_03:18  %zext_ln12_3 = zext i31 %trunc_ln11_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12_3"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1">
<![CDATA[
hls_label_03:20  %zext_ln12_7 = zext i1 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12_7"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_03:21  %x_11 = add i32 %zext_ln12_7, %zext_ln12_3

]]></Node>
<StgValue><ssdm name="x_11"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_03:22  store i32 %x_11, i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
<literal name="medium_state_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
hls_label_03:23  br label %._crit_edge26

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge26:0  %add_ln86 = add i12 %seq_number_load, 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge26:1  store i12 %add_ln86, i12* @seq_number, align 2

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="enqueue_res_vo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge26:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_02:3  %tmp_i_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_02:6  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="31">
<![CDATA[
hls_label_02:18  %zext_ln12_2 = zext i31 %trunc_ln11_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1">
<![CDATA[
hls_label_02:20  %zext_ln12_6 = zext i1 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12_6"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_02:21  %x_8 = add i32 %zext_ln12_6, %zext_ln12_2

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_02:22  store i32 %x_8, i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
hls_label_02:23  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge23:0  %add_ln73 = add i12 %seq_number_load, 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge23:1  store i12 %add_ln73, i12* @seq_number, align 2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="enqueue_res_vi" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_01:3  %tmp_i_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_01:6  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i3) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="31">
<![CDATA[
hls_label_01:18  %zext_ln12_1 = zext i31 %trunc_ln11_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1">
<![CDATA[
hls_label_01:20  %zext_ln12_5 = zext i1 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12_5"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_01:21  %x_5 = add i32 %zext_ln12_5, %zext_ln12_1

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_01:22  store i32 %x_5, i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
hls_label_01:23  br label %._crit_edge21

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge21:0  %add_ln60 = add i12 %seq_number_load, 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge21:1  store i12 %add_ln60, i12* @seq_number, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="0"/>
<literal name="empty_32" val="1"/>
<literal name="enqueue_res_be" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge21:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:3  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:6  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="31">
<![CDATA[
hls_label_0:18  %zext_ln12 = zext i31 %trunc_ln11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="1">
<![CDATA[
hls_label_0:20  %zext_ln12_4 = zext i1 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln12_4"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:21  %x_2 = add i32 %zext_ln12_4, %zext_ln12

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:22  store i32 %x_2, i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:23  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge17:0  %add_ln47 = add i12 %seq_number_load, 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge17:1  store i12 %add_ln47, i12* @seq_number, align 2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
<literal name="and_ln22" val="1"/>
<literal name="empty_12" val="1"/>
<literal name="empty_27" val="0"/>
<literal name="icmp_ln40" val="1"/>
<literal name="enqueue_res_bk" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge17:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln94"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="163" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="8" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="2" op_10_bw="3" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  %enqueue_res_vi = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="enqueue_res_vi"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="8" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="2" op_10_bw="3" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  %enqueue_res_vi = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="enqueue_res_vi"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %enqueue_res_vi, label %11, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1">
<![CDATA[
:0  %medium_state_load_2 = load volatile i1* @medium_state, align 1

]]></Node>
<StgValue><ssdm name="medium_state_load_2"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %medium_state_load_2, label %._crit_edge23, label %hls_label_02

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
hls_label_02:0  %rand_state_load_2 = load i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="rand_state_load_2"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="32">
<![CDATA[
hls_label_02:1  %low_4 = trunc i32 %rand_state_load_2 to i15

]]></Node>
<StgValue><ssdm name="low_4"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="15">
<![CDATA[
hls_label_02:2  %zext_ln5_2 = zext i15 %low_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln5_2"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_02:4  %low_5 = mul i32 %zext_ln5_2, 48271

]]></Node>
<StgValue><ssdm name="low_5"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_02:7  %high_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_2, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="high_4"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="17">
<![CDATA[
hls_label_02:8  %high_8 = zext i17 %high_4 to i32

]]></Node>
<StgValue><ssdm name="high_8"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_02:9  %high_9 = mul i32 48271, %high_8

]]></Node>
<StgValue><ssdm name="high_9"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_vi" val="1"/>
<literal name="medium_state_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_02:12  %trunc_ln10_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_9, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln10_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_02:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %low_5, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln7"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="32">
<![CDATA[
hls_label_02:10  %trunc_ln9_2 = trunc i32 %high_9 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln9_2"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="16">
<![CDATA[
hls_label_02:11  %zext_ln10_4 = zext i16 %trunc_ln9_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10_4"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_02:13  %add_ln10_2 = add i16 15, %trunc_ln10_2

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="16">
<![CDATA[
hls_label_02:14  %zext_ln10_5 = zext i16 %add_ln10_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10_5"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_02:15  %x_6 = shl i32 %zext_ln10_4, %zext_ln10_5

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_02:16  %x_7 = add i32 %low_5, %x_6

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="31" op_0_bw="32">
<![CDATA[
hls_label_02:17  %trunc_ln11_2 = trunc i32 %x_7 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln11_2"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_02:19  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="185" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="8" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="2" op_10_bw="3" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
._crit_edge19:0  %enqueue_res_be = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="enqueue_res_be"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="186" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="8" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="2" op_10_bw="3" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
._crit_edge19:0  %enqueue_res_be = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="enqueue_res_be"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge19:1  br i1 %enqueue_res_be, label %8, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1">
<![CDATA[
:0  %medium_state_load_1 = load volatile i1* @medium_state, align 1

]]></Node>
<StgValue><ssdm name="medium_state_load_1"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %medium_state_load_1, label %._crit_edge21, label %hls_label_01

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
hls_label_01:0  %rand_state_load_1 = load i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="rand_state_load_1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="32">
<![CDATA[
hls_label_01:1  %low_2 = trunc i32 %rand_state_load_1 to i15

]]></Node>
<StgValue><ssdm name="low_2"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="15">
<![CDATA[
hls_label_01:2  %zext_ln5_1 = zext i15 %low_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln5_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_01:4  %low_3 = mul i32 %zext_ln5_1, 48271

]]></Node>
<StgValue><ssdm name="low_3"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_01:7  %high_2 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_1, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="high_2"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="17">
<![CDATA[
hls_label_01:8  %high_5 = zext i17 %high_2 to i32

]]></Node>
<StgValue><ssdm name="high_5"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_01:9  %high_7 = mul i32 48271, %high_5

]]></Node>
<StgValue><ssdm name="high_7"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_be" val="1"/>
<literal name="medium_state_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_01:12  %trunc_ln10_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_7, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln10_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_01:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %low_3, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln7"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="32">
<![CDATA[
hls_label_01:10  %trunc_ln9_1 = trunc i32 %high_7 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="16">
<![CDATA[
hls_label_01:11  %zext_ln10_2 = zext i16 %trunc_ln9_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_01:13  %add_ln10_1 = add i16 15, %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="16">
<![CDATA[
hls_label_01:14  %zext_ln10_3 = zext i16 %add_ln10_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10_3"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_01:15  %x_3 = shl i32 %zext_ln10_2, %zext_ln10_3

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_01:16  %x_4 = add i32 %low_3, %x_3

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="31" op_0_bw="32">
<![CDATA[
hls_label_01:17  %trunc_ln11_1 = trunc i32 %x_4 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_01:19  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="207" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="8" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="2" op_10_bw="3" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  %enqueue_res_bk = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="enqueue_res_bk"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="208" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="8" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="2" op_10_bw="3" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  %enqueue_res_bk = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)

]]></Node>
<StgValue><ssdm name="enqueue_res_bk"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %enqueue_res_bk, label %6, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1">
<![CDATA[
:0  %medium_state_load = load volatile i1* @medium_state, align 1

]]></Node>
<StgValue><ssdm name="medium_state_load"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %medium_state_load, label %._crit_edge17, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:0  %rand_state_load = load i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="rand_state_load"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="15" op_0_bw="32">
<![CDATA[
hls_label_0:1  %low = trunc i32 %rand_state_load to i15

]]></Node>
<StgValue><ssdm name="low"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:2  %zext_ln5 = zext i15 %low to i32

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:4  %low_1 = mul i32 %zext_ln5, 48271

]]></Node>
<StgValue><ssdm name="low_1"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:7  %high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="17">
<![CDATA[
hls_label_0:8  %high_1 = zext i17 %high to i32

]]></Node>
<StgValue><ssdm name="high_1"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:9  %high_3 = mul i32 48271, %high_1

]]></Node>
<StgValue><ssdm name="high_3"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enqueue_res_bk" val="1"/>
<literal name="medium_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:12  %trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_0:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln7"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:10  %trunc_ln9 = trunc i32 %high_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:11  %zext_ln10 = zext i16 %trunc_ln9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:13  %add_ln10 = add i16 15, %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:14  %zext_ln10_1 = zext i16 %add_ln10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:15  %x = shl i32 %zext_ln10, %zext_ln10_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %x_1 = add i32 %low_1, %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:17  %trunc_ln11 = trunc i32 %x_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:19  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
