 
****************************************
Report : area
Design : top
Version: R-2020.09-SP5
Date   : Mon Jan 17 09:29:49 2022
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                         1712
Number of nets:                         36927
Number of cells:                        30605
Number of combinational cells:          26269
Number of sequential cells:              4305
Number of macros/black boxes:               0
Number of buf/inv:                       6410
Number of references:                      36

Combinational area:              64628.056431
Buf/Inv area:                     8189.282138
Noncombinational area:           28856.781210
Macro/Black Box area:                0.000000
Net Interconnect area:           25134.880787

Total cell area:                 93484.837641
Total area:                     118619.718428

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------------------
top                               93484.8376    100.0   1201.8470   1698.9527  0.0000  top
control_de                         5493.8308      5.9   4375.0889   1118.7419  0.0000  control_de_SRAM_ADDR_W22_IMG_SIZE11
control_en                         3301.8388      3.5   2404.4564    897.3825  0.0000  control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22
dct1D_U0                          11515.2646     12.3   8812.6972   2702.5674  0.0000  dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8
decoder                            3480.5021      3.7   2859.1200    621.3821  0.0000  decoder_SRAM_ADDR_R20_REG_WIDTH12
dequan                             5757.8865      6.2   4098.5803   1659.3062  0.0000  dequan_IN_WIDTH12
encoder                            3153.9271      3.4   2502.8101    651.1169  0.0000  encoder_IN_WIDTH8
idct1D                            18905.5180     20.2  13916.6711   4988.8469  0.0000  idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8
quan_DCT2D                         5912.4060      6.3   3886.6242   2025.7818  0.0000  quan_DCT2D_IN_WIDTH12
reg_U0                            16356.1997     17.5  10555.6169   5800.5828  0.0000  reg8x8_IN_WIDTH8_mydesign_1
reg_U1                            14353.2909     15.4   8552.7081   5800.5828  0.0000  reg8x8_IN_WIDTH8_mydesign_0
rgb2yuv                            2353.3734      2.5   1461.8363    891.5372  0.0000  rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------------------
Total                                                  64628.0564  28856.7812  0.0000

1
