

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Jun  7 15:23:12 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_5
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 1.668 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       40|      128| 80.000 ns | 0.256 us |   40|  128|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       33|      121|  3 ~ 11  |          -|          -|    11|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 17 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir11_sec2_5.cpp:8]   --->   Operation 19 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [7/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 20 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 21 [6/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 21 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 22 [5/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 22 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 23 [4/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 23 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.19>
ST_5 : Operation 24 [3/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 24 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 25 [2/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 25 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/7] (1.19ns)   --->   "%mul_ln18 = mul nsw i32 %x_read, 53" [fir11_sec2_5.cpp:18]   --->   Operation 29 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 30 [1/1] (0.75ns)   --->   "br label %1" [fir11_sec2_5.cpp:16]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.75>

State 8 <SV = 7> <Delay = 1.66>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %0 ], [ %acc, %5 ]"   --->   Operation 31 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 10, %0 ], [ %i, %5 ]"   --->   Operation 32 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i5 %i_0 to i32" [fir11_sec2_5.cpp:16]   --->   Operation 33 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_0, i32 4)" [fir11_sec2_5.cpp:16]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [fir11_sec2_5.cpp:16]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [fir11_sec2_5.cpp:16]   --->   Operation 37 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i5 %i_0, 0" [fir11_sec2_5.cpp:17]   --->   Operation 38 'icmp' 'icmp_ln17' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %4" [fir11_sec2_5.cpp:17]   --->   Operation 39 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.87ns)   --->   "%add_ln21 = add i5 %i_0, -1" [fir11_sec2_5.cpp:21]   --->   Operation 40 'add' 'add_ln21' <Predicate = (!tmp & !icmp_ln17)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %add_ln21 to i64" [fir11_sec2_5.cpp:21]   --->   Operation 41 'zext' 'zext_ln21' <Predicate = (!tmp & !icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln21" [fir11_sec2_5.cpp:21]   --->   Operation 42 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 43 [2/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_5.cpp:21]   --->   Operation 43 'load' 'shift_reg_load' <Predicate = (!tmp & !icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %sext_ln16 to i64" [fir11_sec2_5.cpp:21]   --->   Operation 44 'zext' 'zext_ln21_1' <Predicate = (!tmp & !icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln21_1" [fir11_sec2_5.cpp:22]   --->   Operation 45 'getelementptr' 'c1_addr' <Predicate = (!tmp & !icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 46 [2/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_5.cpp:22]   --->   Operation 46 'load' 'c1_load' <Predicate = (!tmp & !icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_8 : Operation 47 [1/1] (0.79ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_5.cpp:19]   --->   Operation 47 'store' <Predicate = (!tmp & icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 48 [1/1] (0.75ns)   --->   "br label %5" [fir11_sec2_5.cpp:20]   --->   Operation 48 'br' <Predicate = (!tmp & icmp_ln17)> <Delay = 0.75>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind" [fir11_sec2_5.cpp:25]   --->   Operation 49 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [fir11_sec2_5.cpp:26]   --->   Operation 50 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 51 [1/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_5.cpp:21]   --->   Operation 51 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln21_1" [fir11_sec2_5.cpp:21]   --->   Operation 52 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4" [fir11_sec2_5.cpp:21]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 54 [1/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_5.cpp:22]   --->   Operation 54 'load' 'c1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 10 <SV = 9> <Delay = 1.19>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i10 %c1_load to i32" [fir11_sec2_5.cpp:22]   --->   Operation 55 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [7/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 56 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.19>
ST_11 : Operation 57 [6/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 57 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.19>
ST_12 : Operation 58 [5/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 58 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.19>
ST_13 : Operation 59 [4/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 59 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.19>
ST_14 : Operation 60 [3/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 60 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.19>
ST_15 : Operation 61 [2/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 61 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.19>
ST_16 : Operation 62 [1/7] (1.19ns)   --->   "%mul_ln22 = mul nsw i32 %shift_reg_load, %sext_ln22" [fir11_sec2_5.cpp:22]   --->   Operation 62 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.19> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.87>
ST_17 : Operation 63 [1/1] (0.75ns)   --->   "br label %5"   --->   Operation 63 'br' <Predicate = (!icmp_ln17)> <Delay = 0.75>
ST_17 : Operation 64 [1/1] (0.87ns)   --->   "%i = add i5 %i_0, -1" [fir11_sec2_5.cpp:16]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.20>
ST_18 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%p_pn = phi i32 [ %mul_ln18, %3 ], [ %mul_ln22, %4 ]" [fir11_sec2_5.cpp:18]   --->   Operation 65 'phi' 'p_pn' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (1.20ns) (out node of the LUT)   --->   "%acc = add nsw i32 %p_pn, %acc_0" [fir11_sec2_5.cpp:18]   --->   Operation 66 'add' 'acc' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [fir11_sec2_5.cpp:16]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.25ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	wire read on port 'x' (fir11_sec2_5.cpp:8) [10]  (0 ns)
	'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)

 <State 8>: 1.67ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir11_sec2_5.cpp:16) [15]  (0 ns)
	'add' operation ('add_ln21', fir11_sec2_5.cpp:21) [25]  (0.878 ns)
	'getelementptr' operation ('shift_reg_addr', fir11_sec2_5.cpp:21) [27]  (0 ns)
	'load' operation ('shift_reg_load', fir11_sec2_5.cpp:21) on array 'shift_reg' [28]  (0.79 ns)

 <State 9>: 1.58ns
The critical path consists of the following:
	'load' operation ('shift_reg_load', fir11_sec2_5.cpp:21) on array 'shift_reg' [28]  (0.79 ns)
	'store' operation ('store_ln21', fir11_sec2_5.cpp:21) of variable 'shift_reg_load', fir11_sec2_5.cpp:21 on array 'shift_reg' [31]  (0.79 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', fir11_sec2_5.cpp:22) [35]  (1.2 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', fir11_sec2_5.cpp:22) [35]  (1.2 ns)

 <State 12>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', fir11_sec2_5.cpp:22) [35]  (1.2 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', fir11_sec2_5.cpp:22) [35]  (1.2 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', fir11_sec2_5.cpp:22) [35]  (1.2 ns)

 <State 15>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', fir11_sec2_5.cpp:22) [35]  (1.2 ns)

 <State 16>: 1.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', fir11_sec2_5.cpp:22) [35]  (1.2 ns)

 <State 17>: 0.878ns
The critical path consists of the following:
	'add' operation ('i', fir11_sec2_5.cpp:16) [43]  (0.878 ns)

 <State 18>: 1.2ns
The critical path consists of the following:
	'phi' operation ('p_pn', fir11_sec2_5.cpp:18) with incoming values : ('mul_ln18', fir11_sec2_5.cpp:18) ('mul_ln22', fir11_sec2_5.cpp:22) [41]  (0 ns)
	'add' operation ('acc', fir11_sec2_5.cpp:18) [42]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
