Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 23 16:14:02 2024
| Host         : mee085065 running 64-bit major release  (build 9200)
| Command      : report_methodology -file six_bit_ripple_adder_methodology_drc_routed.rpt -pb six_bit_ripple_adder_methodology_drc_routed.pb -rpx six_bit_ripple_adder_methodology_drc_routed.rpx
| Design       : six_bit_ripple_adder
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

