<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>calculateLayer3</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.200</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1137501</Best-caseLatency>
            <Average-caseLatency>1206251</Average-caseLatency>
            <Worst-caseLatency>1340001</Worst-caseLatency>
            <Best-caseRealTimeLatency>11.602 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.304 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.668 ms</Worst-caseRealTimeLatency>
            <Interval-min>1137502</Interval-min>
            <Interval-max>1340002</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <calculateLayer3_loop_row_Loop_col_loop>
                <Slack>7.30</Slack>
                <TripCount>1250</TripCount>
                <Latency>
                    <range>
                        <min>1137500</min>
                        <max>1340000</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>11602454</min>
                        <max>13667946</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>910</min>
                        <max>1072</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </calculateLayer3_loop_row_Loop_col_loop>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>calculateLayer3.cpp:21</SourceLocation>
            <SummaryOfLoopViolations>
                <calculateLayer3_loop_row_Loop_col_loop>
                    <Name>calculateLayer3_loop_row_Loop_col_loop</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>calculateLayer3.cpp:25</SourceLocation>
                </calculateLayer3_loop_row_Loop_col_loop>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>9</BRAM_18K>
            <DSP>49</DSP>
            <FF>20562</FF>
            <LUT>15785</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWADDR</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WDATA</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WSTRB</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARADDR</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RDATA</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RRESP</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BRESP</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>calculateLayer3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>calculateLayer3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>calculateLayer3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>calculateLayer3</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_generic_tanh_double_s_fu_1254</InstName>
                    <ModuleName>generic_tanh_double_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1254</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_exp_generic_double_s_fu_89</InstName>
                            <ModuleName>exp_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>89</ID>
                            <BindInstances>m_exp_fu_312_p2 e_frac_1_fu_330_p2 sub_ln229_fu_352_p2 mac_muladd_16s_15ns_19s_31_4_1_U5 mac_muladd_16s_15ns_19s_31_4_1_U5 add_ln243_1_fu_516_p2 mul_13s_71s_71_5_1_U1 m_diff_fu_559_p2 exp_Z4_m_1_fu_635_p2 mul_43ns_36ns_79_3_1_U2 add_ln130_fu_678_p2 exp_Z2P_m_1_fu_687_p2 mul_49ns_44ns_93_5_1_U3 add_ln145_fu_751_p2 exp_Z1P_m_1_l_fu_760_p2 add_ln297_fu_794_p2 mul_50ns_50ns_100_5_1_U4 add_ln297_1_fu_809_p2 r_exp_1_fu_823_p2 out_exp_fu_927_p2 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dadddsub_64ns_64ns_64_7_full_dsp_1_U15 dadddsub_64ns_64ns_64_7_full_dsp_1_U15 dadddsub_64ns_64ns_64_7_full_dsp_1_U15 dadddsub_64ns_64ns_64_7_full_dsp_1_U15 ddiv_64ns_64ns_64_59_no_dsp_1_U17 dadddsub_64ns_64ns_64_7_full_dsp_1_U15 ddiv_64ns_64ns_64_59_no_dsp_1_U17 dadddsub_64ns_64ns_64_7_full_dsp_1_U15</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln24_fu_1459_p2 add_ln24_1_fu_1492_p2 add_ln25_fu_1550_p2 mul_6ns_11ns_16_1_1_U28 empty_283_fu_1603_p2 mul_3ns_6ns_7_1_1_U29 empty_191_fu_3370_p2 empty_192_fu_3875_p2 empty_194_fu_3902_p2 empty_196_fu_3929_p2 empty_198_fu_3835_p2 tmp5_fu_3526_p2 empty_199_fu_3539_p2 empty_200_fu_3795_p2 tmp6_fu_3385_p2 empty_201_fu_3398_p2 empty_202_fu_3754_p2 empty_204_fu_3710_p2 empty_206_fu_3670_p2 empty_208_fu_3623_p2 empty_210_fu_3576_p2 empty_211_fu_3479_p2 empty_212_fu_3496_p2 tmp12_fu_3403_p2 empty_213_fu_3412_p2 empty_214_fu_3429_p2 empty_216_fu_3338_p2 empty_218_fu_3287_p2 empty_220_fu_3240_p2 empty_222_fu_3188_p2 tmp17_fu_3043_p2 empty_223_fu_3116_p2 empty_224_fu_3133_p2 tmp18_fu_3048_p2 empty_225_fu_3058_p2 empty_226_fu_3076_p2 empty_228_fu_3012_p2 empty_229_fu_2944_p2 empty_230_fu_2961_p2 empty_232_fu_2901_p2 empty_234_fu_2846_p2 tmp23_fu_2722_p2 empty_235_fu_2782_p2 empty_236_fu_2799_p2 tmp24_fu_2727_p2 empty_237_fu_2737_p2 empty_238_fu_2754_p2 empty_240_fu_2694_p2 empty_242_fu_2643_p2 empty_244_fu_2596_p2 empty_246_fu_2541_p2 tmp29_fu_2460_p2 empty_247_fu_2472_p2 empty_248_fu_2490_p2 empty_249_fu_2415_p2 empty_250_fu_2432_p2 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_5_full_dsp_1_U23 dmul_64ns_64ns_64_7_max_dsp_1_U27 dmul_64ns_64ns_64_7_max_dsp_1_U27 add_ln26_fu_5821_p2 add_ln25_1_fu_2392_p2 CTRL_bus_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>exp_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.130</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>29</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>29</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>3694</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3413</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_312_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_330_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:224" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_352_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U5" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U5" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_1_fu_516_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U1" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:249" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_fu_559_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:255" STORAGESUBTYPE="" URAM="0" VARIABLE="m_diff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z4_m_1_fu_635_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z4_m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_678_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_fu_687_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z2P_m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U3" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_751_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_fu_760_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z1P_m_1_l"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_fu_794_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U4" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_1_fu_809_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_823_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:305" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_927_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:336" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="58 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="26 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="42 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_tanh_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>10</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120</Best-caseLatency>
                    <Average-caseLatency>120</Average-caseLatency>
                    <Worst-caseLatency>120</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineDepth>121</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>6805</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>5691</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U15" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55" STORAGESUBTYPE="" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U15" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U15" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U15" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="58" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_59_no_dsp_1_U17" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U15" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="58" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_59_no_dsp_1_U17" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U15" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculateLayer3</Name>
            <Loops>
                <calculateLayer3_loop_row_Loop_col_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>10.200</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1137501</Best-caseLatency>
                    <Average-caseLatency>1206251</Average-caseLatency>
                    <Worst-caseLatency>1340001</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.602 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.304 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.668 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1137502 ~ 1340002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calculateLayer3_loop_row_Loop_col_loop>
                        <Name>calculateLayer3_loop_row_Loop_col_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250</TripCount>
                        <Latency>1137500 ~ 1340000</Latency>
                        <AbsoluteTimeLatency>11.602 ms ~ 13.668 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>910</min>
                                <max>1072</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>910 ~ 1072</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_tanh_double_s_fu_1254</Instance>
                        </InstanceList>
                    </calculateLayer3_loop_row_Loop_col_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>calculateLayer3.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <calculateLayer3_loop_row_Loop_col_loop>
                            <Name>calculateLayer3_loop_row_Loop_col_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>calculateLayer3.cpp:25</SourceLocation>
                        </calculateLayer3_loop_row_Loop_col_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>49</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>22</UTIL_DSP>
                    <FF>20562</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>15785</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_1459_p2" SOURCE="calculateLayer3.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_1492_p2" SOURCE="calculateLayer3.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_1550_p2" SOURCE="calculateLayer3.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_11ns_16_1_1_U28" SOURCE="calculateLayer3.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_283_fu_1603_p2" SOURCE="calculateLayer3.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_7_1_1_U29" SOURCE="calculateLayer3.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_3370_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_192_fu_3875_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_194_fu_3902_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_196_fu_3929_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_198_fu_3835_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp5_fu_3526_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_3539_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_200_fu_3795_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp6_fu_3385_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_201_fu_3398_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_202_fu_3754_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_3710_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_206_fu_3670_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_208_fu_3623_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_210_fu_3576_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_3479_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_3496_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp12_fu_3403_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_3412_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_214_fu_3429_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_216_fu_3338_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_218_fu_3287_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_3240_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_222_fu_3188_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp17_fu_3043_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_223_fu_3116_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_3133_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp18_fu_3048_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_225_fu_3058_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_3076_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_3012_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_229_fu_2944_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_230_fu_2961_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_232_fu_2901_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_2846_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp23_fu_2722_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_2782_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_2799_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp24_fu_2727_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_2737_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_2754_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_2694_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_242_fu_2643_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_244_fu_2596_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_246_fu_2541_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp29_fu_2460_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_247_fu_2472_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_2490_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_249_fu_2415_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_250_fu_2432_p2" SOURCE="calculateLayer3.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul49_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul89_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul109_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="calculateLayer3.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U27" SOURCE="calculateLayer3.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U27" SOURCE="calculateLayer3.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_5821_p2" SOURCE="calculateLayer3.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_2392_p2" SOURCE="calculateLayer3.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL_bus" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_bus_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="port"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Layer2_Neurons_CPU" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer2_Neurons_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer2_Neurons_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer2_Weights_CPU" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer2_Weights_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer2_Weights_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer3_Neurons_CPU" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer3_Neurons_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer3_Neurons_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL_bus" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_CTRL_bus_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_CTRL_bus_ARADDR</port>
                <port>s_axi_CTRL_bus_ARREADY</port>
                <port>s_axi_CTRL_bus_ARVALID</port>
                <port>s_axi_CTRL_bus_AWADDR</port>
                <port>s_axi_CTRL_bus_AWREADY</port>
                <port>s_axi_CTRL_bus_AWVALID</port>
                <port>s_axi_CTRL_bus_BREADY</port>
                <port>s_axi_CTRL_bus_BRESP</port>
                <port>s_axi_CTRL_bus_BVALID</port>
                <port>s_axi_CTRL_bus_RDATA</port>
                <port>s_axi_CTRL_bus_RREADY</port>
                <port>s_axi_CTRL_bus_RRESP</port>
                <port>s_axi_CTRL_bus_RVALID</port>
                <port>s_axi_CTRL_bus_WDATA</port>
                <port>s_axi_CTRL_bus_WREADY</port>
                <port>s_axi_CTRL_bus_WSTRB</port>
                <port>s_axi_CTRL_bus_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="Layer2_Neurons_CPU_1" access="W" description="Data signal of Layer2_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer2_Neurons_CPU" access="W" description="Bit 31 to 0 of Layer2_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x14" name="Layer2_Neurons_CPU_2" access="W" description="Data signal of Layer2_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer2_Neurons_CPU" access="W" description="Bit 63 to 32 of Layer2_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x1c" name="Layer2_Weights_CPU_1" access="W" description="Data signal of Layer2_Weights_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer2_Weights_CPU" access="W" description="Bit 31 to 0 of Layer2_Weights_CPU"/>
                    </fields>
                </register>
                <register offset="0x20" name="Layer2_Weights_CPU_2" access="W" description="Data signal of Layer2_Weights_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer2_Weights_CPU" access="W" description="Bit 63 to 32 of Layer2_Weights_CPU"/>
                    </fields>
                </register>
                <register offset="0x28" name="Layer3_Neurons_CPU_1" access="W" description="Data signal of Layer3_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer3_Neurons_CPU" access="W" description="Bit 31 to 0 of Layer3_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x2c" name="Layer3_Neurons_CPU_2" access="W" description="Data signal of Layer3_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer3_Neurons_CPU" access="W" description="Bit 63 to 32 of Layer3_Neurons_CPU"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="Layer2_Neurons_CPU"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="Layer2_Weights_CPU"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="Layer3_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL_bus:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer2_Neurons_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer2_Neurons_CPU"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer2_Weights_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer2_Weights_CPU"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer3_Neurons_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer3_Neurons_CPU"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL_bus">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL_bus">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL_bus">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL_bus">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL_bus">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL_bus">Layer2_Neurons_CPU_1, 0x10, 32, W, Data signal of Layer2_Neurons_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer2_Neurons_CPU_2, 0x14, 32, W, Data signal of Layer2_Neurons_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer2_Weights_CPU_1, 0x1c, 32, W, Data signal of Layer2_Weights_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer2_Weights_CPU_2, 0x20, 32, W, Data signal of Layer2_Weights_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer3_Neurons_CPU_1, 0x28, 32, W, Data signal of Layer3_Neurons_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer3_Neurons_CPU_2, 0x2c, 32, W, Data signal of Layer3_Neurons_CPU, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Layer2_Neurons_CPU">inout, float*</column>
                    <column name="Layer2_Weights_CPU">inout, float*</column>
                    <column name="Layer3_Neurons_CPU">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="Layer2_Neurons_CPU">m_axi_gmem, interface, , </column>
                    <column name="Layer2_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer2_Neurons_CPU_1 offset=0x10 range=32</column>
                    <column name="Layer2_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer2_Neurons_CPU_2 offset=0x14 range=32</column>
                    <column name="Layer2_Weights_CPU">m_axi_gmem, interface, , </column>
                    <column name="Layer2_Weights_CPU">s_axi_CTRL_bus, register, offset, name=Layer2_Weights_CPU_1 offset=0x1c range=32</column>
                    <column name="Layer2_Weights_CPU">s_axi_CTRL_bus, register, offset, name=Layer2_Weights_CPU_2 offset=0x20 range=32</column>
                    <column name="Layer3_Neurons_CPU">m_axi_gmem, interface, , </column>
                    <column name="Layer3_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer3_Neurons_CPU_1 offset=0x28 range=32</column>
                    <column name="Layer3_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer3_Neurons_CPU_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 151, 32, , </column>
                    <column name="m_axi_gmem">write, 1250, 32, calculateLayer3_loop, calculateLayer3.cpp:24:23</column>
                    <column name="m_axi_gmem">read, 5, 32, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:33:57, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:33:57, read, Inferred, 5, col_loop, calculateLayer3.cpp:26:13, , </column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:34:58, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:34:58, read, Inferred, 5, col_loop, calculateLayer3.cpp:26:13, , </column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:35:58, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:35:58, read, Inferred, 5, col_loop, calculateLayer3.cpp:26:13, , </column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:36:58, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:36:58, read, Inferred, 5, col_loop, calculateLayer3.cpp:26:13, , </column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:37:58, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:37:58, read, Inferred, 5, col_loop, calculateLayer3.cpp:26:13, , </column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:38:58, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer3.cpp:38:58, read, Inferred, 5, col_loop, calculateLayer3.cpp:26:13, , </column>
                    <column name="m_axi_gmem">Layer3_Neurons_CPU, calculateLayer3.cpp:40:38, write, Widen Fail, , col_loop, calculateLayer3.cpp:26:13, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer3_Neurons_CPU, calculateLayer3.cpp:40:38, write, Inferred, 1250, calculateLayer3_loop, calculateLayer3.cpp:24:23, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="calculateLayer3.cpp:12" status="valid" parentFunction="calculatelayer3" variable="Layer2_Neurons_CPU" isDirective="0" options="mode=m_axi port=Layer2_Neurons_CPU"/>
        <Pragma type="interface" location="calculateLayer3.cpp:13" status="valid" parentFunction="calculatelayer3" variable="Layer2_Weights_CPU" isDirective="0" options="mode=m_axi port=Layer2_Weights_CPU"/>
        <Pragma type="interface" location="calculateLayer3.cpp:14" status="valid" parentFunction="calculatelayer3" variable="Layer3_Neurons_CPU" isDirective="0" options="mode=m_axi port=Layer3_Neurons_CPU"/>
        <Pragma type="interface" location="calculateLayer3.cpp:15" status="valid" parentFunction="calculatelayer3" variable="return" isDirective="0" options="mode=s_axilite port=return bundle= CTRL_bus"/>
        <Pragma type="pipeline" location="calculateLayer3.cpp:27" status="valid" parentFunction="calculatelayer3" variable="" isDirective="0" options="II=10"/>
        <Pragma type="unroll" location="calculateLayer3.cpp:30" status="valid" parentFunction="calculatelayer3" variable="" isDirective="0" options="factor=5"/>
    </PragmaReport>
</profile>

