#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon May  3 12:31:10 2021
# Process ID: 4956
# Current directory: C:/Project/GameOfLife/prj/project_microblaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8888 C:\Project\GameOfLife\prj\project_microblaze\project_microblaze.xpr
# Log file: C:/Project/GameOfLife/prj/project_microblaze/vivado.log
# Journal file: C:/Project/GameOfLife/prj/project_microblaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/GameOfLife/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 927.910 ; gain = 193.676
update_compile_order -fileset sources_1
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:user:game_of_life:1.0 - game_of_life_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_gol> from BD file <C:/Project/GameOfLife/bd/design_gol/design_gol.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 951.645 ; gain = 23.734
file copy -force C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper.sysdef C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf

launch_sdk -workspace C:/Project/GameOfLife/sdk -hwspec C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Project/GameOfLife/sdk -hwspec C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells game_of_life_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:game_of_life:1.0 game_of_life_0
endgroup
set_property location {6 1720 415} [get_bd_cells game_of_life_0]
connect_bd_intf_net [get_bd_intf_pins game_of_life_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_net [get_bd_pins game_of_life_0/s00_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins game_of_life_0/s00_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
Wrote  : <C:/Project/GameOfLife/bd/design_gol/ui/bd_6b8bff43.ui> 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.320 ; gain = 511.430
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc:3102]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc:3102]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc:3103]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc:3103]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1791.441 ; gain = 803.199
generate_target all [get_files C:/Project/GameOfLife/bd/design_gol/design_gol.bd]
CRITICAL WARNING: [BD 41-1356] Address block </game_of_life_0/S00_AXI/S00_AXI_reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_mmu .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1800.625 ; gain = 9.184
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1885.441 ; gain = 84.816
close_design
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells game_of_life_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:game_of_life:1.0 game_of_life_0
endgroup
set_property location {6 1669 375} [get_bd_cells game_of_life_0]
connect_bd_intf_net [get_bd_intf_pins game_of_life_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_net [get_bd_pins game_of_life_0/s00_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins game_of_life_0/s00_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
regenerate_bd_layout
assign_bd_address
</game_of_life_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
Wrote  : <C:/Project/GameOfLife/bd/design_gol/ui/bd_6b8bff43.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 13:10:52 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1885.441 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Mon May  3 13:14:27 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp9/design_gol_wrapper_board.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp9/design_gol_wrapper_board.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp9/design_gol_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp9/design_gol_wrapper_early.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp9/design_gol_wrapper.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp9/design_gol_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1929.039 ; gain = 2.941
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1929.039 ; gain = 2.941
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 79 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.383 ; gain = 99.941
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  3 13:17:17 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
file copy -force C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper.sysdef C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf

open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
startgroup
set_property -dict [list CONFIG.C_GOL_WIDTH {80} CONFIG.C_GOL_HEIGHT {80}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 14:28:35 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.137 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Mon May  3 14:42:15 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 6572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp15/design_gol_wrapper_board.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp15/design_gol_wrapper_board.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp15/design_gol_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp15/design_gol_wrapper_early.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp15/design_gol_wrapper.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp15/design_gol_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2826.109 ; gain = 0.000
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2826.109 ; gain = 0.000
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.836 ; gain = 113.727
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3104.238 ; gain = 158.074
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
startgroup
set_property -dict [list CONFIG.C_GOL_WIDTH {90} CONFIG.C_GOL_HEIGHT {90}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 14:56:17 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
[Mon May  3 14:56:17 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3105.828 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_GOL_WIDTH {85} CONFIG.C_GOL_HEIGHT {85}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 15:07:33 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
[Mon May  3 15:07:33 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3105.828 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 7397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp17/design_gol_wrapper_board.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp17/design_gol_wrapper_board.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp17/design_gol_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp17/design_gol_wrapper_early.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp17/design_gol_wrapper.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp17/design_gol_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.066 ; gain = 0.000
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.066 ; gain = 0.000
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3316.066 ; gain = 53.395
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3317.633 ; gain = 1.566
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
startgroup
set_property -dict [list CONFIG.C_GOL_WIDTH {90}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 15:37:37 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3333.152 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Mon May  3 15:52:31 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 7822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp23/design_gol_wrapper_board.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp23/design_gol_wrapper_board.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp23/design_gol_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp23/design_gol_wrapper_early.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp23/design_gol_wrapper.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp23/design_gol_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3469.379 ; gain = 0.000
Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3469.379 ; gain = 0.000
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 3469.379 ; gain = 0.000
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3612.418 ; gain = 143.039
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GOL_HEIGHT {88}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 16:07:19 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
[Mon May  3 16:07:19 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3612.418 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_GOL_HEIGHT {86}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 16:16:23 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3612.418 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_GOL_WIDTH {85} CONFIG.C_GOL_HEIGHT {90}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 16:25:10 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3612.418 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Mon May  3 16:44:59 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 7822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp29/design_gol_wrapper_board.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp29/design_gol_wrapper_board.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp29/design_gol_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp29/design_gol_wrapper_early.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp29/design_gol_wrapper.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp29/design_gol_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3683.930 ; gain = 0.000
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3683.930 ; gain = 0.000
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3683.930 ; gain = 0.000
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3758.520 ; gain = 74.590
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
startgroup
set_property -dict [list CONFIG.C_GOL_HEIGHT {93}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 17:00:14 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
[Mon May  3 17:00:14 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3784.492 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_GOL_WIDTH {86} CONFIG.C_GOL_HEIGHT {90}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 17:19:30 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3784.492 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Mon May  3 17:36:06 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 7912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp35/design_gol_wrapper_board.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp35/design_gol_wrapper_board.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp35/design_gol_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp35/design_gol_wrapper_early.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp35/design_gol_wrapper.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp35/design_gol_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3901.422 ; gain = 0.000
Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3901.422 ; gain = 0.000
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3901.422 ; gain = 87.734
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3901.422 ; gain = 0.000
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
startgroup
set_property -dict [list CONFIG.C_GOL_HEIGHT {91}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 17:51:18 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3929.430 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_GOL_WIDTH {87} CONFIG.C_GOL_HEIGHT {90}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 18:01:02 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3929.430 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_GOL_WIDTH {86}] [get_bd_cells game_of_life_0]
endgroup
save_bd_design
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon May  3 18:09:40 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
[Mon May  3 18:09:40 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3929.430 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 7912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp37/design_gol_wrapper_board.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp37/design_gol_wrapper_board.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp37/design_gol_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp37/design_gol_wrapper_early.xdc]
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp37/design_gol_wrapper.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/.Xil/Vivado-4956-DEVPC/dcp37/design_gol_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4000.363 ; gain = 0.000
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4000.363 ; gain = 0.000
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 4000.363 ; gain = 0.000
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4060.324 ; gain = 59.961
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  3 19:12:42 2021...
