{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 2305,
    "design__instance__area": 15648.8,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 142,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0026976680383086205,
    "power__switching__total": 0.0015861185966059566,
    "power__leakage__total": 1.3623806083273848e-08,
    "power__total": 0.004283800255507231,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.11602023836711058,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.11418892543619831,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3623969005236811,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 8.160551576577802,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.362397,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.076381,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 142,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.12324595859378704,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.11993405219536062,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8500712596668509,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 5.636543835658566,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.850071,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.684744,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 142,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.1116139851023609,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11052385708365053,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.18945689997523094,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 9.058855255668272,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.189457,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 142,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.11061389617349411,
    "clock__skew__worst_setup": 0.11010233314485447,
    "timing__hold__ws": 0.18785185050313644,
    "timing__setup__ws": 5.574972641328342,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.187852,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 5.593482,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 182.365 193.085",
    "design__core__bbox": "5.52 10.88 176.64 179.52",
    "design__io": 40,
    "design__die__area": 35211.9,
    "design__core__area": 28857.7,
    "design__instance__count__stdcell": 2305,
    "design__instance__area__stdcell": 15648.8,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.542274,
    "design__instance__utilization__stdcell": 0.542274,
    "design__instance__count__class:inverter": 3,
    "design__instance__count__class:sequential_cell": 285,
    "design__instance__count__class:multi_input_combinational_cell": 518,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 1848,
    "design__instance__count__class:tap_cell": 416,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 32375.4,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 243,
    "design__instance__count__class:clock_buffer": 38,
    "design__instance__count__class:clock_inverter": 24,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "design__instance__count__class:antenna_cell": 778,
    "antenna_diodes_count": 1,
    "route__net": 1103,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 507,
    "route__wirelength__iter:1": 39241,
    "route__drc_errors__iter:2": 160,
    "route__wirelength__iter:2": 38886,
    "route__drc_errors__iter:3": 217,
    "route__wirelength__iter:3": 38793,
    "route__drc_errors__iter:4": 3,
    "route__wirelength__iter:4": 38683,
    "route__drc_errors__iter:5": 0,
    "route__wirelength__iter:5": 38687,
    "route__drc_errors": 0,
    "route__wirelength": 38687,
    "route__vias": 9353,
    "route__vias__singlecut": 9353,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 351.46,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 28,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 28,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 28,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 142,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.1140843424243208,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11350253003181122,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.3599602384714715,
    "timing__setup__ws__corner:min_tt_025C_1v80": 8.2211928480763,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.35996,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.137125,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 28,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 142,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.12034072690078236,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.11865551932404292,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.8476249941852068,
    "timing__setup__ws__corner:min_ss_100C_1v60": 5.746410177015075,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.847625,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.775867,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 28,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 142,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11061389617349411,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11010233314485447,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.18785185050313644,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 9.088008824941028,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.187852,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 28,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 142,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.11694733013004376,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.11360250561800622,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.36457982109643633,
    "timing__setup__ws__corner:max_tt_025C_1v80": 8.126835434634009,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.36458,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.027854,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 28,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 142,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.12426403313616143,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.11897370925189951,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.8538264781315479,
    "timing__setup__ws__corner:max_ss_100C_1v60": 5.574972641328342,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.853826,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.593482,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 28,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 142,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.11272584573739294,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11037863990792254,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1909801260080964,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 9.038704263112207,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.19098,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 28,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 28,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79924,
    "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.79975,
    "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000761583,
    "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.00268897,
    "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 0.000845614,
    "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.00268897,
    "design_powergrid__voltage__worst": 0.00268897,
    "design_powergrid__voltage__worst__net:vccd1": 1.79924,
    "design_powergrid__drop__worst": 0.00268897,
    "design_powergrid__drop__worst__net:vccd1": 0.000761583,
    "design_powergrid__voltage__worst__net:vssd1": 0.00268897,
    "design_powergrid__drop__worst__net:vssd1": 0.00268897,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000246,
    "ir__drop__worst": 0.000762,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}