Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 22 15:28:40 2019
| Host         : Q1926 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file raifes_fpga_wrapper_timing_summary_routed.rpt -pb raifes_fpga_wrapper_timing_summary_routed.pb -rpx raifes_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : raifes_fpga_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 166 register/latch pins with no clock driven by root clock pin: TCK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nRESET (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/dmem_bridge/current_phase_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/debug_module/dmcontrol_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/dmem_addr_r_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/div_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/div_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/div_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/mul_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/mul_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/mul_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/mul_div/state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/dcsr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/dmode_WB_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/dmode_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/mie_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/mie_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/mode_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/mode_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/msip_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/mtip_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/priv_stack_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/priv_stack_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/priv_stack_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/priv_stack_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/csr/stepdone_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/dmem_en_WB_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/had_ex_WB_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/pcpi_timeout_counter_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/pcpi_timeout_counter_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/pcpi_timeout_counter_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/pcpi_timeout_counter_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/prev_killed_WB_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/reg_to_wr_WB_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/reg_to_wr_WB_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/reg_to_wr_WB_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/reg_to_wr_WB_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/reg_to_wr_WB_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/store_in_WB_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/uses_pcpi_WB_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/wfi_unkilled_WB_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/ctrl/wr_reg_unkilled_WB_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/pipeline/inst_DX_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: thecore/raifes/rcpi/FSM_sequential_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 407 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.188        0.000                      0                 7828        0.064        0.000                      0                 7828        3.000        0.000                       0                  2231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_raw               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_raw                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        9.188        0.000                      0                 7828        0.064        0.000                      0                 7828       18.750        0.000                       0                  2228  
  clkfbout_clk_wiz_0                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_raw
  To Clock:  clk_raw

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_raw
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_raw }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_2_reg_r3_0_15_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.329ns  (logic 5.296ns (17.462%)  route 25.033ns (82.538%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=5 LUT5=12 LUT6=15 RAMD32=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 46.181 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.310    27.320    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[13].c_in
    SLICE_X27Y89         LUT5 (Prop_lut5_I1_O)        0.124    27.444 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_8/O
                         net (fo=1, routed)           0.498    27.942    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[14].c_in
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    28.066 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_3/O
                         net (fo=3, routed)           0.323    28.389    thecore/raifes/pipeline/psum_reg[59][1]
    SLICE_X26Y87         LUT5 (Prop_lut5_I2_O)        0.124    28.513 r  thecore/raifes/pipeline/psum[48]_i_8/O
                         net (fo=3, routed)           0.309    28.822    thecore/raifes/cop/cop_palu/i_p_addsub/genblk1[17].c_in
    SLICE_X27Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.946 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[49]_i_6/O
                         net (fo=3, routed)           0.444    29.390    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[18].c_in
    SLICE_X28Y87         LUT5 (Prop_lut5_I2_O)        0.124    29.514 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[39]_i_4/O
                         net (fo=3, routed)           0.618    30.132    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[1]
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124    30.256 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[43]_i_7/O
                         net (fo=3, routed)           0.320    30.576    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[21].c_in
    SLICE_X26Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.700 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_8/O
                         net (fo=3, routed)           0.470    31.170    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[22].c_in
    SLICE_X27Y91         LUT4 (Prop_lut4_I0_O)        0.124    31.294 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[54]_i_5/O
                         net (fo=2, routed)           0.640    31.934    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_23_0[9]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    32.058 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_63/O
                         net (fo=1, routed)           0.627    32.685    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_63_n_1
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    32.809 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_59/O
                         net (fo=1, routed)           0.587    33.396    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_59_n_1
    SLICE_X38Y99         LUT6 (Prop_lut6_I4_O)        0.124    33.520 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_43/O
                         net (fo=1, routed)           0.869    34.389    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_43_n_1
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    34.513 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_24/O
                         net (fo=1, routed)           0.300    34.813    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_4_2
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124    34.937 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_11/O
                         net (fo=1, routed)           0.444    35.381    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_11_n_1
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    35.505 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_4/O
                         net (fo=2, routed)           0.515    36.020    thecore/raifes/cop/cop_cprs/palu_cpr_rd_wdata[2]
    SLICE_X54Y94         LUT3 (Prop_lut3_I1_O)        0.124    36.144 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_1/O
                         net (fo=3, routed)           0.818    36.962    thecore/raifes/cop/cop_cprs/cprs_2_reg_r3_0_15_6_7/DIA1
    SLICE_X48Y97         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r3_0_15_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.717    46.181    thecore/raifes/cop/cop_cprs/cprs_2_reg_r3_0_15_6_7/WCLK
    SLICE_X48Y97         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r3_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.325    46.506    
                         clock uncertainty           -0.098    46.408    
    SLICE_X48Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    46.150    thecore/raifes/cop/cop_cprs/cprs_2_reg_r3_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         46.150    
                         arrival time                         -36.962    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.151ns  (logic 5.296ns (17.565%)  route 24.855ns (82.435%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=5 LUT5=12 LUT6=15 RAMD32=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 46.180 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.310    27.320    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[13].c_in
    SLICE_X27Y89         LUT5 (Prop_lut5_I1_O)        0.124    27.444 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_8/O
                         net (fo=1, routed)           0.498    27.942    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[14].c_in
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    28.066 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_3/O
                         net (fo=3, routed)           0.323    28.389    thecore/raifes/pipeline/psum_reg[59][1]
    SLICE_X26Y87         LUT5 (Prop_lut5_I2_O)        0.124    28.513 r  thecore/raifes/pipeline/psum[48]_i_8/O
                         net (fo=3, routed)           0.309    28.822    thecore/raifes/cop/cop_palu/i_p_addsub/genblk1[17].c_in
    SLICE_X27Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.946 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[49]_i_6/O
                         net (fo=3, routed)           0.444    29.390    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[18].c_in
    SLICE_X28Y87         LUT5 (Prop_lut5_I2_O)        0.124    29.514 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[39]_i_4/O
                         net (fo=3, routed)           0.618    30.132    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[1]
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124    30.256 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[43]_i_7/O
                         net (fo=3, routed)           0.320    30.576    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[21].c_in
    SLICE_X26Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.700 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_8/O
                         net (fo=3, routed)           0.470    31.170    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[22].c_in
    SLICE_X27Y91         LUT4 (Prop_lut4_I0_O)        0.124    31.294 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[54]_i_5/O
                         net (fo=2, routed)           0.640    31.934    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_23_0[9]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    32.058 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_63/O
                         net (fo=1, routed)           0.627    32.685    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_63_n_1
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    32.809 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_59/O
                         net (fo=1, routed)           0.587    33.396    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_59_n_1
    SLICE_X38Y99         LUT6 (Prop_lut6_I4_O)        0.124    33.520 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_43/O
                         net (fo=1, routed)           0.869    34.389    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_43_n_1
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    34.513 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_24/O
                         net (fo=1, routed)           0.300    34.813    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_4_2
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124    34.937 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_11/O
                         net (fo=1, routed)           0.444    35.381    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_11_n_1
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    35.505 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_4/O
                         net (fo=2, routed)           0.515    36.020    thecore/raifes/cop/cop_cprs/palu_cpr_rd_wdata[2]
    SLICE_X54Y94         LUT3 (Prop_lut3_I1_O)        0.124    36.144 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_1/O
                         net (fo=3, routed)           0.641    36.784    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7/DIA1
    SLICE_X46Y94         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.716    46.180    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7/WCLK
    SLICE_X46Y94         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.325    46.505    
                         clock uncertainty           -0.098    46.407    
    SLICE_X46Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    46.149    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         46.149    
                         arrival time                         -36.784    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             9.472ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_2_reg_r2_0_15_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.044ns  (logic 5.296ns (17.627%)  route 24.748ns (82.373%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=5 LUT5=12 LUT6=15 RAMD32=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 46.180 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.310    27.320    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[13].c_in
    SLICE_X27Y89         LUT5 (Prop_lut5_I1_O)        0.124    27.444 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_8/O
                         net (fo=1, routed)           0.498    27.942    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[14].c_in
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    28.066 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_3/O
                         net (fo=3, routed)           0.323    28.389    thecore/raifes/pipeline/psum_reg[59][1]
    SLICE_X26Y87         LUT5 (Prop_lut5_I2_O)        0.124    28.513 r  thecore/raifes/pipeline/psum[48]_i_8/O
                         net (fo=3, routed)           0.309    28.822    thecore/raifes/cop/cop_palu/i_p_addsub/genblk1[17].c_in
    SLICE_X27Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.946 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[49]_i_6/O
                         net (fo=3, routed)           0.444    29.390    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[18].c_in
    SLICE_X28Y87         LUT5 (Prop_lut5_I2_O)        0.124    29.514 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[39]_i_4/O
                         net (fo=3, routed)           0.618    30.132    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[1]
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124    30.256 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[43]_i_7/O
                         net (fo=3, routed)           0.320    30.576    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[21].c_in
    SLICE_X26Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.700 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_8/O
                         net (fo=3, routed)           0.470    31.170    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[22].c_in
    SLICE_X27Y91         LUT4 (Prop_lut4_I0_O)        0.124    31.294 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[54]_i_5/O
                         net (fo=2, routed)           0.640    31.934    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_23_0[9]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    32.058 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_63/O
                         net (fo=1, routed)           0.627    32.685    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_63_n_1
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    32.809 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_59/O
                         net (fo=1, routed)           0.587    33.396    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_59_n_1
    SLICE_X38Y99         LUT6 (Prop_lut6_I4_O)        0.124    33.520 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_43/O
                         net (fo=1, routed)           0.869    34.389    thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_43_n_1
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    34.513 r  thecore/raifes/pipeline/ctrl/cprs_2_reg_r1_0_15_6_7_i_24/O
                         net (fo=1, routed)           0.300    34.813    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_4_2
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124    34.937 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_11/O
                         net (fo=1, routed)           0.444    35.381    thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_11_n_1
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    35.505 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_4/O
                         net (fo=2, routed)           0.515    36.020    thecore/raifes/cop/cop_cprs/palu_cpr_rd_wdata[2]
    SLICE_X54Y94         LUT3 (Prop_lut3_I1_O)        0.124    36.144 r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r1_0_15_6_7_i_1/O
                         net (fo=3, routed)           0.533    36.677    thecore/raifes/cop/cop_cprs/cprs_2_reg_r2_0_15_6_7/DIA1
    SLICE_X46Y95         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r2_0_15_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.716    46.180    thecore/raifes/cop/cop_cprs/cprs_2_reg_r2_0_15_6_7/WCLK
    SLICE_X46Y95         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_2_reg_r2_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.325    46.505    
                         clock uncertainty           -0.098    46.407    
    SLICE_X46Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    46.149    thecore/raifes/cop/cop_cprs/cprs_2_reg_r2_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         46.149    
                         arrival time                         -36.677    
  -------------------------------------------------------------------
                         slack                                  9.472    

Slack (MET) :             9.626ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.988ns  (logic 5.296ns (17.660%)  route 24.692ns (82.339%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=4 LUT5=13 LUT6=15 RAMD32=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 46.180 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.310    27.320    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[13].c_in
    SLICE_X27Y89         LUT5 (Prop_lut5_I1_O)        0.124    27.444 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_8/O
                         net (fo=1, routed)           0.498    27.942    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[14].c_in
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    28.066 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_3/O
                         net (fo=3, routed)           0.323    28.389    thecore/raifes/pipeline/psum_reg[59][1]
    SLICE_X26Y87         LUT5 (Prop_lut5_I2_O)        0.124    28.513 r  thecore/raifes/pipeline/psum[48]_i_8/O
                         net (fo=3, routed)           0.309    28.822    thecore/raifes/cop/cop_palu/i_p_addsub/genblk1[17].c_in
    SLICE_X27Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.946 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[49]_i_6/O
                         net (fo=3, routed)           0.444    29.390    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[18].c_in
    SLICE_X28Y87         LUT5 (Prop_lut5_I2_O)        0.124    29.514 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[39]_i_4/O
                         net (fo=3, routed)           0.618    30.132    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[1]
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124    30.256 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[43]_i_7/O
                         net (fo=3, routed)           0.320    30.576    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[21].c_in
    SLICE_X26Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.700 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_8/O
                         net (fo=3, routed)           0.326    31.026    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[22].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    31.150 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_3/O
                         net (fo=3, routed)           0.428    31.578    thecore/raifes/pipeline/psum_reg[59][3]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.124    31.702 r  thecore/raifes/pipeline/psum[55]_i_7/O
                         net (fo=2, routed)           0.645    32.347    thecore/raifes/pipeline/ctrl/padd_result[13]
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124    32.471 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_200/O
                         net (fo=1, routed)           0.622    33.093    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_200_n_1
    SLICE_X39Y99         LUT6 (Prop_lut6_I0_O)        0.124    33.217 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_177/O
                         net (fo=1, routed)           0.725    33.942    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_177_n_1
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    34.066 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_95/O
                         net (fo=1, routed)           0.325    34.391    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_95_n_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124    34.515 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_38/O
                         net (fo=1, routed)           0.587    35.102    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_38_n_1
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    35.226 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_12/O
                         net (fo=2, routed)           0.742    35.968    thecore/raifes/pipeline/ctrl/cop/palu_cpr_rd_wdata[24]
    SLICE_X54Y93         LUT3 (Prop_lut3_I1_O)        0.124    36.092 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_3/O
                         net (fo=3, routed)           0.529    36.621    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/DIA0
    SLICE_X48Y93         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.716    46.180    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/WCLK
    SLICE_X48Y93         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMA/CLK
                         clock pessimism              0.325    46.505    
                         clock uncertainty           -0.098    46.407    
    SLICE_X48Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    46.246    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         46.246    
                         arrival time                         -36.621    
  -------------------------------------------------------------------
                         slack                                  9.626    

Slack (MET) :             9.649ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.964ns  (logic 5.296ns (17.674%)  route 24.668ns (82.326%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=4 LUT5=13 LUT6=15 RAMD32=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 46.180 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.310    27.320    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[13].c_in
    SLICE_X27Y89         LUT5 (Prop_lut5_I1_O)        0.124    27.444 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_8/O
                         net (fo=1, routed)           0.498    27.942    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[14].c_in
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    28.066 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_3/O
                         net (fo=3, routed)           0.323    28.389    thecore/raifes/pipeline/psum_reg[59][1]
    SLICE_X26Y87         LUT5 (Prop_lut5_I2_O)        0.124    28.513 r  thecore/raifes/pipeline/psum[48]_i_8/O
                         net (fo=3, routed)           0.309    28.822    thecore/raifes/cop/cop_palu/i_p_addsub/genblk1[17].c_in
    SLICE_X27Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.946 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[49]_i_6/O
                         net (fo=3, routed)           0.444    29.390    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[18].c_in
    SLICE_X28Y87         LUT5 (Prop_lut5_I2_O)        0.124    29.514 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[39]_i_4/O
                         net (fo=3, routed)           0.618    30.132    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[1]
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124    30.256 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[43]_i_7/O
                         net (fo=3, routed)           0.320    30.576    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[21].c_in
    SLICE_X26Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.700 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_8/O
                         net (fo=3, routed)           0.326    31.026    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[22].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    31.150 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_3/O
                         net (fo=3, routed)           0.428    31.578    thecore/raifes/pipeline/psum_reg[59][3]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.124    31.702 r  thecore/raifes/pipeline/psum[55]_i_7/O
                         net (fo=2, routed)           0.645    32.347    thecore/raifes/pipeline/ctrl/padd_result[13]
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124    32.471 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_200/O
                         net (fo=1, routed)           0.622    33.093    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_200_n_1
    SLICE_X39Y99         LUT6 (Prop_lut6_I0_O)        0.124    33.217 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_177/O
                         net (fo=1, routed)           0.725    33.942    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_177_n_1
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    34.066 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_95/O
                         net (fo=1, routed)           0.325    34.391    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_95_n_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124    34.515 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_38/O
                         net (fo=1, routed)           0.587    35.102    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_38_n_1
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    35.226 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_12/O
                         net (fo=2, routed)           0.742    35.968    thecore/raifes/pipeline/ctrl/cop/palu_cpr_rd_wdata[24]
    SLICE_X54Y93         LUT3 (Prop_lut3_I1_O)        0.124    36.092 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_3/O
                         net (fo=3, routed)           0.505    36.597    thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/DIA0
    SLICE_X48Y94         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.716    46.180    thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/WCLK
    SLICE_X48Y94         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/RAMA/CLK
                         clock pessimism              0.325    46.505    
                         clock uncertainty           -0.098    46.407    
    SLICE_X48Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    46.246    thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         46.246    
                         arrival time                         -36.597    
  -------------------------------------------------------------------
                         slack                                  9.649    

Slack (MET) :             9.778ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.835ns  (logic 5.296ns (17.751%)  route 24.539ns (82.249%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=4 LUT5=13 LUT6=15 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 46.179 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.310    27.320    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[13].c_in
    SLICE_X27Y89         LUT5 (Prop_lut5_I1_O)        0.124    27.444 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_8/O
                         net (fo=1, routed)           0.498    27.942    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[14].c_in
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    28.066 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_3/O
                         net (fo=3, routed)           0.323    28.389    thecore/raifes/pipeline/psum_reg[59][1]
    SLICE_X26Y87         LUT5 (Prop_lut5_I2_O)        0.124    28.513 r  thecore/raifes/pipeline/psum[48]_i_8/O
                         net (fo=3, routed)           0.309    28.822    thecore/raifes/cop/cop_palu/i_p_addsub/genblk1[17].c_in
    SLICE_X27Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.946 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[49]_i_6/O
                         net (fo=3, routed)           0.444    29.390    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[18].c_in
    SLICE_X28Y87         LUT5 (Prop_lut5_I2_O)        0.124    29.514 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[39]_i_4/O
                         net (fo=3, routed)           0.618    30.132    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[1]
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124    30.256 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[43]_i_7/O
                         net (fo=3, routed)           0.320    30.576    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[21].c_in
    SLICE_X26Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.700 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_8/O
                         net (fo=3, routed)           0.326    31.026    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[22].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    31.150 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[47]_i_3/O
                         net (fo=3, routed)           0.428    31.578    thecore/raifes/pipeline/psum_reg[59][3]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.124    31.702 r  thecore/raifes/pipeline/psum[55]_i_7/O
                         net (fo=2, routed)           0.645    32.347    thecore/raifes/pipeline/ctrl/padd_result[13]
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124    32.471 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_200/O
                         net (fo=1, routed)           0.622    33.093    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_200_n_1
    SLICE_X39Y99         LUT6 (Prop_lut6_I0_O)        0.124    33.217 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_177/O
                         net (fo=1, routed)           0.725    33.942    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_177_n_1
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    34.066 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_95/O
                         net (fo=1, routed)           0.325    34.391    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_95_n_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124    34.515 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_38/O
                         net (fo=1, routed)           0.587    35.102    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_38_n_1
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    35.226 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_12/O
                         net (fo=2, routed)           0.742    35.968    thecore/raifes/pipeline/ctrl/cop/palu_cpr_rd_wdata[24]
    SLICE_X54Y93         LUT3 (Prop_lut3_I1_O)        0.124    36.092 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_3/O
                         net (fo=3, routed)           0.376    36.468    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/DIA0
    SLICE_X52Y93         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.715    46.179    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/WCLK
    SLICE_X52Y93         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism              0.325    46.504    
                         clock uncertainty           -0.098    46.406    
    SLICE_X52Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    46.245    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         46.245    
                         arrival time                         -36.468    
  -------------------------------------------------------------------
                         slack                                  9.778    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.606ns  (logic 5.296ns (17.888%)  route 24.310ns (82.112%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=4 LUT5=14 LUT6=14 RAMD32=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 46.180 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.313    27.323    thecore/raifes/pipeline/genblk1[13].c_in
    SLICE_X27Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.447 r  thecore/raifes/pipeline/psum[51]_i_19/O
                         net (fo=1, routed)           0.303    27.750    thecore/raifes/cop/cop_palu/i_p_addsub/c_out_140
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    27.874 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_18/O
                         net (fo=1, routed)           0.300    28.173    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_160
    SLICE_X26Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.297 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_16/O
                         net (fo=1, routed)           0.464    28.761    thecore/raifes/cop/cop_palu/i_p_addsub/c_out_170
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.885 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_15/O
                         net (fo=1, routed)           0.303    29.188    thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_15_n_1
    SLICE_X28Y88         LUT5 (Prop_lut5_I1_O)        0.124    29.312 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_14/O
                         net (fo=1, routed)           0.592    29.904    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[20].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    30.028 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_13/O
                         net (fo=1, routed)           0.159    30.187    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[21]
    SLICE_X26Y91         LUT5 (Prop_lut5_I3_O)        0.124    30.311 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_12/O
                         net (fo=1, routed)           0.161    30.472    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[23].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    30.596 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_9/O
                         net (fo=1, routed)           0.340    30.936    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[24].c_in
    SLICE_X27Y91         LUT5 (Prop_lut5_I2_O)        0.124    31.060 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_4/O
                         net (fo=3, routed)           0.477    31.537    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[3]
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.124    31.661 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[55]_i_4/O
                         net (fo=4, routed)           0.449    32.110    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[27].c_in
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124    32.234 r  thecore/raifes/cop/cop_palu/i_p_mul_core/cprs_3_reg_r1_0_15_6_7_i_101/O
                         net (fo=1, routed)           0.407    32.641    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/c_out_280
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.124    32.765 r  thecore/raifes/cop/cop_palu/i_p_mul_core/cprs_3_reg_r1_0_15_6_7_i_75/O
                         net (fo=1, routed)           0.422    33.187    thecore/raifes/pipeline/ctrl/carry_chain_300
    SLICE_X32Y94         LUT6 (Prop_lut6_I2_O)        0.124    33.311 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_6_7_i_31/O
                         net (fo=1, routed)           1.197    34.508    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_6_7_i_31_n_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    34.632 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_6_7_i_9/O
                         net (fo=2, routed)           0.640    35.272    thecore/raifes/pipeline/ctrl/cop/palu_cpr_rd_wdata[30]
    SLICE_X54Y91         LUT3 (Prop_lut3_I1_O)        0.124    35.396 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_6_7_i_2/O
                         net (fo=3, routed)           0.844    36.239    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_6_7/DIA0
    SLICE_X44Y96         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.716    46.180    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_6_7/WCLK
    SLICE_X44Y96         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_6_7/RAMA/CLK
                         clock pessimism              0.325    46.505    
                         clock uncertainty           -0.098    46.407    
    SLICE_X44Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    46.246    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         46.246    
                         arrival time                         -36.239    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.148ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.465ns  (logic 5.296ns (17.974%)  route 24.169ns (82.026%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=4 LUT5=14 LUT6=14 RAMD32=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 46.180 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.313    27.323    thecore/raifes/pipeline/genblk1[13].c_in
    SLICE_X27Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.447 r  thecore/raifes/pipeline/psum[51]_i_19/O
                         net (fo=1, routed)           0.303    27.750    thecore/raifes/cop/cop_palu/i_p_addsub/c_out_140
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    27.874 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_18/O
                         net (fo=1, routed)           0.300    28.173    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_160
    SLICE_X26Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.297 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_16/O
                         net (fo=1, routed)           0.464    28.761    thecore/raifes/cop/cop_palu/i_p_addsub/c_out_170
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.885 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_15/O
                         net (fo=1, routed)           0.303    29.188    thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_15_n_1
    SLICE_X28Y88         LUT5 (Prop_lut5_I1_O)        0.124    29.312 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_14/O
                         net (fo=1, routed)           0.592    29.904    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[20].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    30.028 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_13/O
                         net (fo=1, routed)           0.159    30.187    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[21]
    SLICE_X26Y91         LUT5 (Prop_lut5_I3_O)        0.124    30.311 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_12/O
                         net (fo=1, routed)           0.161    30.472    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[23].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    30.596 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_9/O
                         net (fo=1, routed)           0.340    30.936    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[24].c_in
    SLICE_X27Y91         LUT5 (Prop_lut5_I2_O)        0.124    31.060 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_4/O
                         net (fo=3, routed)           0.477    31.537    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[3]
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.124    31.661 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[55]_i_4/O
                         net (fo=4, routed)           0.449    32.110    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[27].c_in
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124    32.234 r  thecore/raifes/cop/cop_palu/i_p_mul_core/cprs_3_reg_r1_0_15_6_7_i_101/O
                         net (fo=1, routed)           0.407    32.641    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/c_out_280
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.124    32.765 r  thecore/raifes/cop/cop_palu/i_p_mul_core/cprs_3_reg_r1_0_15_6_7_i_75/O
                         net (fo=1, routed)           0.422    33.187    thecore/raifes/pipeline/ctrl/carry_chain_300
    SLICE_X32Y94         LUT6 (Prop_lut6_I2_O)        0.124    33.311 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_6_7_i_31/O
                         net (fo=1, routed)           1.197    34.508    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_6_7_i_31_n_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124    34.632 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_6_7_i_9/O
                         net (fo=2, routed)           0.640    35.272    thecore/raifes/pipeline/ctrl/cop/palu_cpr_rd_wdata[30]
    SLICE_X54Y91         LUT3 (Prop_lut3_I1_O)        0.124    35.396 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_6_7_i_2/O
                         net (fo=3, routed)           0.702    36.098    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_6_7/DIA0
    SLICE_X44Y94         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.716    46.180    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_6_7/WCLK
    SLICE_X44Y94         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_6_7/RAMA/CLK
                         clock pessimism              0.325    46.505    
                         clock uncertainty           -0.098    46.407    
    SLICE_X44Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    46.246    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         46.246    
                         arrival time                         -36.098    
  -------------------------------------------------------------------
                         slack                                 10.148    

Slack (MET) :             10.187ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.338ns  (logic 5.296ns (18.052%)  route 24.042ns (81.948%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=4 LUT5=16 LUT6=12 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 46.179 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.313    27.323    thecore/raifes/pipeline/genblk1[13].c_in
    SLICE_X27Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.447 r  thecore/raifes/pipeline/psum[51]_i_19/O
                         net (fo=1, routed)           0.303    27.750    thecore/raifes/cop/cop_palu/i_p_addsub/c_out_140
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    27.874 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_18/O
                         net (fo=1, routed)           0.300    28.173    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_160
    SLICE_X26Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.297 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_16/O
                         net (fo=1, routed)           0.464    28.761    thecore/raifes/cop/cop_palu/i_p_addsub/c_out_170
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.885 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_15/O
                         net (fo=1, routed)           0.303    29.188    thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_15_n_1
    SLICE_X28Y88         LUT5 (Prop_lut5_I1_O)        0.124    29.312 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_14/O
                         net (fo=1, routed)           0.592    29.904    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[20].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    30.028 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_13/O
                         net (fo=1, routed)           0.159    30.187    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[21]
    SLICE_X26Y91         LUT5 (Prop_lut5_I3_O)        0.124    30.311 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_12/O
                         net (fo=1, routed)           0.161    30.472    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[23].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    30.596 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_9/O
                         net (fo=1, routed)           0.340    30.936    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[24].c_in
    SLICE_X27Y91         LUT5 (Prop_lut5_I2_O)        0.124    31.060 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_4/O
                         net (fo=3, routed)           0.477    31.537    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[3]
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.124    31.661 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[55]_i_4/O
                         net (fo=4, routed)           0.435    32.096    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[27].c_in
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    32.220 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[59]_i_6/O
                         net (fo=3, routed)           0.476    32.696    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[28].c_in
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.124    32.820 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[60]_i_4/O
                         net (fo=2, routed)           0.457    33.278    thecore/raifes/pipeline/ctrl/genblk1[29].c_in
    SLICE_X34Y94         LUT5 (Prop_lut5_I1_O)        0.124    33.402 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_62/O
                         net (fo=1, routed)           0.916    34.318    thecore/raifes/cop/cop_cprs/r_rcpi_rd_reg[29]_1
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.124    34.442 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5_i_21/O
                         net (fo=2, routed)           0.869    35.311    thecore/raifes/cop/cop_cprs/palu_cpr_rd_wdata[5]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5_i_6/O
                         net (fo=3, routed)           0.536    35.971    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/DIC1
    SLICE_X52Y93         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.715    46.179    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/WCLK
    SLICE_X52Y93         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.325    46.504    
                         clock uncertainty           -0.098    46.406    
    SLICE_X52Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    46.157    thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         46.157    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                 10.187    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 thecore/raifes/pipeline/inst_DX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.348ns  (logic 5.492ns (18.713%)  route 23.856ns (81.287%))
  Logic Levels:           37  (LUT2=3 LUT3=1 LUT4=4 LUT5=14 LUT6=14 RAMD32=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 46.180 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.932     6.633    thecore/raifes/pipeline/clk_out1
    SLICE_X28Y63         FDRE                                         r  thecore/raifes/pipeline/inst_DX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  thecore/raifes/pipeline/inst_DX_reg[5]/Q
                         net (fo=61, routed)          1.672     8.761    thecore/raifes/pipeline/Q[5]
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.885 f  thecore/raifes/pipeline/init_fsm[4]_i_8/O
                         net (fo=22, routed)          0.669     9.553    thecore/raifes/pipeline/init_fsm[4]_i_8_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.677 f  thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.732    10.409    thecore/raifes/pipeline/cprs_0_reg_r3_0_15_0_5_i_11_n_1
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.533 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7/O
                         net (fo=4, routed)           0.498    11.032    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_7_n_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.156 f  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6/O
                         net (fo=4, routed)           0.606    11.761    thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_6_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252/O
                         net (fo=1, routed)           0.444    12.329    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_252_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.453 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150/O
                         net (fo=6, routed)           0.870    13.323    thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_150_n_1
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124    13.447 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_70/O
                         net (fo=5, routed)           0.448    13.895    thecore/raifes/pipeline/cop/cop_malu/is_macc_2
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  thecore/raifes/pipeline/cprs_0_reg_r1_0_15_0_5_i_29/O
                         net (fo=12, routed)          0.910    14.929    thecore/raifes/pipeline/cop/malu_rdm_in_rs
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    15.053 r  thecore/raifes/pipeline/cprs_0_reg_r2_0_15_0_5_i_4/O
                         net (fo=48, routed)          1.395    16.448    thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/ADDRB0
    SLICE_X48Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    16.600 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r2_0_15_0_5/RAMB/O
                         net (fo=53, routed)          1.692    18.292    thecore/raifes/cop/cop_cprs/crs2_rdata0[2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.348    18.640 r  thecore/raifes/cop/cop_cprs/psum[58]_i_6/O
                         net (fo=4, routed)           0.685    19.325    thecore/raifes/cop/cop_cprs/count_reg[1]_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.449 r  thecore/raifes/cop/cop_cprs/psum[61]_i_10/O
                         net (fo=1, routed)           0.430    19.879    thecore/raifes/pipeline/psum[61]_i_2_2
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.003 f  thecore/raifes/pipeline/psum[61]_i_4/O
                         net (fo=16, routed)          0.466    20.469    thecore/raifes/pipeline/psum[61]_i_4_n_1
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    20.593 f  thecore/raifes/pipeline/psum[35]_i_5/O
                         net (fo=3, routed)           1.474    22.067    thecore/raifes/cop/cop_cprs/psum[11]_i_8
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    22.191 r  thecore/raifes/cop/cop_cprs/psum[36]_i_3/O
                         net (fo=2, routed)           1.211    23.402    thecore/raifes/pipeline/pmul_padd_rhs[0]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.526 r  thecore/raifes/pipeline/psum[11]_i_8/O
                         net (fo=3, routed)           1.034    24.560    thecore/raifes/cop/cop_palu/i_p_addsub/p_0_in79_in
    SLICE_X30Y88         LUT5 (Prop_lut5_I1_O)        0.124    24.684 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_19/O
                         net (fo=1, routed)           0.416    25.100    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_60
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    25.224 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_17/O
                         net (fo=1, routed)           0.421    25.645    thecore/raifes/pipeline/c_out_70
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124    25.769 r  thecore/raifes/pipeline/psum[31]_i_16/O
                         net (fo=1, routed)           0.158    25.927    thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_14
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    26.051 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[31]_i_15/O
                         net (fo=1, routed)           0.295    26.346    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[10].c_in
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124    26.470 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_14/O
                         net (fo=1, routed)           0.416    26.886    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[11]
    SLICE_X28Y89         LUT5 (Prop_lut5_I3_O)        0.124    27.010 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[31]_i_13/O
                         net (fo=2, routed)           0.313    27.323    thecore/raifes/pipeline/genblk1[13].c_in
    SLICE_X27Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.447 r  thecore/raifes/pipeline/psum[51]_i_19/O
                         net (fo=1, routed)           0.303    27.750    thecore/raifes/cop/cop_palu/i_p_addsub/c_out_140
    SLICE_X26Y88         LUT5 (Prop_lut5_I2_O)        0.124    27.874 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_18/O
                         net (fo=1, routed)           0.300    28.173    thecore/raifes/cop/cop_palu/i_p_addsub/carry_chain_160
    SLICE_X26Y87         LUT5 (Prop_lut5_I1_O)        0.124    28.297 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_16/O
                         net (fo=1, routed)           0.464    28.761    thecore/raifes/cop/cop_palu/i_p_addsub/c_out_170
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.885 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_15/O
                         net (fo=1, routed)           0.303    29.188    thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_15_n_1
    SLICE_X28Y88         LUT5 (Prop_lut5_I1_O)        0.124    29.312 r  thecore/raifes/cop/cop_palu/i_p_addsub/psum[51]_i_14/O
                         net (fo=1, routed)           0.592    29.904    thecore/raifes/cop/cop_palu/i_p_mul_core/genblk1[20].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    30.028 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_13/O
                         net (fo=1, routed)           0.159    30.187    thecore/raifes/cop/cop_palu/i_p_mul_core/padd_c_out[21]
    SLICE_X26Y91         LUT5 (Prop_lut5_I3_O)        0.124    30.311 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_12/O
                         net (fo=1, routed)           0.161    30.472    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[23].c_in
    SLICE_X26Y91         LUT5 (Prop_lut5_I2_O)        0.124    30.596 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_9/O
                         net (fo=1, routed)           0.340    30.936    thecore/raifes/cop/cop_palu/i_p_mul_core/i_p_addsub/genblk1[24].c_in
    SLICE_X27Y91         LUT5 (Prop_lut5_I2_O)        0.124    31.060 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[51]_i_4/O
                         net (fo=3, routed)           0.477    31.537    thecore/raifes/cop/cop_palu/i_p_mul_core/psum_reg[60]_0[3]
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.124    31.661 r  thecore/raifes/cop/cop_palu/i_p_mul_core/psum[55]_i_4/O
                         net (fo=4, routed)           0.560    32.221    thecore/raifes/pipeline/genblk1[27].c_in
    SLICE_X31Y92         LUT5 (Prop_lut5_I4_O)        0.118    32.339 r  thecore/raifes/pipeline/psum[58]_i_5/O
                         net (fo=2, routed)           0.465    32.804    thecore/raifes/pipeline/ctrl/padd_result[15]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.326    33.130 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_105/O
                         net (fo=1, routed)           0.488    33.618    thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_105_n_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124    33.742 r  thecore/raifes/pipeline/ctrl/cprs_3_reg_r1_0_15_0_5_i_42/O
                         net (fo=1, routed)           0.861    34.602    thecore/raifes/cop/cop_cprs/r_rcpi_rd_reg[27]_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I4_O)        0.124    34.726 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5_i_14/O
                         net (fo=2, routed)           0.496    35.222    thecore/raifes/cop/cop_cprs/palu_cpr_rd_wdata[4]
    SLICE_X53Y93         LUT3 (Prop_lut3_I1_O)        0.124    35.346 r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r1_0_15_0_5_i_4/O
                         net (fo=3, routed)           0.636    35.981    thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/DIB1
    SLICE_X48Y94         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.650 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    44.373    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        1.716    46.180    thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/WCLK
    SLICE_X48Y94         RAMD32                                       r  thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.325    46.505    
                         clock uncertainty           -0.098    46.407    
    SLICE_X48Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    46.179    thecore/raifes/cop/cop_cprs/cprs_3_reg_r3_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         46.179    
                         arrival time                         -35.981    
  -------------------------------------------------------------------
                         slack                                 10.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 thecore/raifes/pipeline/store_data_WB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.489%)  route 0.273ns (62.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.639     1.929    thecore/raifes/pipeline/clk_out1
    SLICE_X42Y75         FDRE                                         r  thecore/raifes/pipeline/store_data_WB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     2.093 r  thecore/raifes/pipeline/store_data_WB_reg[6]/Q
                         net (fo=23, routed)          0.273     2.367    thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y14         RAMB36E1                                     r  thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.954     2.526    thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.519     2.007    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.303    thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 thecore/raifes/pipeline/store_data_WB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.764%)  route 0.322ns (66.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.669     1.959    thecore/raifes/pipeline/clk_out1
    SLICE_X40Y74         FDRE                                         r  thecore/raifes/pipeline/store_data_WB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.164     2.123 r  thecore/raifes/pipeline/store_data_WB_reg[0]/Q
                         net (fo=23, routed)          0.322     2.445    thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y14         RAMB36E1                                     r  thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.954     2.526    thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.519     2.007    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.303    thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 theUARTModule/UART_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            theUARTModule/theUART/txData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.685     1.975    theUARTModule/clk_out1
    SLICE_X31Y59         FDRE                                         r  theUARTModule/UART_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  theUARTModule/UART_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     2.226    theUARTModule/theUART/Q[7]
    SLICE_X31Y58         FDRE                                         r  theUARTModule/theUART/txData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.961     2.532    theUARTModule/theUART/clk_out1
    SLICE_X31Y58         FDRE                                         r  theUARTModule/theUART/txData_reg[9]/C
                         clock pessimism             -0.541     1.991    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.072     2.063    theUARTModule/theUART/txData_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 theUARTModule/UART_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            theUARTModule/theUART/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.685     1.975    theUARTModule/clk_out1
    SLICE_X31Y59         FDRE                                         r  theUARTModule/UART_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  theUARTModule/UART_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     2.226    theUARTModule/theUART/Q[0]
    SLICE_X31Y58         FDRE                                         r  theUARTModule/theUART/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.961     2.532    theUARTModule/theUART/clk_out1
    SLICE_X31Y58         FDRE                                         r  theUARTModule/theUART/txData_reg[2]/C
                         clock pessimism             -0.541     1.991    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.070     2.061    theUARTModule/theUART/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 theUARTModule/UART_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            theUARTModule/theUART/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.685     1.975    theUARTModule/clk_out1
    SLICE_X31Y59         FDRE                                         r  theUARTModule/UART_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  theUARTModule/UART_reg_reg[6]/Q
                         net (fo=1, routed)           0.110     2.226    theUARTModule/theUART/Q[6]
    SLICE_X31Y58         FDRE                                         r  theUARTModule/theUART/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.961     2.532    theUARTModule/theUART/clk_out1
    SLICE_X31Y58         FDRE                                         r  theUARTModule/theUART/txData_reg[8]/C
                         clock pessimism             -0.541     1.991    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.070     2.061    theUARTModule/theUART/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 thecore/raifes/pipeline/PC_WB_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/pipeline/csr/dpc_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.386%)  route 0.086ns (31.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.676     1.966    thecore/raifes/pipeline/clk_out1
    SLICE_X31Y78         FDRE                                         r  thecore/raifes/pipeline/PC_WB_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  thecore/raifes/pipeline/PC_WB_reg[23]/Q
                         net (fo=3, routed)           0.086     2.193    thecore/raifes/pipeline/csr/dpc_r_reg[31]_1[23]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.045     2.238 r  thecore/raifes/pipeline/csr/dpc_r[23]_i_1/O
                         net (fo=1, routed)           0.000     2.238    thecore/raifes/pipeline/csr/p_1_in[23]
    SLICE_X30Y78         FDRE                                         r  thecore/raifes/pipeline/csr/dpc_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.950     2.521    thecore/raifes/pipeline/csr/clk_out1
    SLICE_X30Y78         FDRE                                         r  thecore/raifes/pipeline/csr/dpc_r_reg[23]/C
                         clock pessimism             -0.542     1.979    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.092     2.071    thecore/raifes/pipeline/csr/dpc_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 theUARTModule/UART_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            theUARTModule/theUART/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.685     1.975    theUARTModule/clk_out1
    SLICE_X31Y59         FDRE                                         r  theUARTModule/UART_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  theUARTModule/UART_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     2.226    theUARTModule/theUART/Q[4]
    SLICE_X31Y58         FDRE                                         r  theUARTModule/theUART/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.961     2.532    theUARTModule/theUART/clk_out1
    SLICE_X31Y58         FDRE                                         r  theUARTModule/theUART/txData_reg[6]/C
                         clock pessimism             -0.541     1.991    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.066     2.057    theUARTModule/theUART/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 thecore/raifes/pipeline/PC_IF_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/pipeline/csr/PC_IF_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.675     1.965    thecore/raifes/pipeline/clk_out1
    SLICE_X35Y78         FDRE                                         r  thecore/raifes/pipeline/PC_IF_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     2.106 r  thecore/raifes/pipeline/PC_IF_reg[22]/Q
                         net (fo=3, routed)           0.113     2.220    thecore/raifes/pipeline/csr/PC_IF_r_reg[31]_0[22]
    SLICE_X32Y78         FDRE                                         r  thecore/raifes/pipeline/csr/PC_IF_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.949     2.520    thecore/raifes/pipeline/csr/clk_out1
    SLICE_X32Y78         FDRE                                         r  thecore/raifes/pipeline/csr/PC_IF_r_reg[22]/C
                         clock pessimism             -0.541     1.979    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.070     2.049    thecore/raifes/pipeline/csr/PC_IF_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 thecore/raifes/pipeline/PC_IF_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/pipeline/csr/PC_IF_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.673     1.963    thecore/raifes/pipeline/clk_out1
    SLICE_X35Y76         FDRE                                         r  thecore/raifes/pipeline/PC_IF_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     2.104 r  thecore/raifes/pipeline/PC_IF_reg[12]/Q
                         net (fo=3, routed)           0.111     2.216    thecore/raifes/pipeline/csr/PC_IF_r_reg[31]_0[12]
    SLICE_X33Y75         FDRE                                         r  thecore/raifes/pipeline/csr/PC_IF_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.945     2.516    thecore/raifes/pipeline/csr/clk_out1
    SLICE_X33Y75         FDRE                                         r  thecore/raifes/pipeline/csr/PC_IF_r_reg[12]/C
                         clock pessimism             -0.541     1.975    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.070     2.045    thecore/raifes/pipeline/csr/PC_IF_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 thecore/raifes/pipeline/PC_IF_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thecore/raifes/pipeline/csr/PC_IF_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.675     1.965    thecore/raifes/pipeline/clk_out1
    SLICE_X34Y72         FDRE                                         r  thecore/raifes/pipeline/PC_IF_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.141     2.106 r  thecore/raifes/pipeline/PC_IF_reg[6]/Q
                         net (fo=3, routed)           0.115     2.221    thecore/raifes/pipeline/csr/PC_IF_r_reg[31]_0[6]
    SLICE_X33Y72         FDRE                                         r  thecore/raifes/pipeline/csr/PC_IF_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=2230, routed)        0.948     2.519    thecore/raifes/pipeline/csr/clk_out1
    SLICE_X33Y72         FDRE                                         r  thecore/raifes/pipeline/csr/PC_IF_r_reg[6]/C
                         clock pessimism             -0.541     1.978    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.070     2.048    thecore/raifes/pipeline/csr/PC_IF_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      thecore/bram01/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r2_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r2_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y92     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y92     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y92     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y92     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y92     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y92     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y92     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X48Y92     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X44Y90     thecore/raifes/cop/cop_cprs/cprs_0_reg_r1_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT



