// Seed: 2153412363
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output reg id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5
);
  always @(posedge id_3) begin
    id_1 <= 1'b0;
  end
  logic id_6;
  logic id_7 = 1;
endmodule
