blk_mem_gen_gray.v,verilog,xil_defaultlib,../../../../Eink_controller_V1.0.gen/sources_1/ip/blk_mem_gen_gray/sim/blk_mem_gen_gray.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
