===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.5054 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.3768 ( 11.5%)    5.3768 ( 16.5%)  FIR Parser
   26.5028 ( 56.5%)   16.0209 ( 49.3%)  'firrtl.circuit' Pipeline
    3.2865 (  7.0%)    1.8360 (  5.6%)    'firrtl.module' Pipeline
    2.9153 (  6.2%)    1.6372 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3711 (  0.8%)    0.1987 (  0.6%)      LowerCHIRRTL
    0.2801 (  0.6%)    0.2801 (  0.9%)    InferWidths
    1.4657 (  3.1%)    1.4657 (  4.5%)    InferResets
    0.0756 (  0.2%)    0.0756 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0880 (  0.2%)    0.0880 (  0.3%)    PrefixModules
    1.7992 (  3.8%)    1.7992 (  5.5%)    LowerFIRRTLTypes
   11.4564 ( 24.4%)    6.3309 ( 19.5%)    'firrtl.module' Pipeline
    3.8972 (  8.3%)    2.1414 (  6.6%)      ExpandWhens
    7.5591 ( 16.1%)    4.1895 ( 12.9%)      Canonicalizer
    0.3139 (  0.7%)    0.3139 (  1.0%)    Inliner
    1.1584 (  2.5%)    1.1584 (  3.6%)    IMConstProp
    0.0407 (  0.1%)    0.0407 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    4.0763 (  8.7%)    2.3150 (  7.1%)    'firrtl.module' Pipeline
    4.0763 (  8.7%)    2.3150 (  7.1%)      Canonicalizer
    0.2671 (  0.6%)    0.2671 (  0.8%)    CreateSiFiveMetadata
    0.1557 (  0.3%)    0.1557 (  0.5%)    EmitOMIR
    0.0389 (  0.1%)    0.0389 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.4735 (  5.3%)    2.4735 (  7.6%)  LowerFIRRTLToHW
    1.3704 (  2.9%)    1.3704 (  4.2%)  HWMemSimImpl
    7.1350 ( 15.2%)    3.8902 ( 12.0%)  'hw.module' Pipeline
    0.1824 (  0.4%)    0.0971 (  0.3%)    HWCleanup
    2.2148 (  4.7%)    1.2428 (  3.8%)    CSE
    0.0073 (  0.0%)    0.0038 (  0.0%)      (A) DominanceInfo
    2.8156 (  6.0%)    1.4844 (  4.6%)    Canonicalizer
    0.0156 (  0.0%)    0.0082 (  0.0%)    HWLegalizeModules
    1.8327 (  3.9%)    1.0223 (  3.1%)    PrettifyVerilog
    3.3549 (  7.2%)    3.3549 ( 10.3%)  ExportVerilog
    0.0045 (  0.0%)    0.0045 (  0.0%)  Rest
   46.8775 (100.0%)   32.5054 (100.0%)  Total

{
  totalTime: 32.554,
  maxMemory: 924991488
}
