# Reading pref.tcl
# do fulladder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/dev/labs/lab1/fulladder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:31:31 on Apr 04,2021
# vcom -reportprogress 300 -93 -work work C:/dev/labs/lab1/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fulladder
# -- Compiling architecture rtl of fulladder
# End time: 17:31:31 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/dev/labs/lab1/simulation/modelsim/fulladder.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:31:31 on Apr 04,2021
# vcom -reportprogress 300 -93 -work work C:/dev/labs/lab1/simulation/modelsim/fulladder.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_vhd_tst
# -- Compiling architecture fulladder_arch of fulladder_vhd_tst
# End time: 17:31:32 on Apr 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  fulladder
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" fulladder 
# Start time: 17:31:32 on Apr 04,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fulladder(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
run
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=\"+acc\" work.fulladder_vhd_tst
# End time: 17:32:04 on Apr 04,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" work.fulladder_vhd_tst 
# Start time: 17:32:04 on Apr 04,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fulladder_vhd_tst(fulladder_arch)
# Loading ieee.numeric_std(body)
# Loading work.fulladder(rtl)
add wave -position insertpoint  \
sim:/fulladder_vhd_tst/a1 \
sim:/fulladder_vhd_tst/a2 \
sim:/fulladder_vhd_tst/b1 \
sim:/fulladder_vhd_tst/b2 \
sim:/fulladder_vhd_tst/c1 \
sim:/fulladder_vhd_tst/o_carr \
sim:/fulladder_vhd_tst/o_sum1 \
sim:/fulladder_vhd_tst/o_sum2
run
run
run
run
run
run
# End time: 17:32:39 on Apr 04,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
