https://scholar.google.com/citations?hl=en&user=IXiAPMoAAAAJ
Total Citations = 5177

1. GPU computing gems emerald edition
Citations:276
Authors: WMW Hwu
Publication: Elsevier

2. A highly resilient routing algorithm for fault-tolerant NoCs
Citations:268
Authors: D Fick, A DeOrio, G Chen, V Bertacco, D Sylvester, D Blaauw
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 21-26

3. BulletProof: A defect-tolerant CMP switch architecture
Citations:207
Authors: K Constantinides, S Plaza, J Blome, B Zhang, V Bertacco, S Mahlke, ...
Publication: The Twelfth International Symposium on High-Performance Computer …

4. Vicis: a reliable network for unreliable silicon
Citations:200
Authors: D Fick, A DeOrio, J Hu, V Bertacco, D Blaauw, D Sylvester
Publication: Proceedings of the 46th Annual Design Automation Conference, 812-817

5. The disjunctive decomposition of logic functions
Citations:186
Authors: V Bertacco, M Damiani
Publication: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided …

6. Opportunities and challenges for better than worst-case design
Citations:175
Authors: T Austin, V Bertacco, D Blaauw, T Mudge
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference, 2-7

7. Reliable systems on unreliable fabrics
Citations:174
Authors: T Austin, V Bertacco, S Mahlke, Y Cao
Publication: IEEE Design & Test of Computers 25 (4), 322-332

8. Smart simulation using collaborative formal and simulation engines
Citations:161
Authors: PH Ho, T Shiple, K Harer, J Kukula, R Damiano, V Bertacco, J Taylor, ...
Publication: Proceedings of the 2000 IEEE/ACM international conference on Computer-aided …

9. Ultra low-cost defect protection for microprocessor pipelines
Citations:160
Authors: S Shyam, K Constantinides, S Phadke, V Bertacco, T Austin
Publication: ACM Sigplan Notices 41 (11), 73-82

10. Software-based online detection of hardware defects mechanisms, architectural support, and evaluation
Citations:119
Authors: K Constantinides, O Mutlu, T Austin, V Bertacco
Publication: Proceedings of the 40th Annual IEEE/ACM International Symposium on …

11. Fault-based attack of RSA authentication
Citations:108
Authors: A Pellegrini, V Bertacco, T Austin
Publication: 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010 …

12. A reliable routing architecture and algorithm for NoCs
Citations:101
Authors: A DeOrio, D Fick, V Bertacco, D Sylvester, D Blaauw, J Hu, G Chen
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

13. Ariadne: Agnostic reconfiguration in a disconnected network environment
Citations:100
Authors: K Aisopos, A DeOrio, LS Peh, V Bertacco
Publication: 2011 International Conference on Parallel Architectures and Compilation …

14. Event-driven gate-level simulation with GP-GPUs
Citations:99
Authors: D Chatterjee, A DeOrio, V Bertacco
Publication: Proceedings of the 46th Annual Design Automation Conference, 557-562

15. Automating Postsilicon Debugging and Repair
Citations:95
Authors: K Chang, IL Markov, V Bertacco
Publication: Computer 41 (7), 47

16. Decision diagrams and pass transistor logic synthesis
Citations:94
Authors: V Bertacco, S Minato, P Verplaetse, L Benini, G De Micheli
Publication: Int'l Workshop on Logic Synth 168

17. GPU computing gems emerald edition
Citations:93
Authors: WH Wen-Mei
Publication: Elsevier

18. Fixing Design Errors With Counterexamples and Resynthesis
Citations:84
Authors: K Chang, IL Markov, V Bertacco
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

19. Power-aware nocs through routing and topology reconfiguration
Citations:73
Authors: R Parikh, R Das, V Bertacco
Publication: Proceedings of the 51st Annual Design Automation Conference, 1-6

20. GCS: High-performance gate-level simulation with GP-GPUs
Citations:69
Authors: D Chatterjee, A DeOrio, V Bertacco
Publication: Proceedings of the conference on design, automation and test in europe, 1332 …

21. Simulation-based signal selection for state restoration in silicon debug
Citations:66
Authors: D Chatterjee, C McCarter, V Bertacco
Publication: 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 595-601

22. StressTest: an automatic approach to test generation via activity monitors
Citations:66
Authors: I Wagner, V Bertacco, T Austin
Publication: Proceedings of the 42nd annual Design Automation Conference, 783-788

23. CrashTest: A fast high-fidelity FPGA-based resiliency analysis framework
Citations:65
Authors: A Pellegrini, K Constantinides, D Zhang, S Sudhakar, V Bertacco, T Austin
Publication: 2008 IEEE International Conference on Computer Design, 363-370

24. Reversi: Post-silicon validation system for modern microprocessors
Citations:63
Authors: I Wagner, V Bertacco
Publication: 2008 IEEE International Conference on Computer Design, 307-314

25. Automatic error diagnosis and correction for RTL designs
Citations:62
Authors: K Chang, I Wagner, V Bertacco, IL Markov
Publication: 2007 IEEE International High Level Design Validation and Test Workshop, 65-72

26. Distance-guided hybrid verification with GUIDO
Citations:62
Authors: S Shyam, V Bertacco
Publication: Proceedings of the Design Automation & Test in Europe Conference 1, 1-6

27. A distributed and topology-agnostic approach for on-line NoC testing
Citations:61
Authors: MR Kakoee, V Bertacco, L Benini
Publication: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on …

28. Shielding against design flaws with field repairable control logic
Citations:57
Authors: I Wagner, V Bertacco, T Austin
Publication: Proceedings of the 43rd annual Design Automation Conference, 344-347

29. Microprocessor verification via feedback-adjusted Markov models
Citations:56
Authors: I Wagner, V Bertacco, T Austin
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

30. At-speed distributed functional testing to detect logic and delay faults in NoCs
Citations:53
Authors: MR Kakoee, V Bertacco, L Benini
Publication: IEEE Transactions on Computers 63 (3), 703-717

31. Dacota: Post-silicon validation of the memory subsystem in multi-core designs
Citations:53
Authors: A DeOrio, I Wagner, V Bertacco
Publication: 2009 IEEE 15th International Symposium on High Performance Computer …

32. Simulation-based bug trace minimization with BMC-based refinement
Citations:53
Authors: K Chang, V Bertacco, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

33. Comprehensive online defect diagnosis in on-chip networks
Citations:48
Authors: A Ghofrani, R Parikh, S Shamshiri, A DeOrio, KT Cheng, V Bertacco
Publication: 2012 IEEE 30th VLSI Test Symposium (VTS), 44-49

34. Bridging pre-silicon verification and post-silicon validation
Citations:47
Authors: A Nahir, A Ziv, M Abramovici, A Camilleri, R Galivanche, B Bentley, ...
Publication: Design Automation Conference, 94-95

35. Node mergers in the presence of don't cares
Citations:42
Authors: SM Plaza, K Chang, IL Markov, V Bertacco
Publication: Proceedings of the 2007 Asia and South Pacific Design Automation Conference …

36. uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults
Citations:40
Authors: R Parikh, V Bertacco
Publication: Proceedings of the 46th Annual IEEE/ACM International Symposium on …

37. SAGA: SystemC acceleration on GPU architectures
Citations:38
Authors: S Vinco, V Bertacco, D Chatterjee, F Fummi
Publication: DAC Design Automation Conference 2012, 115-120

38. Formally enhanced runtime verification to ensure NoC functional correctness
Citations:38
Authors: R Parikh, V Bertacco
Publication: Proceedings of the 44th Annual IEEE/ACM International Symposium on …

39. ReliNoC: A reliable network for priority-based on-chip communication
Citations:38
Authors: MR Kakoee, V Bertacco, L Benini
Publication: 2011 Design, Automation & Test in Europe, 1-6

40. Machine learning-based anomaly detection for post-silicon bug diagnosis
Citations:36
Authors: A DeOrio, Q Li, M Burgess, V Bertacco
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 491-496

41. A flexible software-based framework for online detection of hardware defects
Citations:36
Authors: K Constantinides, O Mutlu, T Austin, V Bertacco
Publication: IEEE Transactions on Computers 58 (8), 1063-1079

42. Engineering trust with semantic guardians
Citations:35
Authors: I Wagner, V Bertacco
Publication: Proceedings of the conference on Design, automation and test in Europe, 743-748

43. Post-silicon verification for cache coherence
Citations:34
Authors: A DeOrio, A Bauserman, V Bertacco
Publication: 2008 IEEE International Conference on Computer Design, 348-355

44. Low-cost protection for SER upsets and silicon defects
Citations:34
Authors: M Mehrara, M Attariyan, S Shyam, K Constantinides, V Bertacco, T Austin
Publication: 2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6

45. CrashTest'ing SWAT: accurate, gate-level evaluation of symptom-based resiliency solutions
Citations:32
Authors: A Pellegrini, R Smolinski, L Chen, X Fu, SKS Hari, J Jiang, SV Adve, ...
Publication: Proceedings of the conference on design, automation and test in Europe, 1106 …

46. Regaining lost cycles with HotCalls: A fast interface for SGX secure enclaves
Citations:30
Authors: O Weisse, V Bertacco, T Austin
Publication: ACM SIGARCH Computer Architecture News 45 (2), 81-93

47. Reap what you sow: spare cells for post-silicon metal fix
Citations:29
Authors: K Chang, IL Markov, V Bertacco
Publication: Proceedings of the 2008 international symposium on Physical design, 103-110

48. Microarchitectural power modeling techniques for deep sub-micron microprocessors
Citations:29
Authors: NS Kim, T Kgil, V Bertacco, T Austin, T Mudge
Publication: Proceedings of the 2004 international symposium on Low power electronics and …

49. Microprocessor and method for detecting faults therein
Citations:28
Authors: V Bertacco, TM Austin, S Shyam, K Constantinides, S Phadke
Publication: US Patent 7,966,538

50. Cycle-based symbolic simulation of gate-level synchronous circuits
Citations:28
Authors: V Bertacco, M Damiani, S Quer
Publication: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 391-396

51. Scalable Hardware Verification with Symbolic Simulation
Citations:27
Authors: V Bertacco
Publication: Springer Science & Business Media

52. Deployment of better than worst-case design: Solutions and needs
Citations:26
Authors: T Austin, V Bertacco
Publication: 2005 International Conference on Computer Design, 550-555

53. Post-silicon and runtime verification for modern processors
Citations:25
Authors: I Wagner, V Bertacco
Publication: Springer Science & Business Media

54. Post-silicon bug diagnosis with inconsistent executions
Citations:24
Authors: A DeOrio, DS Khudia, V Bertacco
Publication: Proceedings of the International Conference on Computer-Aided Design, 755-761

55. Brisk and limited-impact NoC routing reconfiguration
Citations:23
Authors: D Lee, R Parikh, V Bertacco
Publication: 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6

56. Viper: virtual pipelines for enhanced reliability
Citations:22
Authors: A Pellegrini, JL Greathouse, V Bertacco
Publication: ACM SIGARCH Computer Architecture News 40 (3), 344-355

57. Post-placement rewiring and rebuffering by exhaustive search for functional symmetries
Citations:22
Authors: K Chang, IL Markov, V Bertacco
Publication: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided …

58. DRAIN: Distributed recovery architecture for inaccessible nodes in multi-core chips
Citations:21
Authors: A DeOrio, K Aisopos, V Bertacco, LS Peh
Publication: 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), 912-917

59. Human computing for EDA
Citations:21
Authors: A DeOrio, V Bertacco
Publication: 2009 46th ACM/IEEE Design Automation Conference, 621-622

60. Efficient state representation for symbolic simulation
Citations:21
Authors: V Bertacco, K Olukotun
Publication: Proceedings 2002 Design Automation Conference (IEEE Cat. No. 02CH37324), 99-104

61. Inferno: Streamlining verification with inferred semantics
Citations:20
Authors: A DeOrio, AB Bauserman, V Bertacco, BC Isaksen
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

62. Verification through the principle of least astonishment
Citations:20
Authors: B Isaksen, V Bertacco
Publication: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided …

63. Application-aware diagnosis of runtime hardware faults
Citations:19
Authors: A Pellegrini, V Bertacco
Publication: 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 487-492

64. Using field-repairable control logic to correct design errors in microprocessors
Citations:19
Authors: I Wagner, V Bertacco, T Austin
Publication: IEEE Transactions on computer-aided design of integrated circuits and …

65. Safe delay optimization for physical synthesis
Citations:19
Authors: K Chang, IL Markov, V Bertacco
Publication: Proceedings of the 2007 Asia and South Pacific Design Automation Conference …

66. Testudo: Heavyweight security analysis via statistical sampling
Citations:18
Authors: JL Greathouse, I Wagner, DA Ramos, G Bhatnagar, T Austin, V Bertacco, ...
Publication: 2008 41st IEEE/ACM International Symposium on Microarchitecture, 117-128

67. Random stimulus generation using entropy and XOR constraints
Citations:18
Authors: SM Plaza, IL Markov, V Bertacco
Publication: Proceedings of the conference on Design, automation and test in Europe, 664-669

68. Restoring circuit structure from SAT instances
Citations:18
Authors: JA Roy, IL Markov, V Bertacco
Publication: proceedings of international workshop on Logic and synthesis, 663-678

69. Boolean function representation based on disjoint-support decompositions
Citations:18
Authors: V Bertacco, M Damiani
Publication: Proceedings International Conference on Computer Design. VLSI in Computers …

70. Gate-level simulation with GPU computing
Citations:17
Authors: D Chatterjee, A Deorio, V Bertacco
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 16 (3), 30

71. MCjammer: Adaptive verification for multi-core designs
Citations:17
Authors: I Wagner, V Bertacco
Publication: Proceedings of the conference on Design, automation and test in Europe, 670-675

72. SystemC simulation on GP-GPUs: CUDA vs. OpenCL
Citations:16
Authors: N Bombieri, S Vinco, V Bertacco, D Chatterjee
Publication: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …

73. Checking architectural outputs instruction-by-instruction on acceleration platforms
Citations:16
Authors: D Chatterjee, A Koyfman, R Morad, A Ziv, V Bertacco
Publication: Proceedings of the 49th Annual Design Automation Conference, 955-961

74. Caspar: Hardware patching for multi-core processors
Citations:16
Authors: I Wagner, V Bertacco
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 658-663

75. Optimizing nonmonotonic interconnect using functional simulation and logic restructuring
Citations:15
Authors: SM Plaza, IL Markov, VM Bertacco
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

76. Assessing SEU vulnerability via circuit-level timing analysis
Citations:15
Authors: K Constantinides, S Plaza, J Blome, B Zhang, V Bertacco, S Mahlke, ...
Publication: Ann Arbor 1001, 48109

77. Functional post-silicon diagnosis and debug for networks-on-chip
Citations:14
Authors: R Abdel-Khalek, V Bertacco
Publication: Proceedings of the International Conference on Computer-Aided Design, 557-563

78. On the use of GP-GPUs for accelerating compute-intensive EDA applications
Citations:13
Authors: V Bertacco, D Chatterjee, N Bombieri, F Fummi, S Vinco, AM Kaushik, ...
Publication: 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE …

79. Logic synthesis and circuit customization using extensive external don't-cares
Citations:13
Authors: KH Chang, V Bertacco, IL Markov, A Mishchenko
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 15 (3), 26

80. InVerS: an incremental verification system with circuit similarity metrics and error visualization
Citations:13
Authors: K Chang, DA Papa, IL Markov, V Bertacco
Publication: 8th International Symposium on Quality Electronic Design (ISQED'07), 487-494

81. Highly fault-tolerant NoC routing with application-aware congestion management
Citations:12
Authors: D Lee, R Parikh, V Bertacco
Publication: Proceedings of the 9th International Symposium on Networks-on-Chip, 10

82. High-radix on-chip networks with low-radix routers
Citations:12
Authors: A Jain, R Parikh, V Bertacco
Publication: Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided …

83. Bridging pre-and post-silicon debugging with BiPeD
Citations:12
Authors: A DeOrio, J Li, V Bertacco
Publication: Proceedings of the International Conference on Computer-Aided Design, 95-100

84. Functional correctness for CMP interconnects
Citations:12
Authors: R Abdel-Khalek, R Parikh, A DeOrio, V Bertacco
Publication: 2011 IEEE 29th International Conference on Computer Design (ICCD), 352-359

85. Highly scalable distributed dataflow analysis
Citations:12
Authors: JL Greathouse, C LeBlanc, T Austin, V Bertacco
Publication: International Symposium on Code Generation and Optimization (CGO 2011), 277-288

86. Postplacement rewiring by exhaustive search for functional symmetries
Citations:12
Authors: KH Chang, IL Markov, V Bertacco
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 12 (3), 32

87. STACCATO: disjoint support decompositions from BDDs through symbolic kernels
Citations:12
Authors: S Plaza, V Bertacco
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference …

88. Gate-level logic simulator using multiple processor architectures
Citations:11
Authors: V Bertacco, D Chatterjee, A Deorio
Publication: US Patent 8,738,349

89. System for High-Efficiency Post-Silicon Verification of a Processor
Citations:11
Authors: V Bertacco, I Wagner
Publication: US Patent App. 12/902,891

90. Post-silicon platform for the functional diagnosis and debug of networks-on-chip
Citations:10
Authors: R Abdel-Khalek, V Bertacco
Publication: ACM Transactions on Embedded Computing Systems (TECS) 13 (3s), 112

91. Advances and insights into parallel SAT solving
Citations:10
Authors: S Plaza, I Kountanis, Z Andraus, V Bertacco, T Mudge
Publication: Internacional Workshop on Logic & Synthesis, 188-194

92. Circuit-aware architectural simulation
Citations:10
Authors: S Lee, S Das, V Bertacco, T Austin, D Blaauw, T Mudge
Publication: Proceedings of the 41st annual Design Automation Conference, 305-310

93. Functional Design Errors in Digital Circuits
Citations:9
Authors: K Chang, IL Markov, V Bertacco
Publication: Springer

94. Architecting a reliable CMP switch architecture
Citations:9
Authors: K Constantinides, S Plaza, J Blome, V Bertacco, S Mahlke, T Austin, ...
Publication: ACM Transactions on Architecture and Code Optimization (TACO) 4 (1), 2

95. Boolean function representation using parallel-access diagrams
Citations:9
Authors: V Bertacco, M Damiani
Publication: Proceedings of the Sixth Great Lakes Symposium on VLSI, 112-117

96. A comparative study of predictable DRAM controllers
Citations:8
Authors: D Guo, M Hassan, R Pellizzoni, H Patel
Publication: ACM Transactions on Embedded Computing Systems (TECS) 17 (2), 53

97. SafeResynth: A new technique for physical synthesis
Citations:8
Authors: K Chang, IL Markov, V Bertacco
Publication: Integration 41 (4), 544-556

98. Toggle: A coverage-guided random stimulus generator
Citations:8
Authors: SM Plaza, IL Markov, V Bertacco
Publication: Int’l Workshop on Logic Synthesis, 35-1357

99. Method and apparatus for determining expected values during circuit design verification
Citations:8
Authors: WS Kim, VM Bertacco, DM Chapiro, SH Pintz
Publication: US Patent 6,493,841

100. Post-silicon validation of multiprocessor memory consistency
Citations:7
Authors: BW Mammo, V Bertacco, A DeOrio, I Wagner
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

101. ForEVeR: A complementary formal and runtime verification approach to correct NoC functionality
Citations:7
Authors: R Parikh, V Bertacco
Publication: ACM Transactions on Embedded Computing Systems (TECS) 13 (3s), 104

102. MCXplore: An automated framework for validating memory controller designs
Citations:6
Authors: M Hassan, H Patel
Publication: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE …

103. Resource conscious diagnosis and reconfiguration for NOC permanent faults
Citations:6
Authors: R Parikh, V Bertacco
Publication: IEEE Transactions on Computers 65 (7), 2241-2256

104. Approximating checkers for simulation acceleration
Citations:6
Authors: B Mammo, D Chatterjee, D Pidan, A Nahir, A Ziv, R Morad, V Bertacco
Publication: 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 153-158

105. EQUIPE: Parallel equivalence checking with GP-GPUs
Citations:6
Authors: D Chatterjee, V Bertacco
Publication: 2010 IEEE International Conference on Computer Design, 486-493

106. Post-silicon debugging for multi-core designs
Citations:6
Authors: V Bertacco
Publication: 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 255-258

107. Bug underground
Citations:6
Authors: V Bertacco, T Austin, I Wagner
Publication: University of Michigan.[Online]. Available: http://bug. eecs. umich. edu

108. Voltaire: Low-cost fault detection solutions for vliw microprocessors
Citations:6
Authors: S Shyam, S Phadke, B Lui, H Gupta, V Bertacco, D Blaauw
Publication: Ann Arbor 1001, 48109-2122

109. Shidhartha Das, Valeria Bertacco, Todd Austin, David Blaauw, and Trevor Mudge.“Circuit-Aware Architectural Simulation”
Citations:6
Authors: S Lee
Publication: 41st Design Automation Conference (DAC)

110. Achieving scalable hardware verification with symbolic simulation
Citations:6
Authors: V Bertacco
Publication: Stanford University

111. BugMD: Automatic mismatch diagnosis for bug triaging
Citations:5
Authors: B Mammo, M Furia, V Bertacco, S Mahlke, DS Khudia
Publication: 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-7

112. DiAMOND: Distributed alteration of messages for on-chip network debug
Citations:5
Authors: R Abdel-Khalek, V Bertacco
Publication: 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), 127-134

113. Humans for EDA and EDA for humans
Citations:5
Authors: V Bertacco
Publication: Proceedings of the 49th Annual Design Automation Conference, 729-733

114. Cardio: Adaptive CMPs for reliability through dynamic introspective operation
Citations:5
Authors: A Pellegrini, V Bertacco
Publication: 2011 IEEE International High Level Design Validation and Test Workshop, 98-105

115. High performance gate-level simulation with gp-gpu computing
Citations:5
Authors: V Bertacco, D Chatterjee
Publication: Proceedings of 2011 International Symposium on VLSI Design, Automation and …

116. Low-latency SAT solving on multicore processors with priority scheduling and XOR partitioning
Citations:5
Authors: S Plaza, I Markov, V Bertacco
Publication: International workshop on logic and synthesis

117. Heterogeneous memory subsystem for natural graph analytics
Citations:4
Authors: A Addisie, H Kassa, O Matthews, V Bertacco
Publication: 2018 IEEE International Symposium on Workload Characterization (IISWC), 134-145

118. Analysis of microbump overheads for 2.5 d disintegrated design
Citations:4
Authors: P Ehrett, V Goyal, O Matthews, R Das, T Austin, V Bertacco
Publication: UMich. Ann Arbor Tech. Rep. CSE-TR-002-17

119. Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification
Citations:4
Authors: D Lee, T Kolan, A Morgenshtein, V Sokhin, R Morad, A Ziv, V Bertacco
Publication: 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6

120. Schnauzer: Scalable profiling for likely security bug sites
Citations:4
Authors: W Arthur, B Mammo, R Rodriguez, T Austin, V Bertacco
Publication: Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation …

121. Activity-based refinement for abstraction-guided simulation
Citations:4
Authors: D Chatterjee, V Bertacco
Publication: 2009 IEEE International High Level Design Validation and Test Workshop, 146-153

122. Customizing IP cores for system-on-chip designs using extensive external don't-cares
Citations:4
Authors: K Chang, V Bertacco, IL Markov
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 582-585

123. Chico: An on-chip hardware checker for pipeline control logic
Citations:4
Authors: A DeOrio, A Bauserman, V Bertacco
Publication: 2007 Eighth International Workshop on Microprocessor Test and Verification …

124. Distance-guided hybrid verification with GUIDO
Citations:4
Authors: V Bertacco
Publication: 2006 IEEE International High Level Design Validation and Test Workshop, 151-151

125. Boolean operations on decomposed functions
Citations:4
Authors: S Plaza, V Bertacco
Publication: Proc. IWLS’05, 310-317

126. MTraceCheck: Validating non-deterministic behavior of memory consistency models in post-silicon validation
Citations:3
Authors: D Lee, V Bertacco
Publication: 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture …

127. System and method for statistical post-silicon validation
Citations:3
Authors: V Bertacco, A Deorio, DS Khudia
Publication: US Patent 9,411,007

128. ArChiVED: Architectural checking via event digests for high performance validation
Citations:3
Authors: CH Hsu, D Chatterjee, R Morad, R Gal, V Bertacco
Publication: Proceedings of the conference on Design, Automation & Test in Europe, 317

129. Cardio: CMP adaptation for reliability through dynamic introspective operation
Citations:3
Authors: A Pellegrini, V Bertacco
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

130. Cobra: A comprehensive bundle-based reliable architecture
Citations:3
Authors: A Pellegrini, V Bertacco
Publication: 2013 International Conference on Embedded Computer Systems: Architectures …

131. Microprocessor and method for detecting faults therein
Citations:3
Authors: V Bertacco, TM Austin, S Shyam, K Constantinides, S Phadke
Publication: US Patent 8,051,368

132. PowerRanger: Assessing circuit vulnerability to power attacks using SAT-based static analysis
Citations:3
Authors: J Hao, V Bertacco
Publication: 2009 IEEE International High Level Design Validation and Test Workshop, 54-59

133. Incremental verification with error detection, diagnosis, and visualization
Citations:3
Authors: K Chang, DA Papa, IL Markov, V Bertacco
Publication: IEEE Design & Test of Computers 26 (2), 34-43

134. Keeping physical synthesis safe and sound
Citations:3
Authors: KH Chang, IL Markov, V Bertacco
Publication: IWLS’06, 86-93

135. Morpheus: A Vulnerability-Tolerant Secure Architecture Based on Ensembles of Moving Target Defenses with Churn
Citations:2
Authors: M Gallagher, L Biernacki, S Chen, ZB Aweke, SF Yitbarek, MT Aga, ...
Publication: Proceedings of the Twenty-Fourth International Conference on Architectural …

136. SWAN: mitigating hardware trojans with design ambiguity
Citations:2
Authors: T Linscott, P Ehrett, V Bertacco, T Austin
Publication: 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-7

137. Energy efficient object detection on the mobile GP-GPU
Citations:2
Authors: FA Andargie, J Rose, T Austin, V Bertacco
Publication: 2017 IEEE AFRICON, 945-950

138. Student perceptions of their abilities and learning environment in large introductory computer programming courses
Citations:2
Authors: LK Alford, ML Dorf, V Bertacco
Publication: ASEE Annual Conference and Exposition, Conference Proceedings

139. Correct runtime operation for NoCs through adaptive-region protection
Citations:2
Authors: R Abdel-Khalek, V Bertacco
Publication: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE …

140. ItHELPS: Iterative high-accuracy error localization in post-silicon
Citations:2
Authors: V Bertacco, W Bonkowski
Publication: 2015 33rd IEEE International Conference on Computer Design (ICCD), 196-199

141. High Radix On-Chip Networks at Incremental Reconfiguration Costs
Citations:2
Authors: A Jain, R Parikh, V Bertacco
Publication: 23rd International Workshop on Logic and Synthesis

142. Drain: Distributed recovery architecture for inaccessible nodes in multi-core chips. In the 48th ACM/EDAC
Citations:2
Authors: A DeOrio, K Aisopos, V Bertacco, LS Peh
Publication: IEEE Design Automation Conference (DAC)

143. High-Performance Gate-Level Simulation with GP-GPUs
Citations:2
Authors: D Chatterjee, A DeOrio, V Bertacco
Publication: GPU Computing Gems Emerald Edition, 343-364

144. Post-Silicon Verification of Multi-Core Processors
Citations:2
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 75-93

145. Runtime Verification in Multi-Cores
Citations:2
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 189-206

146. SoCGuard: a runtime verification solution for the functional correctness of SoCs
Citations:2
Authors: R Abdel-Khalek, V Bertacco
Publication: 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 49-54

147. Bug Trace Minimization
Citations:2
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 77-103

148. Current landscape in design and verification
Citations:2
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 13-24

149. Depth-driven verification of simultaneous interfaces
Citations:2
Authors: I Wagner, V Bertacco, T Austin
Publication: Asia and South Pacific Conference on Design Automation, 2006., 6 pp.

150. Design and verification of digital systems
Citations:2
Authors: V Bertacco
Publication: Scalable Hardware Verification with Symbolic Simulation, 7-33

151. Fast Simulation and Equivalence Checking Using OAGear
Citations:2
Authors: K Chang, DA Papa, IL Markov, V Bertacco
Publication: IWLS 2006

152. Guido: Hybrid verification by distance-guided simulation
Citations:2
Authors: S Shyam, V Bertacco
Publication: Ann Arbor 1001, 48109

153. Cycle-based Symbolic Simulation of Gate-level Synchronous Circuits
Citations:2
Authors: B Valeria, M Damiani, S Quer
Publication: Proceeding of the 36th Design Automation Conference, 392-396

154. Collaborative accelerators for in-memory MapReduce on scale-up machines
Citations:1
Authors: A Addisie, V Bertacco
Publication: Proceedings of the 24th Asia and South Pacific Design Automation Conference …

155. Low-overhead microarchitectural patching for multicore memory subsystems
Citations:1
Authors: D Lee, O Matthews, V Bertacco
Publication: 2018 IEEE 36th International Conference on Computer Design (ICCD), 17-25

156. Work-in-Progress: DOVE: Pinpointing firmware security vulnerabilities via symbolic control flow assertion mining
Citations:1
Authors: A Danese, G Pravadelli, V Bertacco
Publication: 2017 International Conference on Hardware/Software Codesign and System …

157. SNIFFER: A high-accuracy malware detector for enterprise-based systems
Citations:1
Authors: E Chavis, H Davis, Y Hou, M Hicks, SF Yitbarek, T Austin, V Bertacco
Publication: 2017 IEEE 2nd International Verification and Security Workshop (IVSW), 70-75

158. Field repairable logic
Citations:1
Authors: V Bertacco, TM Austin, I Wagner
Publication: US Patent 9,645,882

159. 3DFAR: A three-dimensional fabric for reliable multi-core processors
Citations:1
Authors: J Bagherzadeh, V Bertacco
Publication: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 …

160. AGARSoC: Automated test and coverage-model generation for verification of accelerator-rich SoCs
Citations:1
Authors: B Mammo, D Lee, H Davis, Y Hou, V Bertacco
Publication: 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 45-50

161. Redeem: A heterogeneous distributed microarchitecture for energy-efficient reliability
Citations:1
Authors: B Mammo, R Parikh, V Bertacco
Publication: 2015 IEEE/ACM International Symposium on Low Power Electronics and Design …

162. Panel: When will the cost of dependability end innovation in computer design?
Citations:1
Authors: V Bertacco
Publication: 2015 IEEE 33rd VLSI Test Symposium (VTS), 1-1

163. Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms
Citations:1
Authors: D Chatterjee, B Mammo, D Lee, R Gal, R Morad, A Nahir, A Ziv, ...
Publication: 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 311-317

164. Architectural Trace-Based Functional Coverage for Multiprocessor Verification
Citations:1
Authors: B Mammo, J Larimer, M Morgan, D Fan, E Hennenhoefer, V Bertacco
Publication: 2012 13th International Workshop on Microprocessor Test and Verification …

165. Hardware and Software: Verification and Testing: 7th International Haifa Verification Conference, HVC 2011, Haifa, Israel, December 6-8, 2011, Revised Selected Papers
Citations:1
Authors: K Eder, J Lourenҫo, O Shehory
Publication: Springer

166. Electronic design automation for social networks
Citations:1
Authors: A DeOrio, V Bertacco
Publication: Design Automation Conference, 621-622

167. Synthesis with External Don’t-Cares Using Shannon Entropy and Craig Interpolation
Citations:1
Authors: K Chang, V Bertacco, IL Markov, A Mishchenko
Publication: Proc. International Workshop on Logic and Synthesis (IWLS)

168. Formal verification for real-world designs
Citations:1
Authors: V Bertacco
Publication: Proceedings of the 19th annual symposium on Integrated circuits and systems …

169. Finding complex disjunctive decompositions of logic functions.
Citations:1
Authors: M Damiani, V Bertacco
Publication: Proc of IWLS'98, 478-483

170. MessageFusion: On-path Message Coalescing for Energy Efficient and Scalable Graph Analytics
Citations:
Authors: L Belayneh, A Addisie, V Bertacco
Publication: 2019 IEEE/ACM International Symposium on Low Power Electronics and Design …

171. DREDGE: Dynamic Repartitioning during Dynamic Graph Execution.
Citations:
Authors: A McCrabb, E Winsor, V Bertacco
Publication: DAC, 28:1-28:6

172. SiPterposer: A Fault-Tolerant Substrate for Flexible System-in-Package Design
Citations:
Authors: P Ehrett, T Austin, V Bertacco
Publication: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 510-515

173. Post-Silicon Validation and Debug
Citations:
Authors: P Mishra, F Farahmandi
Publication: Springer

174. Test Generation and Lightweight Checking for Multi-core Memory Consistency
Citations:
Authors: D Lee, V Bertacco
Publication: Post-Silicon Validation and Debug, 145-178

175. Simulation-Based Signal Selection
Citations:
Authors: D Chatterjee, V Bertacco
Publication: Post-Silicon Validation and Debug, 57-75

176. Vulnerability-tolerant secure architectures
Citations:
Authors: T Austin, V Bertacco, B Kasikci, S Malik, M Tiwari
Publication: Proceedings of the International Conference on Computer-Aided Design, 46

177. Symbolic assertion mining for security validation
Citations:
Authors: A Danese, V Bertacco, G Pravadelli
Publication: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE …

178. Student Perceptions of Their Abilities and Learning Environment in Large Introductory Computer Programming Courses-Underrepresented Minori-ties
Citations:
Authors: LK Alford, A DeOrio
Publication: 

179. Path Selection for Real-Time Communication on Priority-Aware NoCs
Citations:
Authors: H Kashif, H Patel, S Fischmeister
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 21 (3), 53

180. 2016 Index IEEE Transactions on Computers Vol. 65
Citations:
Authors: N Abbas, EAH Abdulrahman, N Abu-Ghazaleh, M Abusultan, O Acevedo, ...
Publication: Networks 315, 321

181. NoCVision: A Network-on-Chip Dynamic Visualization Solution
Citations:
Authors: V Gogte, D Lee, R Parikh, V Bertacco
Publication: Proceedings of the 8th International Workshop on Network on Chip …

182. 2015 Index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 34
Citations:
Authors: G Agosta, M Agrawal, N Ahmed, M Ahrens, VB Ajabshir, F Akopyan, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

183. 2014 Index IEEE Transactions on Computers Vol. 63
Citations:
Authors: JH Abawajy, SM Abbas, J Abella, D Abts, N Abu-Ghazaleh, G Adj, ...
Publication: IEEE Transactions on Computers 64 (1), 1

184. Session details: Intelligent compilation for emulation and acceleration
Citations:
Authors: MD Moffitt, V Session Moderator-Bertacco
Publication: Proceedings of the International Conference on Computer-Aided Design

185. Session details: Verification and simulation support for architecture
Citations:
Authors: V Session Moderator-Bertacco, E Session Moderator-Vatajelu
Publication: Proceedings of the Conference on Design, Automation and Test in Europe

186. 2012 Index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 31
Citations:
Authors: JA Abraham, R Achar, A Adir, MY Agyekum, BM Al-Hashimi, E Alpaslan, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

187. Session details: Validation of modern microprocessors
Citations:
Authors: D Session Moderator-Grosse, V Session Moderator-Bertacco
Publication: Proceedings of the Conference on Design, Automation and Test in Europe

188. Hardware and Software: Verification and Testing: 6th International Haifa Verification Conference, HVC 2010, Haifa, Israel, October 4-7, 2010. Revised Selected Papers
Citations:
Authors: S Barner, I Harris, D Kroening, O Raz
Publication: Springer Science & Business Media

189. The Verification Universe
Citations:
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 13-42

190. Ensuring Correctness in Future Microprocessors
Citations:
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 207-211

191. Post-Silicon Validation of Processor Cores
Citations:
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 45-74

192. Runtime Verification with Patching and Hardware Checkers
Citations:
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 129-150

193. Hardware Patching with Field-Repairable Control Logic
Citations:
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 151-188

194. Verification of a Modern Processor
Citations:
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 3-12

195. Consistency Verification using Data Coloring
Citations:
Authors: I Wagner, V Bertacco
Publication: Post-Silicon and Runtime Verification for Modern Processors, 95-126

196. Plenary/Invited Talks
Citations:
Authors: CLP Chen
Publication: 2010 3rd International Conference on Emerging Trends in Engineering and …

197. Verification failures: what to do when things go wrong
Citations:
Authors: V Bertacco
Publication: Proceedings of the 6th international conference on Hardware and software …

198. Session details: Automating verification with simulation, properties and assertions
Citations:
Authors: V Session Moderator-Bertacco, M Session Moderator-Lajolo
Publication: Proceedings of the Conference on Design, Automation and Test in Europe

199. 09461 Abstracts Collection--Algorithms and Applications for Next Generation SAT Solvers
Citations:
Authors: B Becker, V Bertacco, R Drechsler, M Fujita
Publication: Dagstuhl Seminar Proceedings

200. 2009 Index IEEE Transactions on Computers Vol. 58
Citations:
Authors: B Agrawal, A Aleta, J Alonso, CK Anand, C Anderson, S Andrei, T Aoki, ...
Publication: IEEE Transactions on Computers 58 (12), 1

201. 2009 Index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 28
Citations:
Authors: MS Abadir, S Abbaspour, AS Abu-Issa, E Acar, R Achar, A Acquaviva, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

202. Debugging strategies for mere mortals
Citations:
Authors: V Bertacco
Publication: 2009 46th ACM/IEEE Design Automation Conference, 635-638

203. Session details: System level simulation and validation
Citations:
Authors: I Session Moderator-Harris, V Session Moderator-Bertacco
Publication: Proceedings of the Conference on Design, Automation and Test in Europe

204. TOPIC CHAIRS
Citations:
Authors: E Villar, G Martin, L Lavagno, W Kruijtzer, P Marwedel, P Pop, F Fummi, ...
Publication: 

205. Circuit Design and Verification Methodologies
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 37-41

206. Incremental Verification for Physical Synthesis
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 133-146

207. Finding Bugs and Repairing Circuits
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 25-33

208. Symmetry-Based Rewiring
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 57-74

209. Methodologies for Spare-Cell Insertion
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 167-182

210. Counterexample-Guided Error-Repair Framework
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 43-49

211. Functional Error Diagnosis and Correction
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 105-131

212. Post-Silicon Debugging and Layout Repair
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 147-166

213. Signature-Based Resynthesis Techniques
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 51-56

214. Panel: Software practices for verification/testbench management
Citations:
Authors: S Verma, S Atluri, V Bertacco, M Glasser, B Gopalan, S Rosenberg
Publication: 2008 IEEE International High Level Design Validation and Test Workshop, 35-37

215. 294 Guest Editors’ Introduc
Citations:
Authors: WH Joyner Jr, DC Yeh, JM Rabaey, S Malik, W Joyner, D Yeh, J Rabaey, ...
Publication: 

216. Session details: High-level models for validation
Citations:
Authors: I Session Moderator-Harris, V Session Moderator-Bertacco
Publication: Proceedings of the conference on Design, automation and test in Europe

217. Reliability Challenges of Technology Scaling
Citations:
Authors: K Constantinides, O Mutlu, T Austin, V Bertacco
Publication: 

218. Session details: High quality test cases for verification
Citations:
Authors: V Session Moderator-Bertacco, V Session Moderator-Singhal
Publication: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided …

219. Formal techniques to enhance the verification flow
Citations:
Authors: V Bertacco, S Quer
Publication: Design, Automation, and Test in Europe: Proceedings of the conference on …

220. Session details: Advances in model checking
Citations:
Authors: V Bertacco, V Session Moderator-Singhal
Publication: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided …

221. Low maintenance verification
Citations:
Authors: V Bertacco
Publication: SBCCI: Proceedings of the 19 th annual symposium on Integrated circuits and …

222. System level verification
Citations:
Authors: V Bertacco, R Bloem
Publication: Design, Automation, and Test in Europe: Proceedings of the conference on …

223. Advances in model checking
Citations:
Authors: V Bertacco, V Singhal
Publication: International Conference on Computer Aided Design: Proceedings of the 2006 …

224. Compacting Intermediate States
Citations:
Authors: V Bertacco
Publication: Scalable Hardware Verification with Symbolic Simulation, 51-80

225. Approximate Simulation
Citations:
Authors: V Bertacco
Publication: Scalable Hardware Verification with Symbolic Simulation, 81-104

226. Exact Parametrizations
Citations:
Authors: V Bertacco
Publication: Scalable Hardware Verification with Symbolic Simulation, 105-126

227. Symbolic Simulation
Citations:
Authors: V Bertacco
Publication: Scalable Hardware Verification with Symbolic Simulation, 35-50

228. Formal methods for coverage and scalable verification
Citations:
Authors: K Hamaguchi, V Bertacco
Publication: with EDA Technofair Design Automation Conference Asia and South Pacific …

229. Breaking the synchronous barrier for systems-on-chip communication and synchronisation [Tutorial]
Citations:
Authors: L Lavagno, S Moore
Publication: Proceedings Design, Automation and Test in Europe Conference and Exhibition …

230. Formal verification for real-world designs: today's technologies [Tutorial]
Citations:
Authors: V Bertacco, D Cyrluk
Publication: Proceedings Design, Automation and Test in Europe Conference and Exhibition …

231. Advanced Computer Architecture Lab, University of Michigan, Ann Arbor, Ml 48109 nam. sung. kim@ intel. comt,{tkgil, vale, austin, tnm}@ eecs. umich. edu
Citations:
Authors: DSM Microprocessors, NS Kimt, T Kgil, V Bertacco
Publication: ISLPED'04: proceedings of the 2004 International Symposium on Low Power …

232. United States Patent m
Citations:
Authors: HF CARBON
Publication: 

233. Patching Design Flaws in Multicore Memory Subsystems
Citations:
Authors: D Lee, V Bertacco
Publication: 

234. Exploiting Power-Law Characteristic for Efficient Graph Processing on Shared-Memory Systems
Citations:
Authors: A Addisie, H Kassa, V Bertacco
Publication: 

235. SiPterposer: A Fault-Tolerant Substrate for Flexible System-in-Package Design
Citations:
Authors: PET Austin, V Bertacco
Publication: 

236. SWAN: Hardware Trojan Security With Ambiguous Netlists
Citations:
Authors: T Linscott, V Bertaco, T Austin, O Matthews
Publication: 

237. Feasibility of Optical Interconnection Networks Theory and Case Study
Citations:
Authors: V Bertacco, U Kapasi, B Khailany, E Lee
Publication: 

238. Technical Program Chair
Citations:
Authors: V Bertacco
Publication: 

239. Fault-Based Attack Fault Based Attack of RSA Authentication
Citations:
Authors: A Pellegrini
Publication: 

240. Boosting the Performance of MapReduce Applications via Distributed Accelerators on a Chip-Multiprocessor
Citations:
Authors: A Addisie, R Abdel-Khalek, R Parikh, V Bertacco
Publication: 

241. MR. NITRO: Distributed Accelerators for MapReduce on CMPs
Citations:
Authors: A Addisie, R Abdel-Khalek, R Parikh, V Bertacco
Publication: 

242. Efficient System-In-Package Architecture for Heterogeneous Systems
Citations:
Authors: V Goyal, X Wang, V Bertacco, R Das
Publication: 

243. Agarwal, Anant, see Yeh, David.
Citations:
Authors: R Aitken, A Amerasekera, T Austin, P Bastani, T Basten, J Becker, ...
Publication: 

244. Dally, William J., 83, 465 de Kruijf, Marc, 140 Diamos, Gregory, 477 Ding, Wei, 489 Drake, Alan J.
Citations:
Authors: TM Aamodt, AH Abdel-Gawad, AR Adl-Tabatabai, J Ahn, K Aisopos, ...
Publication: 

245. Tor M. Aamodt 99, 408 Mohamad Abdel-Majeed 111 Jaume Abella 160 Jorge Albericio 310
Citations:
Authors: H Ando, M Annavaram, R Ausavarungnirun, R Balasubramanian, ...
Publication: 

246. Floorplanning Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs............................................. M. Healy, M. Vittes, M. Ekpanyapong, CS …
Citations:
Authors: A Srivastava, T Kachru, D Sylvester, Y Yang, Z Gu, C Zhu, RP Dick, ...
Publication: 

247. XPV: Cross Phase Verification
Citations:
Authors: J Li, V Bertacco
Publication: 

248. Distributed Alteration of Messages for On-Chip Network Debug
Citations:
Authors: R Abdel-Khalek, V Bertacco
Publication: 

249. Enright Jerger, Natalie, 41, 80 Ernst, Rolf, 33 Escamilla, José V., 159 Fankem Tatenguem, Hervé, 72 Fettweis, Gerhard, 57
Citations:
Authors: S Abadal, R Abdel-Khalek, L Ahrendts, K Aisopos, E Alarcón, H Amano, ...
Publication: 

250. Debug Data Collection for Functional Validation of Control-Flow in NoCs
Citations:
Authors: R Abdel-Khalek, V Bertacco
Publication: 

251. High Radix On-Chip Networks at Incremental Reconfiguration Cost
Citations:
Authors: R Parikh, A Jain, V Bertacco
Publication: 

252. Alain Darte, ENS Lyon, FR