# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 35
attribute \src "dut.sv:2.1-65.10"
attribute \top 1
module \simple_fsm
  attribute \src "dut.sv:3.17-3.20"
  wire input 1 \clk
  attribute \src "dut.sv:4.17-4.22"
  wire input 2 \reset
  attribute \src "dut.sv:5.17-5.22"
  wire input 3 \start
  attribute \src "dut.sv:6.17-6.21"
  wire input 4 \done
  attribute \src "dut.sv:7.17-7.21"
  wire output 5 \busy
  attribute \src "dut.sv:8.23-8.28"
  wire width 2 output 6 \state
  attribute \src "dut.sv:17.11-17.21"
  wire width 2 \next_state
  wire $auto$opt_reduce.cc:137:opt_pmux$34
  wire $auto$opt_reduce.cc:137:opt_pmux$32
  wire $procmux$22_CMP
  attribute \src "dut.sv:28.12-28.12"
  wire width 2 $2\next_state[1:0]
  attribute \src "dut.sv:28.12-28.12"
  wire width 2 $3\next_state[1:0]
  wire $procmux$24_CMP
  wire $procmux$26_CMP
  wire $procmux$14_CMP
  attribute \src "dut.sv:44.12-44.12|dut.sv:29.5-51.12"
  attribute \full_case 1
  cell $eq $procmux$24_CMP0
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'11
    connect \Y $procmux$24_CMP
  end
  attribute \src "dut.sv:59.27-59.27|dut.sv:56.5-62.12"
  attribute \full_case 1
  cell $pmux $procmux$4
    parameter \WIDTH 1
    parameter \S_WIDTH 2
    connect \A 1'x
    connect \B 2'10
    connect \S { $auto$opt_reduce.cc:137:opt_pmux$34 $auto$opt_reduce.cc:137:opt_pmux$32 }
    connect \Y \busy
  end
  attribute \src "dut.sv:44.12-44.12|dut.sv:29.5-51.12"
  attribute \full_case 1
  cell $pmux $procmux$23
    parameter \WIDTH 2
    parameter \S_WIDTH 4
    connect \A 2'x
    connect \B { $2\next_state[1:0] 2'10 $3\next_state[1:0] 2'00 }
    connect \S { $procmux$22_CMP $procmux$26_CMP $procmux$14_CMP $procmux$24_CMP }
    connect \Y \next_state
  end
  attribute \src "dut.sv:38.12-38.12|dut.sv:29.5-51.12"
  attribute \full_case 1
  cell $eq $procmux$25_CMP0
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'10
    connect \Y $procmux$14_CMP
  end
  attribute \src "dut.sv:35.12-35.12|dut.sv:29.5-51.12"
  attribute \full_case 1
  cell $eq $procmux$26_CMP0
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'01
    connect \Y $procmux$26_CMP
  end
  attribute \src "dut.sv:40.17-40.21|dut.sv:40.13-43.35"
  attribute \full_case 1
  cell $mux $procmux$11
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'11
    connect \S \done
    connect \Y $3\next_state[1:0]
  end
  attribute \src "dut.sv:29.17-29.17|dut.sv:29.5-51.12"
  attribute \full_case 1
  cell $logic_not $procmux$27_CMP0
    parameter \A_SIGNED 0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    connect \A \state
    connect \Y $procmux$22_CMP
  end
  attribute \src "dut.sv:20.1-25.4"
  attribute \always_ff 1
  cell $adff $procdff$30
    parameter \WIDTH 2
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 2'00
    parameter \CLK_POLARITY 1'1
    connect \D \next_state
    connect \Q \state
    connect \ARST \reset
    connect \CLK \clk
  end
  attribute \src "dut.sv:31.17-31.22|dut.sv:31.13-34.35"
  attribute \full_case 1
  cell $mux $procmux$19
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'01
    connect \S \start
    connect \Y $2\next_state[1:0]
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$24_CMP $procmux$22_CMP }
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$32
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$26_CMP $procmux$14_CMP }
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$34
  end
end
