//
// Generated by Microsoft (R) HLSL Shader Compiler 9.30.9200.16384
//
//   using 3Dmigoto v1.2.45 on Thu Jul 15 15:40:48 2021
//
//
// Buffer Definitions: 
//
// Resource bind info for morphologicalWorkQueueRWBufferH
// {
//
//   uint3 $Element;                    // Offset:    0 Size:    12
//
// }
//
// Resource bind info for morphologicalWorkQueueRWBufferV
// {
//
//   uint3 $Element;                    // Offset:    0 Size:    12
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// indirectRWBuffer                      UAV    uint         buf             u0      1 
// morphologicalWorkQueueRWBufferH        UAV  struct     r/w+cnt             u4      1 
// morphologicalWorkQueueRWBufferV        UAV  struct     r/w+cnt             u5      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_uav_typed_buffer (uint,uint,uint,uint) u0
dcl_uav_structured_opc u4, 12
dcl_uav_structured_opc u5, 12
dcl_input vThreadIDInGroupFlattened
dcl_temps 2
dcl_tgsm_raw g0, 4
dcl_tgsm_raw g1, 4
dcl_thread_group 64, 1, 1
if_z vThreadIDInGroupFlattened.x
  imm_atomic_alloc r0.x, u4
  store_raw g0.x, l(0), r0.x
  imm_atomic_alloc r0.x, u5
  store_raw g1.x, l(0), r0.x
endif 
sync_g_t
ld_raw r0.x, l(0), g0.xxxx
iadd r0.y, r0.x, l(63)
and r0.z, r0.y, l(-64)
ld_raw r0.w, l(0), g1.xxxx
iadd r1.x, r0.w, l(63)
and r1.y, r1.x, l(-64)
iadd r0.x, r0.x, vThreadIDInGroupFlattened.x
ult r0.z, r0.x, r0.z
if_nz r0.z
  store_structured u4.xyz, r0.x, l(0), l(0,0,0,0)
endif 
iadd r0.x, r0.w, vThreadIDInGroupFlattened.x
ult r0.z, r0.x, r1.y
if_nz r0.z
  store_structured u5.xyz, r0.x, l(0), l(0,0,0,0)
endif 
if_z vThreadIDInGroupFlattened.x
  ushr r0.x, r1.x, l(6)
  store_uav_typed u0.xyzw, l(0,0,0,0), r0.xxxx
  store_uav_typed u0.xyzw, l(1,1,1,1), l(1,1,1,1)
  store_uav_typed u0.xyzw, l(2,2,2,2), l(1,1,1,1)
  ushr r0.x, r0.y, l(6)
  store_uav_typed u0.xyzw, l(3,3,3,3), r0.xxxx
  store_uav_typed u0.xyzw, l(4,4,4,4), l(1,1,1,1)
  store_uav_typed u0.xyzw, l(5,5,5,5), l(1,1,1,1)
endif 
ret 
// Approximately 34 instruction slots used
