{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 18:30:47 2021 " "Info: Processing started: Thu Dec 02 18:30:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem3_19101196 -c problem3_19101196 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem3_19101196 -c problem3_19101196 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register y.E y.A 500.0 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 500.0 MHz between source register \"y.E\" and destination register \"y.A\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.669 ns + Longest register register " "Info: + Longest register to register delay is 0.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.E 1 REG LCFF_X1_Y26_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N11; Fanout = 1; REG Node = 'y.E'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.E } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 0.514 ns Selector0~16 2 COMB LCCOMB_X1_Y26_N22 1 " "Info: 2: + IC(0.242 ns) + CELL(0.272 ns) = 0.514 ns; Loc. = LCCOMB_X1_Y26_N22; Fanout = 1; COMB Node = 'Selector0~16'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { y.E Selector0~16 } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.669 ns y.A 3 REG LCFF_X1_Y26_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.669 ns; Loc. = LCFF_X1_Y26_N23; Fanout = 3; REG Node = 'y.A'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~16 y.A } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 63.83 % ) " "Info: Total cell delay = 0.427 ns ( 63.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.242 ns ( 36.17 % ) " "Info: Total interconnect delay = 0.242 ns ( 36.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { y.E Selector0~16 y.A } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "0.669 ns" { y.E {} Selector0~16 {} y.A {} } { 0.000ns 0.242ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.A 3 REG LCFF_X1_Y26_N23 3 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N23; Fanout = 3; REG Node = 'y.A'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clock~clkctrl y.A } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.A } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.E 3 REG LCFF_X1_Y26_N11 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N11; Fanout = 1; REG Node = 'y.E'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clock~clkctrl y.E } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.E } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.E {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.A } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.E } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.E {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { y.E Selector0~16 y.A } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "0.669 ns" { y.E {} Selector0~16 {} y.A {} } { 0.000ns 0.242ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.A } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.E } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.E {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.A } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { y.A {} } {  } {  } "" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "y.B w Clock 2.484 ns register " "Info: tsu for register \"y.B\" (data pin = \"w\", clock pin = \"Clock\") is 2.484 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.877 ns + Longest pin register " "Info: + Longest pin to register delay is 4.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns w 1 PIN PIN_E20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 10; PIN Node = 'w'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.545 ns) + CELL(0.357 ns) 4.722 ns Selector1~23 2 COMB LCCOMB_X1_Y26_N0 1 " "Info: 2: + IC(3.545 ns) + CELL(0.357 ns) = 4.722 ns; Loc. = LCCOMB_X1_Y26_N0; Fanout = 1; COMB Node = 'Selector1~23'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { w Selector1~23 } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.877 ns y.B 3 REG LCFF_X1_Y26_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.877 ns; Loc. = LCFF_X1_Y26_N1; Fanout = 2; REG Node = 'y.B'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector1~23 y.B } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 27.31 % ) " "Info: Total cell delay = 1.332 ns ( 27.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.545 ns ( 72.69 % ) " "Info: Total interconnect delay = 3.545 ns ( 72.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { w Selector1~23 y.B } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.877 ns" { w {} w~combout {} Selector1~23 {} y.B {} } { 0.000ns 0.000ns 3.545ns 0.000ns } { 0.000ns 0.820ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.483 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.B 3 REG LCFF_X1_Y26_N1 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N1; Fanout = 2; REG Node = 'y.B'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clock~clkctrl y.B } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.B } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { w Selector1~23 y.B } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.877 ns" { w {} w~combout {} Selector1~23 {} y.B {} } { 0.000ns 0.000ns 3.545ns 0.000ns } { 0.000ns 0.820ns 0.357ns 0.155ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.B } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock z y.D 5.029 ns register " "Info: tco from clock \"Clock\" to destination pin \"z\" through register \"y.D\" is 5.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.483 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.D 3 REG LCFF_X1_Y26_N17 4 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N17; Fanout = 4; REG Node = 'y.D'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clock~clkctrl y.D } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.D } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.452 ns + Longest register pin " "Info: + Longest register to pin delay is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.D 1 REG LCFF_X1_Y26_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N17; Fanout = 4; REG Node = 'y.D'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.D } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(1.962 ns) 2.452 ns z 2 PIN PIN_D18 0 " "Info: 2: + IC(0.490 ns) + CELL(1.962 ns) = 2.452 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'z'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { y.D z } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 80.02 % ) " "Info: Total cell delay = 1.962 ns ( 80.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.490 ns ( 19.98 % ) " "Info: Total interconnect delay = 0.490 ns ( 19.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { y.D z } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { y.D {} z {} } { 0.000ns 0.490ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.D } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { y.D z } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { y.D {} z {} } { 0.000ns 0.490ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y.G w Clock -1.991 ns register " "Info: th for register \"y.G\" (data pin = \"w\", clock pin = \"Clock\") is -1.991 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.483 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.G 3 REG LCFF_X1_Y26_N27 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N27; Fanout = 1; REG Node = 'y.G'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clock~clkctrl y.G } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.G } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.G {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.623 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns w 1 PIN PIN_E20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 10; PIN Node = 'w'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.494 ns) + CELL(0.154 ns) 4.468 ns Y.G~15 2 COMB LCCOMB_X1_Y26_N26 1 " "Info: 2: + IC(3.494 ns) + CELL(0.154 ns) = 4.468 ns; Loc. = LCCOMB_X1_Y26_N26; Fanout = 1; COMB Node = 'Y.G~15'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.648 ns" { w Y.G~15 } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.623 ns y.G 3 REG LCFF_X1_Y26_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.623 ns; Loc. = LCFF_X1_Y26_N27; Fanout = 1; REG Node = 'y.G'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Y.G~15 y.G } "NODE_NAME" } } { "problem3_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem3_19101196/problem3_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 24.42 % ) " "Info: Total cell delay = 1.129 ns ( 24.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.494 ns ( 75.58 % ) " "Info: Total interconnect delay = 3.494 ns ( 75.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { w Y.G~15 y.G } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { w {} w~combout {} Y.G~15 {} y.G {} } { 0.000ns 0.000ns 3.494ns 0.000ns } { 0.000ns 0.820ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clock Clock~clkctrl y.G } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clock {} Clock~combout {} Clock~clkctrl {} y.G {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { w Y.G~15 y.G } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { w {} w~combout {} Y.G~15 {} y.G {} } { 0.000ns 0.000ns 3.494ns 0.000ns } { 0.000ns 0.820ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 18:30:47 2021 " "Info: Processing ended: Thu Dec 02 18:30:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
