ALOUL, F. A. 2003. Shatter. http://www.aloul.net/Tools/shatter/.
Fadi A. Aloul , Igor L. Markov , Karem A. Sakallah, Shatter: efficient symmetry-breaking for boolean satisfiability, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776042]
Fadi A. Aloul , Arathi Ramani , Igor L. Markov , Karem A. Sakallah, Solving difficult SAT instances in the presence of symmetry, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514102]
Jayanta Bhadra , Ekaterina Trofimova , Magdy S. Abadir, Validating power architecture™ technology-based MPSoCs through executable specifications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.4, p.388-396, April 2008[doi>10.1109/TVLSI.2008.917418]
Armin Biere , Alessandro Cimatti , Edmund M. Clarke , Yunshan Zhu, Symbolic Model Checking without BDDs, Proceedings of the 5th International Conference on Tools and Algorithms for Construction and Analysis of Systems, p.193-207, March 22-28, 1999
Biere, A. and Sinz, C. 2006. Decomposing SAT problems into connected components. J. Satisfiabil. Boolean Model. Comput. 2, 191--198.
Mingsong Chen , Prabhat Mishra, Functional test generation using efficient property clustering and learning techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.396-404, March 2010[doi>10.1109/TCAD.2010.2041846]
Mingsong Chen , Xiaoke Qin , Prabhat Mishra, Efficient decision ordering techniques for SAT-based test generation, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Edmund Clarke , Armin Biere , Richard Raimi , Yunshan Zhu, Bounded Model Checking Using Satisfiability Solving, Formal Methods in System Design, v.19 n.1, p.7-34, July 2001[doi>10.1023/A:1011276507260]
Paul T. Darga , Mark H. Liffiton , Karem A. Sakallah , Igor L. Markov, Exploiting structure in symmetry detection for CNF, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996712]
Davis, M., Logemann, G., and Loveland, D. 1962. A machine program for theorem-proving. Comm. ACM 5, 7, 394--397.
Davis, M. and Putnam, H. 1960. A computing procedure for quantification theory. J. ACM 7, 3, 201--215.
Angelo Gargantini , Constance Heitmeyer, Using model checking to generate tests from requirements specifications, ACM SIGSOFT Software Engineering Notes, v.24 n.6, p.146-162, Nov. 1999[doi>10.1145/318774.318939]
Hooker, J. N. 1993. Solving the incremental satisfiability problem. J. Logic Program. 15, 1-2, 177--186.
Zurab Khasidashvili , Alexander Nadel , Amit Palti , Ziyad Hanna, Simultaneous SAT-Based model checking of safety properties, Proceedings of the First Haifa international conference on Hardware and Software Verification and Testing, November 13-16, 2005, Haifa, Israel[doi>10.1007/11678779_5]
Heon-Mo Koo , Prabhat Mishra, Functional test generation using property decompositions for validation of pipelined processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
A. Kuehlmann, Dynamic transition relation simplification for bounded property checking, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.50-57, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382542]
João P. Marques-Silva , Karem A. Sakallah, GRASP: A Search Algorithm for Propositional Satisfiability, IEEE Transactions on Computers, v.48 n.5, p.506-521, May 1999[doi>10.1109/12.769433]
Alice Miller , Alastair Donaldson , Muffy Calder, Symmetry in temporal logic model checking, ACM Computing Surveys (CSUR), v.38 n.3, p.8-es, 2006[doi>10.1145/1132960.1132962]
Prabhat Mishra , Nikil Dutt, Graph-Based Functional Test Program Generation for Pipelined Processors, Proceedings of the conference on Design, automation and test in Europe, p.10182, February 16-20, 2004
Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]
ITC-IRST AND CMU. 2012. NuSMV. http://nusmv.irst.itc.it/.
Princeton. 2012. zChaff. http://www.princeton.edu/∼chaff/zchaff.html.
Xiaoke Qin , Mingsong Chen , Prabhat Mishra, Synchronized Generation of Directed Tests Using Satisfiability Solving, Proceedings of the 2010 23rd International Conference on VLSI Design, p.351-356, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.47]
Qin, X. and Mishra, P. 2011. Efficient directed test generation for validation of multicore architectures. In Proceedings of International Symposium on Quality Electronic Design. IEEE Press, Los Alamitos, CA.
Ofer Shtrichman, Pruning Techniques for the SAT-Based Bounded Model Checking Problem, Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.58-70, September 04-07, 2001
Ofer Strichman, Accelerating Bounded Model Checking of Safety Properties, Formal Methods in System Design, v.24 n.1, p.5-24, January 2004[doi>10.1023/B:FORM.0000004785.67232.f8]
Daijue Tang , Sharad Malik , Aarti Gupta , C. Norris Ip, Symmetry reduction in SAT-based model checking, Proceedings of the 17th international conference on Computer Aided Verification, July 06-10, 2005, Edinburgh, Scotland, UK[doi>10.1007/11513988_12]
Jesse Whittemore , Joonyoung Kim , Karem Sakallah, SATIRE: a new incremental satisfiability engine, Proceedings of the 38th annual Design Automation Conference, p.542-545, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379019]
Lintao Zhang , Conor F. Madigan , Matthew H. Moskewicz , Sharad Malik, Efficient conflict driven learning in a boolean satisfiability solver, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Liang Zhang , M. R. Prasad , M. S. Hsiao, Incremental deductive & inductive reasoning for SAT-based bounded model checking, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.502-509, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382630]
