
// Generated by Cadence Genus(TM) Synthesis Solution 21.17-s066_1
// Generated on: Dec 13 2025 14:23:30 EST (Dec 13 2025 19:23:30 UTC)

// Verification Directory fv/alu_32bit_modular 

module full_adder(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__2398(.A (Ai), .B (Cini), .CI (Bi), .CO (Couti), .S (Di));
endmodule

module mux4to1(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5107(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z, UNCONNECTED_HIER_Z0, UNCONNECTED_HIER_Z1,
       mux_out;
  full_adder FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di), .Couti
       (Couti));
  mux4to1 MUX_B(.a (UNCONNECTED_HIER_Z), .b (Bi), .c
       (UNCONNECTED_HIER_Z0), .d (UNCONNECTED_HIER_Z1), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_187(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6260(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_187 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__4319(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8428(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5526(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_188(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6783(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__3680(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1617(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_188 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__2802(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__1705(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5122(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_124(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8246(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_186(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7098(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_93(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z2, UNCONNECTED_HIER_Z3, UNCONNECTED_HIER_Z4,
       mux_out;
  full_adder_124 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_186 MUX_B(.a (UNCONNECTED_HIER_Z2), .b (Bi), .c
       (UNCONNECTED_HIER_Z3), .d (UNCONNECTED_HIER_Z4), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_189(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6131(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_155(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_189 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__1881(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__5115(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7482(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_190(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__4733(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__6161(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__9315(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_62(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_93 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_155 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_190 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__9945(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__2883(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__2346(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_123(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1666(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_185(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7410(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_92(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z5, UNCONNECTED_HIER_Z6, UNCONNECTED_HIER_Z7,
       mux_out;
  full_adder_123 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_185 MUX_B(.a (UNCONNECTED_HIER_Z5), .b (Bi), .c
       (UNCONNECTED_HIER_Z6), .d (UNCONNECTED_HIER_Z7), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_191(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6417(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_154(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_191 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5477(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__2398(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5107(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_192(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6260(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__4319(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8428(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_61(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_92 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_154 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_192 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5526(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6783(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__3680(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_122(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1617(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_184(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__2802(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_91(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z8, UNCONNECTED_HIER_Z9, UNCONNECTED_HIER_Z10,
       mux_out;
  full_adder_122 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_184 MUX_B(.a (UNCONNECTED_HIER_Z8), .b (Bi), .c
       (UNCONNECTED_HIER_Z9), .d (UNCONNECTED_HIER_Z10), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_193(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__1705(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_153(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_193 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5122(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8246(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7098(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_194(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6131(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__1881(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__5115(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_60(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_91 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_153 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_194 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7482(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__4733(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__6161(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_121(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__9315(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_183(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__9945(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_90(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z11, UNCONNECTED_HIER_Z12,
       UNCONNECTED_HIER_Z13, mux_out;
  full_adder_121 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_183 MUX_B(.a (UNCONNECTED_HIER_Z11), .b (Bi), .c
       (UNCONNECTED_HIER_Z12), .d (UNCONNECTED_HIER_Z13), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_195(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__2883(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_152(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_195 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__2346(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__1666(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7410(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_196(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6417(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__5477(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__2398(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_59(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_90 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_152 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_196 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5107(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6260(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__4319(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_120(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8428(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_182(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5526(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_89(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z14, UNCONNECTED_HIER_Z15,
       UNCONNECTED_HIER_Z16, mux_out;
  full_adder_120 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_182 MUX_B(.a (UNCONNECTED_HIER_Z14), .b (Bi), .c
       (UNCONNECTED_HIER_Z15), .d (UNCONNECTED_HIER_Z16), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_197(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6783(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_151(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_197 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__3680(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__1617(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__2802(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_198(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__1705(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__5122(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8246(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_58(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_89 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_151 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_198 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7098(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6131(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__1881(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_119(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__5115(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_181(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7482(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_88(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z17, UNCONNECTED_HIER_Z18,
       UNCONNECTED_HIER_Z19, mux_out;
  full_adder_119 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_181 MUX_B(.a (UNCONNECTED_HIER_Z17), .b (Bi), .c
       (UNCONNECTED_HIER_Z18), .d (UNCONNECTED_HIER_Z19), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_199(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__4733(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_150(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_199 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__6161(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__9315(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__9945(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_200(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__2883(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__2346(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1666(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_57(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_88 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_150 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_200 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7410(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6417(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5477(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_118(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__2398(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_180(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5107(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_87(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z20, UNCONNECTED_HIER_Z21,
       UNCONNECTED_HIER_Z22, mux_out;
  full_adder_118 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_180 MUX_B(.a (UNCONNECTED_HIER_Z20), .b (Bi), .c
       (UNCONNECTED_HIER_Z21), .d (UNCONNECTED_HIER_Z22), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_201(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6260(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_149(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_201 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__4319(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8428(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5526(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_202(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6783(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__3680(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1617(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_56(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_87 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_149 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_202 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__2802(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__1705(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5122(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_117(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8246(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_179(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7098(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_86(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z23, UNCONNECTED_HIER_Z24,
       UNCONNECTED_HIER_Z25, mux_out;
  full_adder_117 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_179 MUX_B(.a (UNCONNECTED_HIER_Z23), .b (Bi), .c
       (UNCONNECTED_HIER_Z24), .d (UNCONNECTED_HIER_Z25), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_203(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6131(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_148(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_203 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__1881(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__5115(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7482(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_204(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__4733(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__6161(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__9315(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_55(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_86 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_148 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_204 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__9945(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__2883(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__2346(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_116(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1666(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_178(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7410(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_85(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z26, UNCONNECTED_HIER_Z27,
       UNCONNECTED_HIER_Z28, mux_out;
  full_adder_116 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_178 MUX_B(.a (UNCONNECTED_HIER_Z26), .b (Bi), .c
       (UNCONNECTED_HIER_Z27), .d (UNCONNECTED_HIER_Z28), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_205(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6417(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_147(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_205 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5477(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__2398(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5107(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_206(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6260(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__4319(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8428(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_54(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_85 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_147 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_206 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5526(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6783(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__3680(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_115(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1617(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_177(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__2802(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_84(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z29, UNCONNECTED_HIER_Z30,
       UNCONNECTED_HIER_Z31, mux_out;
  full_adder_115 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_177 MUX_B(.a (UNCONNECTED_HIER_Z29), .b (Bi), .c
       (UNCONNECTED_HIER_Z30), .d (UNCONNECTED_HIER_Z31), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_207(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__1705(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_146(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_207 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5122(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8246(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7098(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_208(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6131(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__1881(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__5115(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_53(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_84 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_146 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_208 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7482(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__4733(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__6161(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_114(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__9315(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_176(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__9945(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_83(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z32, UNCONNECTED_HIER_Z33,
       UNCONNECTED_HIER_Z34, mux_out;
  full_adder_114 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_176 MUX_B(.a (UNCONNECTED_HIER_Z32), .b (Bi), .c
       (UNCONNECTED_HIER_Z33), .d (UNCONNECTED_HIER_Z34), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_209(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__2883(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_145(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_209 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__2346(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__1666(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7410(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_210(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6417(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__5477(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__2398(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_52(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_83 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_145 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_210 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5107(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6260(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__4319(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_113(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8428(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_175(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5526(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_82(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z35, UNCONNECTED_HIER_Z36,
       UNCONNECTED_HIER_Z37, mux_out;
  full_adder_113 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_175 MUX_B(.a (UNCONNECTED_HIER_Z35), .b (Bi), .c
       (UNCONNECTED_HIER_Z36), .d (UNCONNECTED_HIER_Z37), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_211(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6783(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_144(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_211 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__3680(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__1617(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__2802(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_212(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__1705(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__5122(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8246(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_51(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_82 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_144 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_212 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7098(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6131(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__1881(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_112(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__5115(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_174(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7482(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_81(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z38, UNCONNECTED_HIER_Z39,
       UNCONNECTED_HIER_Z40, mux_out;
  full_adder_112 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_174 MUX_B(.a (UNCONNECTED_HIER_Z38), .b (Bi), .c
       (UNCONNECTED_HIER_Z39), .d (UNCONNECTED_HIER_Z40), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_213(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__4733(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_143(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_213 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__6161(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__9315(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__9945(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_214(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__2883(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__2346(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1666(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_50(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_81 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_143 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_214 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7410(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6417(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5477(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_111(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__2398(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_173(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5107(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_80(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z41, UNCONNECTED_HIER_Z42,
       UNCONNECTED_HIER_Z43, mux_out;
  full_adder_111 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_173 MUX_B(.a (UNCONNECTED_HIER_Z41), .b (Bi), .c
       (UNCONNECTED_HIER_Z42), .d (UNCONNECTED_HIER_Z43), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_215(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6260(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_142(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_215 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__4319(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8428(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5526(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_216(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6783(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__3680(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1617(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_49(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_80 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_142 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_216 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__2802(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__1705(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5122(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_110(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8246(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_172(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7098(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_79(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z44, UNCONNECTED_HIER_Z45,
       UNCONNECTED_HIER_Z46, mux_out;
  full_adder_110 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_172 MUX_B(.a (UNCONNECTED_HIER_Z44), .b (Bi), .c
       (UNCONNECTED_HIER_Z45), .d (UNCONNECTED_HIER_Z46), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_217(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6131(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_141(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_217 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__1881(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__5115(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7482(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_218(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__4733(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__6161(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__9315(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_48(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_79 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_141 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_218 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__9945(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__2883(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__2346(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_109(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1666(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_171(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7410(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_78(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z47, UNCONNECTED_HIER_Z48,
       UNCONNECTED_HIER_Z49, mux_out;
  full_adder_109 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_171 MUX_B(.a (UNCONNECTED_HIER_Z47), .b (Bi), .c
       (UNCONNECTED_HIER_Z48), .d (UNCONNECTED_HIER_Z49), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_219(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6417(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_140(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_219 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5477(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__2398(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5107(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_220(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6260(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__4319(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8428(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_47(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_78 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_140 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_220 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5526(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6783(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__3680(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_108(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1617(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_170(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__2802(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_77(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z50, UNCONNECTED_HIER_Z51,
       UNCONNECTED_HIER_Z52, mux_out;
  full_adder_108 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_170 MUX_B(.a (UNCONNECTED_HIER_Z50), .b (Bi), .c
       (UNCONNECTED_HIER_Z51), .d (UNCONNECTED_HIER_Z52), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_221(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__1705(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_139(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_221 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5122(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8246(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7098(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_222(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6131(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__1881(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__5115(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_46(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_77 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_139 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_222 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7482(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__4733(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__6161(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_107(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__9315(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_169(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__9945(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_76(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z53, UNCONNECTED_HIER_Z54,
       UNCONNECTED_HIER_Z55, mux_out;
  full_adder_107 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_169 MUX_B(.a (UNCONNECTED_HIER_Z53), .b (Bi), .c
       (UNCONNECTED_HIER_Z54), .d (UNCONNECTED_HIER_Z55), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_223(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__2883(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_138(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_223 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__2346(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__1666(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7410(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_224(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6417(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__5477(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__2398(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_45(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_76 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_138 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_224 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5107(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6260(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__4319(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_106(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8428(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_168(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5526(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_75(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z56, UNCONNECTED_HIER_Z57,
       UNCONNECTED_HIER_Z58, mux_out;
  full_adder_106 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_168 MUX_B(.a (UNCONNECTED_HIER_Z56), .b (Bi), .c
       (UNCONNECTED_HIER_Z57), .d (UNCONNECTED_HIER_Z58), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_225(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6783(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_137(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_225 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__3680(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__1617(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__2802(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_226(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__1705(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__5122(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8246(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_44(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_75 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_137 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_226 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7098(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6131(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__1881(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_105(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__5115(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_167(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7482(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_74(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z59, UNCONNECTED_HIER_Z60,
       UNCONNECTED_HIER_Z61, mux_out;
  full_adder_105 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_167 MUX_B(.a (UNCONNECTED_HIER_Z59), .b (Bi), .c
       (UNCONNECTED_HIER_Z60), .d (UNCONNECTED_HIER_Z61), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_227(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__4733(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_136(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_227 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__6161(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__9315(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__9945(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_228(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__2883(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__2346(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1666(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_43(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_74 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_136 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_228 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7410(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6417(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5477(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_104(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__2398(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_166(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5107(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_73(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z62, UNCONNECTED_HIER_Z63,
       UNCONNECTED_HIER_Z64, mux_out;
  full_adder_104 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_166 MUX_B(.a (UNCONNECTED_HIER_Z62), .b (Bi), .c
       (UNCONNECTED_HIER_Z63), .d (UNCONNECTED_HIER_Z64), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_229(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6260(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_135(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_229 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__4319(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8428(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5526(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_230(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6783(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__3680(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1617(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_42(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_73 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_135 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_230 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__2802(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__1705(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5122(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_103(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8246(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_165(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7098(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_72(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z65, UNCONNECTED_HIER_Z66,
       UNCONNECTED_HIER_Z67, mux_out;
  full_adder_103 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_165 MUX_B(.a (UNCONNECTED_HIER_Z65), .b (Bi), .c
       (UNCONNECTED_HIER_Z66), .d (UNCONNECTED_HIER_Z67), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_231(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6131(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_134(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_231 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__1881(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__5115(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7482(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_232(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__4733(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__6161(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__9315(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_41(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_72 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_134 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_232 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__9945(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__2883(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__2346(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_102(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1666(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_164(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7410(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_71(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z68, UNCONNECTED_HIER_Z69,
       UNCONNECTED_HIER_Z70, mux_out;
  full_adder_102 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_164 MUX_B(.a (UNCONNECTED_HIER_Z68), .b (Bi), .c
       (UNCONNECTED_HIER_Z69), .d (UNCONNECTED_HIER_Z70), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_233(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6417(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_133(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_233 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5477(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__2398(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5107(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_234(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6260(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__4319(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8428(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_40(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_71 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_133 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_234 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5526(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6783(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__3680(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_101(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1617(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_163(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__2802(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_70(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z71, UNCONNECTED_HIER_Z72,
       UNCONNECTED_HIER_Z73, mux_out;
  full_adder_101 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_163 MUX_B(.a (UNCONNECTED_HIER_Z71), .b (Bi), .c
       (UNCONNECTED_HIER_Z72), .d (UNCONNECTED_HIER_Z73), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_235(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__1705(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_132(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_235 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5122(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8246(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7098(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_236(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6131(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__1881(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__5115(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_39(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_70 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_132 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_236 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7482(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__4733(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__6161(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_100(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__9315(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_162(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__9945(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_69(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z74, UNCONNECTED_HIER_Z75,
       UNCONNECTED_HIER_Z76, mux_out;
  full_adder_100 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_162 MUX_B(.a (UNCONNECTED_HIER_Z74), .b (Bi), .c
       (UNCONNECTED_HIER_Z75), .d (UNCONNECTED_HIER_Z76), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_237(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__2883(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_131(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_237 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__2346(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__1666(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7410(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_238(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6417(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__5477(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__2398(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_38(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_69 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_131 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_238 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5107(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6260(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__4319(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_99(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8428(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_161(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5526(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_68(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z77, UNCONNECTED_HIER_Z78,
       UNCONNECTED_HIER_Z79, mux_out;
  full_adder_99 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_161 MUX_B(.a (UNCONNECTED_HIER_Z77), .b (Bi), .c
       (UNCONNECTED_HIER_Z78), .d (UNCONNECTED_HIER_Z79), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_239(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6783(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_130(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_239 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__3680(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__1617(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__2802(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_240(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__1705(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__5122(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8246(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_37(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_68 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_130 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_240 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7098(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6131(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__1881(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_98(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__5115(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_160(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7482(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_67(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z80, UNCONNECTED_HIER_Z81,
       UNCONNECTED_HIER_Z82, mux_out;
  full_adder_98 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_160 MUX_B(.a (UNCONNECTED_HIER_Z80), .b (Bi), .c
       (UNCONNECTED_HIER_Z81), .d (UNCONNECTED_HIER_Z82), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_241(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__4733(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_129(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_241 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__6161(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__9315(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__9945(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_242(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__2883(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__2346(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1666(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_36(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_67 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_129 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_242 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7410(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6417(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5477(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_97(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__2398(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_159(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__5107(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_66(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z83, UNCONNECTED_HIER_Z84,
       UNCONNECTED_HIER_Z85, mux_out;
  full_adder_97 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_159 MUX_B(.a (UNCONNECTED_HIER_Z83), .b (Bi), .c
       (UNCONNECTED_HIER_Z84), .d (UNCONNECTED_HIER_Z85), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_243(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6260(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_128(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_243 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__4319(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8428(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5526(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_244(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6783(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__3680(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__1617(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_35(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_66 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_128 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_244 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__2802(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__1705(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__5122(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_96(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__8246(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_158(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7098(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_65(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z86, UNCONNECTED_HIER_Z87,
       UNCONNECTED_HIER_Z88, mux_out;
  full_adder_96 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_158 MUX_B(.a (UNCONNECTED_HIER_Z86), .b (Bi), .c
       (UNCONNECTED_HIER_Z87), .d (UNCONNECTED_HIER_Z88), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_245(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6131(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_127(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_245 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__1881(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__5115(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7482(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_246(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__4733(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__6161(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__9315(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_34(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_65 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_127 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_246 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__9945(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__2883(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__2346(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_95(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1666(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_157(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__7410(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_64(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z89, UNCONNECTED_HIER_Z90,
       UNCONNECTED_HIER_Z91, mux_out;
  full_adder_95 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_157 MUX_B(.a (UNCONNECTED_HIER_Z89), .b (Bi), .c
       (UNCONNECTED_HIER_Z90), .d (UNCONNECTED_HIER_Z91), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_247(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__6417(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_126(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_247 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5477(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__2398(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__5107(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95_248(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6260(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__4319(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__8428(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_33(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_64 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_126 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95_248 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d
       (shift_left), .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__5526(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__6783(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__3680(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module full_adder_94(Ai, Bi, Cini, Di, Couti);
  input Ai, Bi, Cini;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire Di, Couti;
  ADDFX1 g79__1617(.A (Ai), .B (Bi), .CI (Cini), .CO (Couti), .S (Di));
endmodule

module mux4to1_156(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX2XL g39__2802(.A (sel[1]), .B (sel[0]), .S0 (b), .Y (out));
endmodule

module arithmetic_unit_63(Ai, Bi, Cini, sel, Di, Couti);
  input Ai, Bi, Cini;
  input [1:0] sel;
  output Di, Couti;
  wire Ai, Bi, Cini;
  wire [1:0] sel;
  wire Di, Couti;
  wire UNCONNECTED_HIER_Z92, UNCONNECTED_HIER_Z93,
       UNCONNECTED_HIER_Z94, mux_out;
  full_adder_94 FA(.Ai (Ai), .Bi (mux_out), .Cini (Cini), .Di (Di),
       .Couti (Couti));
  mux4to1_156 MUX_B(.a (UNCONNECTED_HIER_Z92), .b (Bi), .c
       (UNCONNECTED_HIER_Z93), .d (UNCONNECTED_HIER_Z94), .sel (sel),
       .out (mux_out));
endmodule

module mux4to1_95_249(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  MX4XL g101__1705(.A (a), .B (c), .C (b), .D (d), .S0 (sel[1]), .S1
       (sel[0]), .Y (out));
endmodule

module logic_unit_125(Ai, Bi, sel, Ei);
  input Ai, Bi;
  input [1:0] sel;
  output Ei;
  wire Ai, Bi;
  wire [1:0] sel;
  wire Ei;
  wire [3:0] mux_inputs;
  wire n_0;
  mux4to1_95_249 MUX_LOGIC(.a (mux_inputs[0]), .b (mux_inputs[1]), .c
       (mux_inputs[2]), .d (n_0), .sel (sel), .out (Ei));
  INVXL g12(.A (Ai), .Y (n_0));
  NOR2BX1 g26__5122(.AN (mux_inputs[1]), .B (mux_inputs[0]), .Y
       (mux_inputs[2]));
  OR2XL g27__8246(.A (Bi), .B (Ai), .Y (mux_inputs[1]));
  AND2XL g28__7098(.A (Bi), .B (Ai), .Y (mux_inputs[0]));
endmodule

module mux4to1_95(a, b, c, d, sel, out);
  input a, b, c, d;
  input [1:0] sel;
  output out;
  wire a, b, c, d;
  wire [1:0] sel;
  wire out;
  wire n_1, n_2, n_3;
  CLKMX2X12 g101__6131(.A (n_1), .B (n_2), .S0 (sel[0]), .Y (n_3));
  MX2XL g102__1881(.A (b), .B (d), .S0 (sel[1]), .Y (n_2));
  MX2XL g103__5115(.A (a), .B (c), .S0 (sel[1]), .Y (n_1));
  CLKBUFX20 drc_bufs(.A (n_3), .Y (out));
endmodule

module alu_1bit_32(Ai, Bi, A_prev, A_next, Cini, sel, Fi, Couti);
  input Ai, Bi, A_prev, A_next, Cini;
  input [3:0] sel;
  output Fi, Couti;
  wire Ai, Bi, A_prev, A_next, Cini;
  wire [3:0] sel;
  wire Fi, Couti;
  wire Di, Ei, n_0, shift_left, shift_right;
  arithmetic_unit_63 U_ARITH(.Ai (Ai), .Bi (Bi), .Cini (Cini), .sel
       (sel[1:0]), .Di (Di), .Couti (Couti));
  logic_unit_125 U_LOGIC(.Ai (Ai), .Bi (Bi), .sel (sel[1:0]), .Ei (Ei));
  mux4to1_95 U_MUX(.a (Di), .b (Ei), .c (shift_right), .d (shift_left),
       .sel (sel[3:2]), .out (Fi));
  NOR2X1 g52__7482(.A (sel[2]), .B (n_0), .Y (shift_right));
  AND3XL g53__4733(.A (A_next), .B (sel[2]), .C (sel[3]), .Y
       (shift_left));
  NAND2X1 g54__6161(.A (A_prev), .B (sel[3]), .Y (n_0));
endmodule

module alu_32bit_modular(A, B, Cin, DinL, DinR, sel, F, Cout);
  input [31:0] A, B;
  input Cin, DinL, DinR;
  input [3:0] sel;
  output [31:0] F;
  output Cout;
  wire [31:0] A, B;
  wire Cin, DinL, DinR;
  wire [3:0] sel;
  wire [31:0] F;
  wire Cout;
  wire [31:0] c_chain;
  wire n_458, n_526, n_552, n_561, n_571, n_581, n_591, n_601;
  wire n_611, n_621, n_631, n_641, n_651, n_661, n_671, n_681;
  wire n_691, n_701, n_711, n_721, n_731, n_741, n_751, n_761;
  wire n_771, n_781, n_791, n_801, n_811, n_821, n_831, n_841;
  wire n_851, n_855, n_1125, n_1127;
  alu_1bit GEN_ALU_SLICES_0__u_alu_1bit(.Ai (A[0]), .Bi (B[0]), .A_prev
       (n_831), .A_next (DinL), .Cini (Cin), .sel ({n_458, n_1125,
       n_526, n_552}), .Fi (F[0]), .Couti (c_chain[0]));
  alu_1bit_62 GEN_ALU_SLICES_1__u_alu_1bit(.Ai (n_831), .Bi (B[1]),
       .A_prev (n_841), .A_next (A[0]), .Cini (c_chain[0]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[1]), .Couti
       (c_chain[1]));
  alu_1bit_61 GEN_ALU_SLICES_2__u_alu_1bit(.Ai (n_841), .Bi (B[2]),
       .A_prev (n_821), .A_next (n_831), .Cini (c_chain[1]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[2]), .Couti
       (c_chain[2]));
  alu_1bit_60 GEN_ALU_SLICES_3__u_alu_1bit(.Ai (n_821), .Bi (B[3]),
       .A_prev (n_851), .A_next (n_841), .Cini (c_chain[2]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[3]), .Couti
       (c_chain[3]));
  alu_1bit_59 GEN_ALU_SLICES_4__u_alu_1bit(.Ai (n_851), .Bi (B[4]),
       .A_prev (n_561), .A_next (n_821), .Cini (c_chain[3]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[4]), .Couti
       (c_chain[4]));
  alu_1bit_58 GEN_ALU_SLICES_5__u_alu_1bit(.Ai (n_561), .Bi (B[5]),
       .A_prev (n_571), .A_next (n_851), .Cini (c_chain[4]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[5]), .Couti
       (c_chain[5]));
  alu_1bit_57 GEN_ALU_SLICES_6__u_alu_1bit(.Ai (n_571), .Bi (B[6]),
       .A_prev (n_581), .A_next (n_561), .Cini (c_chain[5]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[6]), .Couti
       (c_chain[6]));
  alu_1bit_56 GEN_ALU_SLICES_7__u_alu_1bit(.Ai (n_581), .Bi (B[7]),
       .A_prev (n_591), .A_next (n_571), .Cini (c_chain[6]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[7]), .Couti
       (c_chain[7]));
  alu_1bit_55 GEN_ALU_SLICES_8__u_alu_1bit(.Ai (n_591), .Bi (B[8]),
       .A_prev (n_601), .A_next (n_581), .Cini (c_chain[7]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[8]), .Couti
       (c_chain[8]));
  alu_1bit_54 GEN_ALU_SLICES_9__u_alu_1bit(.Ai (n_601), .Bi (B[9]),
       .A_prev (n_611), .A_next (n_591), .Cini (c_chain[8]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[9]), .Couti
       (c_chain[9]));
  alu_1bit_53 GEN_ALU_SLICES_10__u_alu_1bit(.Ai (n_611), .Bi (B[10]),
       .A_prev (n_621), .A_next (n_601), .Cini (c_chain[9]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[10]), .Couti
       (c_chain[10]));
  alu_1bit_52 GEN_ALU_SLICES_11__u_alu_1bit(.Ai (n_621), .Bi (B[11]),
       .A_prev (n_631), .A_next (n_611), .Cini (c_chain[10]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[11]), .Couti
       (c_chain[11]));
  alu_1bit_51 GEN_ALU_SLICES_12__u_alu_1bit(.Ai (n_631), .Bi (B[12]),
       .A_prev (n_641), .A_next (n_621), .Cini (c_chain[11]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[12]), .Couti
       (c_chain[12]));
  alu_1bit_50 GEN_ALU_SLICES_13__u_alu_1bit(.Ai (n_641), .Bi (B[13]),
       .A_prev (n_651), .A_next (n_631), .Cini (c_chain[12]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[13]), .Couti
       (c_chain[13]));
  alu_1bit_49 GEN_ALU_SLICES_14__u_alu_1bit(.Ai (n_651), .Bi (B[14]),
       .A_prev (n_661), .A_next (n_641), .Cini (c_chain[13]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[14]), .Couti
       (c_chain[14]));
  alu_1bit_48 GEN_ALU_SLICES_15__u_alu_1bit(.Ai (n_661), .Bi (B[15]),
       .A_prev (n_671), .A_next (n_651), .Cini (c_chain[14]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[15]), .Couti
       (c_chain[15]));
  alu_1bit_47 GEN_ALU_SLICES_16__u_alu_1bit(.Ai (n_671), .Bi (B[16]),
       .A_prev (n_681), .A_next (n_661), .Cini (c_chain[15]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[16]), .Couti
       (c_chain[16]));
  alu_1bit_46 GEN_ALU_SLICES_17__u_alu_1bit(.Ai (n_681), .Bi (B[17]),
       .A_prev (n_691), .A_next (n_671), .Cini (c_chain[16]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[17]), .Couti
       (c_chain[17]));
  alu_1bit_45 GEN_ALU_SLICES_18__u_alu_1bit(.Ai (n_691), .Bi (B[18]),
       .A_prev (n_701), .A_next (n_681), .Cini (c_chain[17]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[18]), .Couti
       (c_chain[18]));
  alu_1bit_44 GEN_ALU_SLICES_19__u_alu_1bit(.Ai (n_701), .Bi (B[19]),
       .A_prev (n_711), .A_next (n_691), .Cini (c_chain[18]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[19]), .Couti
       (c_chain[19]));
  alu_1bit_43 GEN_ALU_SLICES_20__u_alu_1bit(.Ai (n_711), .Bi (B[20]),
       .A_prev (n_721), .A_next (n_701), .Cini (c_chain[19]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[20]), .Couti
       (c_chain[20]));
  alu_1bit_42 GEN_ALU_SLICES_21__u_alu_1bit(.Ai (n_721), .Bi (B[21]),
       .A_prev (n_731), .A_next (n_711), .Cini (c_chain[20]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[21]), .Couti
       (c_chain[21]));
  alu_1bit_41 GEN_ALU_SLICES_22__u_alu_1bit(.Ai (n_731), .Bi (B[22]),
       .A_prev (n_741), .A_next (n_721), .Cini (c_chain[21]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[22]), .Couti
       (c_chain[22]));
  alu_1bit_40 GEN_ALU_SLICES_23__u_alu_1bit(.Ai (n_741), .Bi (B[23]),
       .A_prev (n_751), .A_next (n_731), .Cini (c_chain[22]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[23]), .Couti
       (c_chain[23]));
  alu_1bit_39 GEN_ALU_SLICES_24__u_alu_1bit(.Ai (n_751), .Bi (B[24]),
       .A_prev (n_761), .A_next (n_741), .Cini (c_chain[23]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[24]), .Couti
       (c_chain[24]));
  alu_1bit_38 GEN_ALU_SLICES_25__u_alu_1bit(.Ai (n_761), .Bi (B[25]),
       .A_prev (n_771), .A_next (n_751), .Cini (c_chain[24]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[25]), .Couti
       (c_chain[25]));
  alu_1bit_37 GEN_ALU_SLICES_26__u_alu_1bit(.Ai (n_771), .Bi (B[26]),
       .A_prev (n_781), .A_next (n_761), .Cini (c_chain[25]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[26]), .Couti
       (c_chain[26]));
  alu_1bit_36 GEN_ALU_SLICES_27__u_alu_1bit(.Ai (n_781), .Bi (B[27]),
       .A_prev (n_791), .A_next (n_771), .Cini (c_chain[26]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[27]), .Couti
       (c_chain[27]));
  alu_1bit_35 GEN_ALU_SLICES_28__u_alu_1bit(.Ai (n_791), .Bi (B[28]),
       .A_prev (n_801), .A_next (n_781), .Cini (c_chain[27]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[28]), .Couti
       (c_chain[28]));
  alu_1bit_34 GEN_ALU_SLICES_29__u_alu_1bit(.Ai (n_801), .Bi (B[29]),
       .A_prev (n_811), .A_next (n_791), .Cini (c_chain[28]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[29]), .Couti
       (c_chain[29]));
  alu_1bit_33 GEN_ALU_SLICES_30__u_alu_1bit(.Ai (n_811), .Bi (B[30]),
       .A_prev (A[31]), .A_next (n_801), .Cini (c_chain[29]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[30]), .Couti
       (c_chain[30]));
  alu_1bit_32 GEN_ALU_SLICES_31__u_alu_1bit(.Ai (A[31]), .Bi (B[31]),
       .A_prev (DinR), .A_next (n_811), .Cini (c_chain[30]), .sel
       ({n_458, n_1125, n_526, n_552}), .Fi (F[31]), .Couti
       (c_chain[31]));
  CLKBUFX20 drc_bufs(.A (n_855), .Y (Cout));
  BUFX6 drc_buf_sp342(.A (sel[3]), .Y (n_458));
  BUFX3 drc_buf_sp392(.A (sel[1]), .Y (n_526));
  BUFX2 drc_buf_sp417(.A (sel[0]), .Y (n_552));
  BUFX2 drc_buf_sp425(.A (A[5]), .Y (n_561));
  BUFX2 drc_buf_sp434(.A (A[6]), .Y (n_571));
  BUFX2 drc_buf_sp443(.A (A[7]), .Y (n_581));
  BUFX2 drc_buf_sp452(.A (A[8]), .Y (n_591));
  BUFX2 drc_buf_sp461(.A (A[9]), .Y (n_601));
  BUFX2 drc_buf_sp470(.A (A[10]), .Y (n_611));
  BUFX2 drc_buf_sp479(.A (A[11]), .Y (n_621));
  BUFX2 drc_buf_sp488(.A (A[12]), .Y (n_631));
  BUFX2 drc_buf_sp497(.A (A[13]), .Y (n_641));
  BUFX2 drc_buf_sp506(.A (A[14]), .Y (n_651));
  BUFX2 drc_buf_sp515(.A (A[15]), .Y (n_661));
  BUFX2 drc_buf_sp524(.A (A[16]), .Y (n_671));
  BUFX2 drc_buf_sp533(.A (A[17]), .Y (n_681));
  BUFX2 drc_buf_sp542(.A (A[18]), .Y (n_691));
  BUFX2 drc_buf_sp551(.A (A[19]), .Y (n_701));
  BUFX2 drc_buf_sp560(.A (A[20]), .Y (n_711));
  BUFX2 drc_buf_sp569(.A (A[21]), .Y (n_721));
  BUFX2 drc_buf_sp578(.A (A[22]), .Y (n_731));
  BUFX2 drc_buf_sp587(.A (A[23]), .Y (n_741));
  BUFX2 drc_buf_sp596(.A (A[24]), .Y (n_751));
  BUFX2 drc_buf_sp605(.A (A[25]), .Y (n_761));
  BUFX2 drc_buf_sp614(.A (A[26]), .Y (n_771));
  BUFX2 drc_buf_sp623(.A (A[27]), .Y (n_781));
  BUFX2 drc_buf_sp632(.A (A[28]), .Y (n_791));
  BUFX2 drc_buf_sp641(.A (A[29]), .Y (n_801));
  BUFX2 drc_buf_sp650(.A (A[30]), .Y (n_811));
  BUFX2 drc_buf_sp659(.A (A[3]), .Y (n_821));
  BUFX2 drc_buf_sp668(.A (A[1]), .Y (n_831));
  BUFX2 drc_buf_sp677(.A (A[2]), .Y (n_841));
  BUFX2 drc_buf_sp686(.A (A[4]), .Y (n_851));
  NOR3BX2 g2(.AN (c_chain[31]), .B (n_1125), .C (n_458), .Y (n_855));
  CLKINVX4 drc_bufs891(.A (n_1127), .Y (n_1125));
  INVX1 drc_bufs893(.A (sel[2]), .Y (n_1127));
endmodule

