Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec  3 18:18:24 2023
| Host         : DESKTOP-21L0LE9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrap_control_sets_placed.rpt
| Design       : wrap
| Device       : xcau25p
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           21 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              29 |            7 |
| Yes          | Yes                   | No                     |             105 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | icontrol/done4_out                | rst_IBUF_inst/O  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | icontrol/counter5[3]_i_1_n_0      | rst_IBUF_inst/O  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | icontrol/E[0]                     | rst_IBUF_inst/O  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | imode1/mode_reg[1]_rep_3[0]       | rst_IBUF_inst/O  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                   | rst_IBUF_inst/O  |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | iAddress_Gen/counterx2[6]_i_1_n_0 | rst_IBUF_inst/O  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | iAddress_Gen/counter[7]_i_1_n_0   | rst_IBUF_inst/O  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | iAddress_Gen/counterx1[9]_i_1_n_0 | rst_IBUF_inst/O  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | imode1/sel                        | rst_IBUF_inst/O  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | imode1/counter3                   | rst_IBUF_inst/O  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | imode1/mode_reg[0]_2[0]           | rst_IBUF_inst/O  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                   |                  |               21 |             76 |         3.62 |
+----------------+-----------------------------------+------------------+------------------+----------------+--------------+


