// Seed: 2446297628
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    output wand id_6,
    input wand id_7,
    output wand id_8,
    input tri0 id_9
    , id_12,
    input wor id_10
);
  assign id_12 = 1;
  wire id_13;
  wire id_14;
  wire id_15 = id_14;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4
);
  wire id_6;
  module_0(
      id_4, id_0, id_2, id_1, id_0, id_3, id_4, id_3, id_4, id_1, id_3
  );
endmodule
