INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sim_1/new/bcd_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_adder_tb
