// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module apply_3_3_s (
        ap_clk,
        ap_rst,
        p_src_val_0_read,
        p_src_val_1_read,
        p_src_val_2_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [7:0] p_src_val_0_read;
input  [7:0] p_src_val_1_read;
input  [7:0] p_src_val_2_read;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
input   ap_ce;

reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;

reg   [7:0] p_src_val_2_read_1_reg_829;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] p_src_val_1_read_1_reg_835;
reg   [7:0] p_src_val_0_read_1_reg_841;
wire   [7:0] G_fu_138_p3;
reg   [7:0] G_reg_850;
wire   [7:0] G_min_1_fu_166_p3;
reg   [7:0] G_min_1_reg_856;
wire   [7:0] p_dst_val_2_write_as_fu_178_p3;
reg   [7:0] p_dst_val_2_write_as_reg_862;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter2_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter3_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter4_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter5_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter6_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter7_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter8_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter9_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter10_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter11_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter12_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter13_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter14_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter15_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter16_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter17_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter18_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter19_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter20_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter21_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter22_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter23_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter24_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter25_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter26_reg;
reg   [7:0] p_dst_val_2_write_as_reg_862_pp0_iter27_reg;
wire   [7:0] diff_fu_194_p2;
reg   [7:0] diff_reg_869;
reg   [7:0] diff_reg_869_pp0_iter2_reg;
reg   [7:0] diff_reg_869_pp0_iter3_reg;
reg   [7:0] diff_reg_869_pp0_iter4_reg;
reg   [7:0] diff_reg_869_pp0_iter5_reg;
reg   [7:0] diff_reg_869_pp0_iter6_reg;
reg   [7:0] diff_reg_869_pp0_iter7_reg;
reg   [7:0] diff_reg_869_pp0_iter8_reg;
reg   [7:0] diff_reg_869_pp0_iter9_reg;
reg   [7:0] diff_reg_869_pp0_iter10_reg;
reg   [7:0] diff_reg_869_pp0_iter11_reg;
reg   [7:0] diff_reg_869_pp0_iter12_reg;
reg   [7:0] diff_reg_869_pp0_iter13_reg;
reg   [7:0] diff_reg_869_pp0_iter14_reg;
reg   [7:0] diff_reg_869_pp0_iter15_reg;
reg   [7:0] diff_reg_869_pp0_iter16_reg;
reg   [7:0] diff_reg_869_pp0_iter17_reg;
reg   [7:0] diff_reg_869_pp0_iter18_reg;
reg   [7:0] diff_reg_869_pp0_iter19_reg;
reg   [7:0] diff_reg_869_pp0_iter20_reg;
reg   [7:0] diff_reg_869_pp0_iter21_reg;
reg   [7:0] diff_reg_869_pp0_iter22_reg;
reg   [7:0] diff_reg_869_pp0_iter23_reg;
reg   [7:0] diff_reg_869_pp0_iter24_reg;
reg   [7:0] diff_reg_869_pp0_iter25_reg;
wire   [0:0] tmp_4_fu_200_p2;
reg   [0:0] tmp_4_reg_874;
reg   [0:0] tmp_4_reg_874_pp0_iter2_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter3_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter4_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter5_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter6_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter7_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter8_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter9_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter10_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter11_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter12_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter13_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter14_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter15_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter16_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter17_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter18_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter19_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter20_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter21_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter22_reg;
reg   [0:0] tmp_4_reg_874_pp0_iter23_reg;
wire   [0:0] tmp_6_fu_216_p2;
reg   [0:0] tmp_6_reg_883;
reg   [0:0] tmp_6_reg_883_pp0_iter2_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter3_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter4_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter5_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter6_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter7_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter8_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter9_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter10_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter11_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter12_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter13_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter14_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter15_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter16_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter17_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter18_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter19_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter20_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter21_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter22_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter23_reg;
reg   [0:0] tmp_6_reg_883_pp0_iter24_reg;
wire   [0:0] tmp_10_fu_233_p2;
reg   [0:0] tmp_10_reg_889;
reg   [0:0] tmp_10_reg_889_pp0_iter2_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter3_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter4_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter5_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter6_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter7_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter8_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter9_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter10_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter11_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter12_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter13_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter14_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter15_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter16_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter17_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter18_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter19_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter20_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter21_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter22_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter23_reg;
reg   [0:0] tmp_10_reg_889_pp0_iter24_reg;
wire   [8:0] sub_V_fu_273_p3;
reg   [8:0] sub_V_reg_894;
reg   [8:0] sub_V_reg_894_pp0_iter2_reg;
reg   [8:0] sub_V_reg_894_pp0_iter3_reg;
reg   [8:0] sub_V_reg_894_pp0_iter4_reg;
reg   [8:0] sub_V_reg_894_pp0_iter5_reg;
reg   [8:0] sub_V_reg_894_pp0_iter6_reg;
reg   [8:0] sub_V_reg_894_pp0_iter7_reg;
reg   [8:0] sub_V_reg_894_pp0_iter8_reg;
reg   [8:0] sub_V_reg_894_pp0_iter9_reg;
reg   [8:0] sub_V_reg_894_pp0_iter10_reg;
reg   [8:0] sub_V_reg_894_pp0_iter11_reg;
reg   [8:0] sub_V_reg_894_pp0_iter12_reg;
reg   [8:0] sub_V_reg_894_pp0_iter13_reg;
reg   [8:0] sub_V_reg_894_pp0_iter14_reg;
reg   [8:0] sub_V_reg_894_pp0_iter15_reg;
reg   [8:0] sub_V_reg_894_pp0_iter16_reg;
reg   [8:0] sub_V_reg_894_pp0_iter17_reg;
reg   [8:0] sub_V_reg_894_pp0_iter18_reg;
reg   [8:0] sub_V_reg_894_pp0_iter19_reg;
reg   [8:0] sub_V_reg_894_pp0_iter20_reg;
reg   [8:0] sub_V_reg_894_pp0_iter21_reg;
reg   [8:0] sub_V_reg_894_pp0_iter22_reg;
reg   [8:0] sub_V_reg_894_pp0_iter23_reg;
wire   [0:0] tmp_2_71_fu_281_p2;
reg   [0:0] tmp_2_71_reg_900;
reg   [0:0] tmp_2_71_reg_900_pp0_iter3_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter4_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter5_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter6_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter7_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter8_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter9_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter10_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter11_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter12_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter13_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter14_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter15_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter16_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter17_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter18_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter19_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter20_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter21_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter22_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter23_reg;
reg   [0:0] tmp_2_71_reg_900_pp0_iter24_reg;
wire   [19:0] grp_fu_210_p2;
wire   [15:0] r_V_fu_317_p2;
reg  signed [15:0] r_V_reg_914;
wire   [19:0] grp_fu_289_p2;
reg   [0:0] tmp_16_reg_924;
reg   [34:0] p_lshr_reg_929;
reg   [34:0] p_lshr_f_reg_934;
wire   [27:0] r_V_4_fu_823_p2;
reg   [27:0] r_V_4_reg_939;
wire   [35:0] tmp_fu_411_p3;
reg   [35:0] tmp_reg_945;
reg   [0:0] signbit_reg_950;
wire   [7:0] p_Val2_5_fu_487_p2;
reg   [7:0] p_Val2_5_reg_957;
wire   [0:0] carry_fu_507_p2;
reg   [0:0] carry_reg_963;
wire   [0:0] Range1_all_ones_fu_523_p2;
reg   [0:0] Range1_all_ones_reg_969;
wire   [0:0] Range1_all_zeros_fu_529_p2;
reg   [0:0] Range1_all_zeros_reg_975;
wire   [0:0] signbit_1_fu_555_p3;
reg   [0:0] signbit_1_reg_980;
wire   [7:0] p_Val2_9_fu_593_p2;
reg   [7:0] p_Val2_9_reg_986;
wire   [0:0] p_38_i_i_i1_fu_649_p2;
reg   [0:0] p_38_i_i_i1_reg_992;
wire   [0:0] p_39_demorgan_i_i_i1_fu_655_p2;
reg   [0:0] p_39_demorgan_i_i_i1_reg_998;
wire   [19:0] ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96;
reg   [19:0] ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96;
wire   [19:0] ap_phi_reg_pp0_iter0_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter1_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter2_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter3_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter4_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter5_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter6_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter7_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter8_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter9_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter10_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter11_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter12_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter13_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter14_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter15_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter16_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter17_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter18_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter19_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter20_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter21_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter22_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter23_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter24_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter25_p_093_0_i_reg_107;
reg   [19:0] ap_phi_reg_pp0_iter26_p_093_0_i_reg_107;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_s_fu_118_p2;
wire   [7:0] R_B_fu_124_p3;
wire   [0:0] tmp_1_fu_132_p2;
wire   [0:0] tmp_1_70_fu_146_p2;
wire   [7:0] R_fu_152_p3;
wire   [0:0] tmp_227_1_fu_160_p2;
wire   [0:0] tmp_2_fu_174_p2;
wire   [0:0] tmp_227_2_fu_184_p2;
wire   [7:0] min_fu_188_p3;
wire   [7:0] grp_fu_210_p1;
wire   [8:0] tmp_7_fu_221_p1;
wire   [8:0] tmp_8_fu_224_p1;
wire   [8:0] tmp_11_fu_238_p1;
wire   [8:0] tmp_9_fu_227_p2;
wire   [8:0] tmp_13_fu_247_p2;
wire   [0:0] sel_tmp1_fu_261_p2;
wire   [0:0] sel_tmp2_fu_267_p2;
wire   [8:0] tmp_12_fu_241_p2;
wire   [8:0] sel_tmp_fu_253_p3;
wire   [7:0] grp_fu_289_p1;
wire   [14:0] p_shl_fu_295_p3;
wire   [10:0] p_shl6_fu_306_p3;
wire  signed [15:0] p_shl_cast_fu_302_p1;
wire  signed [15:0] p_shl6_cast_fu_313_p1;
wire   [0:0] tmp_14_fu_323_p2;
wire   [7:0] tmp_15_cast_fu_327_p3;
wire   [7:0] tmp_15_fu_334_p3;
wire   [26:0] p_Val2_s_fu_342_p3;
wire  signed [35:0] grp_fu_812_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_neg_fu_368_p2;
wire   [35:0] tmp_17_fu_399_p1;
wire   [35:0] p_neg_t_fu_402_p2;
wire   [35:0] tmp_18_fu_408_p1;
wire  signed [36:0] p_Val2_2_fu_418_p1;
wire   [36:0] r_V_2_fu_421_p2;
wire   [0:0] tmp_20_fu_427_p3;
wire   [36:0] tmp_20_cast_cast_fu_435_p3;
wire   [36:0] p_Val2_3_fu_443_p2;
wire   [0:0] tmp_22_fu_467_p3;
wire   [7:0] p_Val2_4_fu_457_p4;
wire   [7:0] tmp_4_i_i_fu_475_p1;
wire   [0:0] tmp_24_fu_493_p3;
wire   [0:0] tmp_23_fu_479_p3;
wire   [0:0] tmp_5_i_i_fu_501_p2;
wire   [9:0] p_Result_6_i_i_fu_513_p4;
wire   [35:0] p_shl7_fu_538_p3;
wire   [36:0] p_shl7_cast_fu_545_p1;
wire   [36:0] OP2_V_1_cast1_fu_535_p1;
wire   [36:0] r_V_5_fu_549_p2;
wire   [0:0] tmp_26_fu_573_p3;
wire   [7:0] p_Val2_8_fu_563_p4;
wire   [7:0] tmp_1_i_i_fu_581_p1;
wire   [0:0] tmp_28_fu_599_p3;
wire   [0:0] tmp_27_fu_585_p3;
wire   [0:0] tmp_2_i_i_fu_607_p2;
wire   [9:0] tmp_19_fu_619_p4;
wire   [0:0] carry_1_fu_613_p2;
wire   [0:0] Range1_all_ones_1_fu_629_p2;
wire   [0:0] Range1_all_zeros_1_fu_635_p2;
wire   [0:0] deleted_zeros_1_fu_641_p3;
wire   [0:0] p_38_i_i_i_fu_666_p2;
wire   [0:0] tmp_6_i_i_fu_670_p2;
wire   [0:0] deleted_zeros_fu_661_p3;
wire   [0:0] signbit_not_fu_686_p2;
wire   [0:0] p_39_demorgan_i_i_i_fu_681_p2;
wire   [0:0] neg_src_not_i_i_fu_691_p2;
wire   [0:0] p_39_demorgan_i_not_i_fu_703_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_697_p2;
wire   [0:0] neg_src_3_fu_676_p2;
wire   [0:0] brmerge_i_i_fu_709_p2;
wire   [7:0] p_mux_i_i_fu_715_p3;
wire   [7:0] p_i_i_fu_722_p3;
wire   [0:0] tmp_3_i_i_fu_737_p2;
wire   [0:0] signbit_1_not_fu_747_p2;
wire   [0:0] neg_src_not_i_i1_fu_752_p2;
wire   [0:0] p_39_demorgan_i_not_i_1_fu_762_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_757_p2;
wire   [0:0] neg_src_fu_742_p2;
wire   [0:0] brmerge_i_i1_fu_767_p2;
wire   [7:0] p_mux_i_i1_fu_773_p3;
wire   [7:0] p_i_i1_fu_780_p3;
wire   [7:0] p_Val2_13_fu_729_p3;
wire   [7:0] p_Val2_14_fu_787_p3;
wire   [19:0] grp_fu_812_p0;
wire   [26:0] grp_fu_812_p2;
wire   [19:0] r_V_4_fu_823_p0;
wire   [7:0] r_V_4_fu_823_p1;
reg    grp_fu_210_ce;
reg    grp_fu_289_ce;
reg    ap_ce_reg;
reg   [7:0] p_src_val_0_read_int_reg;
reg   [7:0] p_src_val_1_read_int_reg;
reg   [7:0] p_src_val_2_read_int_reg;
reg   [7:0] ap_return_0_int_reg;
reg   [7:0] ap_return_1_int_reg;
reg   [7:0] ap_return_2_int_reg;
wire   [19:0] grp_fu_210_p10;
wire   [19:0] grp_fu_289_p10;
wire   [35:0] grp_fu_812_p00;
wire   [35:0] grp_fu_812_p20;
wire   [27:0] r_V_4_fu_823_p00;
wire   [27:0] r_V_4_fu_823_p10;

threshold2_udiv_2pcA #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
threshold2_udiv_2pcA_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_210_p1),
    .ce(grp_fu_210_ce),
    .dout(grp_fu_210_p2)
);

threshold2_udiv_2pcA #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
threshold2_udiv_2pcA_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_289_p1),
    .ce(grp_fu_289_ce),
    .dout(grp_fu_289_p2)
);

threshold2_mac_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 36 ))
threshold2_mac_muqcK_U103(
    .din0(grp_fu_812_p0),
    .din1(r_V_reg_914),
    .din2(grp_fu_812_p2),
    .dout(grp_fu_812_p3)
);

threshold2_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
threshold2_mul_murcU_U104(
    .din0(r_V_4_fu_823_p0),
    .din1(r_V_4_fu_823_p1),
    .dout(r_V_4_fu_823_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((tmp_4_reg_874_pp0_iter23_reg == 1'd0)) begin
            ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96 <= grp_fu_210_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((tmp_2_71_reg_900_pp0_iter24_reg == 1'd0)) begin
            ap_phi_reg_pp0_iter26_p_093_0_i_reg_107 <= grp_fu_289_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter25_p_093_0_i_reg_107;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((tmp_4_fu_200_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((tmp_2_71_fu_281_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter3_p_093_0_i_reg_107 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter2_p_093_0_i_reg_107;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        G_min_1_reg_856 <= G_min_1_fu_166_p3;
        G_reg_850 <= G_fu_138_p3;
        Range1_all_ones_reg_969 <= Range1_all_ones_fu_523_p2;
        Range1_all_zeros_reg_975 <= Range1_all_zeros_fu_529_p2;
        ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter10_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter9_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter11_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter10_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter12_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter11_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter13_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter12_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter14_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter13_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter15_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter14_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter16_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter15_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter17_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter16_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter18_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter17_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter19_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter18_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter1_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter0_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter20_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter19_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter21_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter20_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter22_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter21_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter23_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter22_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter24_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter23_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter25_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter24_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter2_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter1_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter4_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter3_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter5_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter4_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter6_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter5_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter7_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter6_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter8_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter7_p_093_0_i_reg_107;
        ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96;
        ap_phi_reg_pp0_iter9_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter8_p_093_0_i_reg_107;
        carry_reg_963 <= carry_fu_507_p2;
        diff_reg_869 <= diff_fu_194_p2;
        diff_reg_869_pp0_iter10_reg <= diff_reg_869_pp0_iter9_reg;
        diff_reg_869_pp0_iter11_reg <= diff_reg_869_pp0_iter10_reg;
        diff_reg_869_pp0_iter12_reg <= diff_reg_869_pp0_iter11_reg;
        diff_reg_869_pp0_iter13_reg <= diff_reg_869_pp0_iter12_reg;
        diff_reg_869_pp0_iter14_reg <= diff_reg_869_pp0_iter13_reg;
        diff_reg_869_pp0_iter15_reg <= diff_reg_869_pp0_iter14_reg;
        diff_reg_869_pp0_iter16_reg <= diff_reg_869_pp0_iter15_reg;
        diff_reg_869_pp0_iter17_reg <= diff_reg_869_pp0_iter16_reg;
        diff_reg_869_pp0_iter18_reg <= diff_reg_869_pp0_iter17_reg;
        diff_reg_869_pp0_iter19_reg <= diff_reg_869_pp0_iter18_reg;
        diff_reg_869_pp0_iter20_reg <= diff_reg_869_pp0_iter19_reg;
        diff_reg_869_pp0_iter21_reg <= diff_reg_869_pp0_iter20_reg;
        diff_reg_869_pp0_iter22_reg <= diff_reg_869_pp0_iter21_reg;
        diff_reg_869_pp0_iter23_reg <= diff_reg_869_pp0_iter22_reg;
        diff_reg_869_pp0_iter24_reg <= diff_reg_869_pp0_iter23_reg;
        diff_reg_869_pp0_iter25_reg <= diff_reg_869_pp0_iter24_reg;
        diff_reg_869_pp0_iter2_reg <= diff_reg_869;
        diff_reg_869_pp0_iter3_reg <= diff_reg_869_pp0_iter2_reg;
        diff_reg_869_pp0_iter4_reg <= diff_reg_869_pp0_iter3_reg;
        diff_reg_869_pp0_iter5_reg <= diff_reg_869_pp0_iter4_reg;
        diff_reg_869_pp0_iter6_reg <= diff_reg_869_pp0_iter5_reg;
        diff_reg_869_pp0_iter7_reg <= diff_reg_869_pp0_iter6_reg;
        diff_reg_869_pp0_iter8_reg <= diff_reg_869_pp0_iter7_reg;
        diff_reg_869_pp0_iter9_reg <= diff_reg_869_pp0_iter8_reg;
        p_38_i_i_i1_reg_992 <= p_38_i_i_i1_fu_649_p2;
        p_39_demorgan_i_i_i1_reg_998 <= p_39_demorgan_i_i_i1_fu_655_p2;
        p_Val2_5_reg_957 <= p_Val2_5_fu_487_p2;
        p_Val2_9_reg_986 <= p_Val2_9_fu_593_p2;
        p_dst_val_2_write_as_reg_862 <= p_dst_val_2_write_as_fu_178_p3;
        p_dst_val_2_write_as_reg_862_pp0_iter10_reg <= p_dst_val_2_write_as_reg_862_pp0_iter9_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter11_reg <= p_dst_val_2_write_as_reg_862_pp0_iter10_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter12_reg <= p_dst_val_2_write_as_reg_862_pp0_iter11_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter13_reg <= p_dst_val_2_write_as_reg_862_pp0_iter12_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter14_reg <= p_dst_val_2_write_as_reg_862_pp0_iter13_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter15_reg <= p_dst_val_2_write_as_reg_862_pp0_iter14_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter16_reg <= p_dst_val_2_write_as_reg_862_pp0_iter15_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter17_reg <= p_dst_val_2_write_as_reg_862_pp0_iter16_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter18_reg <= p_dst_val_2_write_as_reg_862_pp0_iter17_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter19_reg <= p_dst_val_2_write_as_reg_862_pp0_iter18_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter20_reg <= p_dst_val_2_write_as_reg_862_pp0_iter19_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter21_reg <= p_dst_val_2_write_as_reg_862_pp0_iter20_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter22_reg <= p_dst_val_2_write_as_reg_862_pp0_iter21_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter23_reg <= p_dst_val_2_write_as_reg_862_pp0_iter22_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter24_reg <= p_dst_val_2_write_as_reg_862_pp0_iter23_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter25_reg <= p_dst_val_2_write_as_reg_862_pp0_iter24_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter26_reg <= p_dst_val_2_write_as_reg_862_pp0_iter25_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter27_reg <= p_dst_val_2_write_as_reg_862_pp0_iter26_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter2_reg <= p_dst_val_2_write_as_reg_862;
        p_dst_val_2_write_as_reg_862_pp0_iter3_reg <= p_dst_val_2_write_as_reg_862_pp0_iter2_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter4_reg <= p_dst_val_2_write_as_reg_862_pp0_iter3_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter5_reg <= p_dst_val_2_write_as_reg_862_pp0_iter4_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter6_reg <= p_dst_val_2_write_as_reg_862_pp0_iter5_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter7_reg <= p_dst_val_2_write_as_reg_862_pp0_iter6_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter8_reg <= p_dst_val_2_write_as_reg_862_pp0_iter7_reg;
        p_dst_val_2_write_as_reg_862_pp0_iter9_reg <= p_dst_val_2_write_as_reg_862_pp0_iter8_reg;
        p_lshr_f_reg_934 <= {{grp_fu_812_p3[35:1]}};
        p_lshr_reg_929 <= {{p_neg_fu_368_p2[35:1]}};
        p_src_val_0_read_1_reg_841 <= p_src_val_0_read_int_reg;
        p_src_val_1_read_1_reg_835 <= p_src_val_1_read_int_reg;
        p_src_val_2_read_1_reg_829 <= p_src_val_2_read_int_reg;
        r_V_4_reg_939 <= r_V_4_fu_823_p2;
        r_V_reg_914[15 : 2] <= r_V_fu_317_p2[15 : 2];
        signbit_1_reg_980 <= r_V_5_fu_549_p2[32'd36];
        signbit_reg_950 <= p_Val2_3_fu_443_p2[32'd36];
        sub_V_reg_894 <= sub_V_fu_273_p3;
        sub_V_reg_894_pp0_iter10_reg <= sub_V_reg_894_pp0_iter9_reg;
        sub_V_reg_894_pp0_iter11_reg <= sub_V_reg_894_pp0_iter10_reg;
        sub_V_reg_894_pp0_iter12_reg <= sub_V_reg_894_pp0_iter11_reg;
        sub_V_reg_894_pp0_iter13_reg <= sub_V_reg_894_pp0_iter12_reg;
        sub_V_reg_894_pp0_iter14_reg <= sub_V_reg_894_pp0_iter13_reg;
        sub_V_reg_894_pp0_iter15_reg <= sub_V_reg_894_pp0_iter14_reg;
        sub_V_reg_894_pp0_iter16_reg <= sub_V_reg_894_pp0_iter15_reg;
        sub_V_reg_894_pp0_iter17_reg <= sub_V_reg_894_pp0_iter16_reg;
        sub_V_reg_894_pp0_iter18_reg <= sub_V_reg_894_pp0_iter17_reg;
        sub_V_reg_894_pp0_iter19_reg <= sub_V_reg_894_pp0_iter18_reg;
        sub_V_reg_894_pp0_iter20_reg <= sub_V_reg_894_pp0_iter19_reg;
        sub_V_reg_894_pp0_iter21_reg <= sub_V_reg_894_pp0_iter20_reg;
        sub_V_reg_894_pp0_iter22_reg <= sub_V_reg_894_pp0_iter21_reg;
        sub_V_reg_894_pp0_iter23_reg <= sub_V_reg_894_pp0_iter22_reg;
        sub_V_reg_894_pp0_iter2_reg <= sub_V_reg_894;
        sub_V_reg_894_pp0_iter3_reg <= sub_V_reg_894_pp0_iter2_reg;
        sub_V_reg_894_pp0_iter4_reg <= sub_V_reg_894_pp0_iter3_reg;
        sub_V_reg_894_pp0_iter5_reg <= sub_V_reg_894_pp0_iter4_reg;
        sub_V_reg_894_pp0_iter6_reg <= sub_V_reg_894_pp0_iter5_reg;
        sub_V_reg_894_pp0_iter7_reg <= sub_V_reg_894_pp0_iter6_reg;
        sub_V_reg_894_pp0_iter8_reg <= sub_V_reg_894_pp0_iter7_reg;
        sub_V_reg_894_pp0_iter9_reg <= sub_V_reg_894_pp0_iter8_reg;
        tmp_10_reg_889 <= tmp_10_fu_233_p2;
        tmp_10_reg_889_pp0_iter10_reg <= tmp_10_reg_889_pp0_iter9_reg;
        tmp_10_reg_889_pp0_iter11_reg <= tmp_10_reg_889_pp0_iter10_reg;
        tmp_10_reg_889_pp0_iter12_reg <= tmp_10_reg_889_pp0_iter11_reg;
        tmp_10_reg_889_pp0_iter13_reg <= tmp_10_reg_889_pp0_iter12_reg;
        tmp_10_reg_889_pp0_iter14_reg <= tmp_10_reg_889_pp0_iter13_reg;
        tmp_10_reg_889_pp0_iter15_reg <= tmp_10_reg_889_pp0_iter14_reg;
        tmp_10_reg_889_pp0_iter16_reg <= tmp_10_reg_889_pp0_iter15_reg;
        tmp_10_reg_889_pp0_iter17_reg <= tmp_10_reg_889_pp0_iter16_reg;
        tmp_10_reg_889_pp0_iter18_reg <= tmp_10_reg_889_pp0_iter17_reg;
        tmp_10_reg_889_pp0_iter19_reg <= tmp_10_reg_889_pp0_iter18_reg;
        tmp_10_reg_889_pp0_iter20_reg <= tmp_10_reg_889_pp0_iter19_reg;
        tmp_10_reg_889_pp0_iter21_reg <= tmp_10_reg_889_pp0_iter20_reg;
        tmp_10_reg_889_pp0_iter22_reg <= tmp_10_reg_889_pp0_iter21_reg;
        tmp_10_reg_889_pp0_iter23_reg <= tmp_10_reg_889_pp0_iter22_reg;
        tmp_10_reg_889_pp0_iter24_reg <= tmp_10_reg_889_pp0_iter23_reg;
        tmp_10_reg_889_pp0_iter2_reg <= tmp_10_reg_889;
        tmp_10_reg_889_pp0_iter3_reg <= tmp_10_reg_889_pp0_iter2_reg;
        tmp_10_reg_889_pp0_iter4_reg <= tmp_10_reg_889_pp0_iter3_reg;
        tmp_10_reg_889_pp0_iter5_reg <= tmp_10_reg_889_pp0_iter4_reg;
        tmp_10_reg_889_pp0_iter6_reg <= tmp_10_reg_889_pp0_iter5_reg;
        tmp_10_reg_889_pp0_iter7_reg <= tmp_10_reg_889_pp0_iter6_reg;
        tmp_10_reg_889_pp0_iter8_reg <= tmp_10_reg_889_pp0_iter7_reg;
        tmp_10_reg_889_pp0_iter9_reg <= tmp_10_reg_889_pp0_iter8_reg;
        tmp_16_reg_924 <= grp_fu_812_p3[32'd35];
        tmp_2_71_reg_900 <= tmp_2_71_fu_281_p2;
        tmp_2_71_reg_900_pp0_iter10_reg <= tmp_2_71_reg_900_pp0_iter9_reg;
        tmp_2_71_reg_900_pp0_iter11_reg <= tmp_2_71_reg_900_pp0_iter10_reg;
        tmp_2_71_reg_900_pp0_iter12_reg <= tmp_2_71_reg_900_pp0_iter11_reg;
        tmp_2_71_reg_900_pp0_iter13_reg <= tmp_2_71_reg_900_pp0_iter12_reg;
        tmp_2_71_reg_900_pp0_iter14_reg <= tmp_2_71_reg_900_pp0_iter13_reg;
        tmp_2_71_reg_900_pp0_iter15_reg <= tmp_2_71_reg_900_pp0_iter14_reg;
        tmp_2_71_reg_900_pp0_iter16_reg <= tmp_2_71_reg_900_pp0_iter15_reg;
        tmp_2_71_reg_900_pp0_iter17_reg <= tmp_2_71_reg_900_pp0_iter16_reg;
        tmp_2_71_reg_900_pp0_iter18_reg <= tmp_2_71_reg_900_pp0_iter17_reg;
        tmp_2_71_reg_900_pp0_iter19_reg <= tmp_2_71_reg_900_pp0_iter18_reg;
        tmp_2_71_reg_900_pp0_iter20_reg <= tmp_2_71_reg_900_pp0_iter19_reg;
        tmp_2_71_reg_900_pp0_iter21_reg <= tmp_2_71_reg_900_pp0_iter20_reg;
        tmp_2_71_reg_900_pp0_iter22_reg <= tmp_2_71_reg_900_pp0_iter21_reg;
        tmp_2_71_reg_900_pp0_iter23_reg <= tmp_2_71_reg_900_pp0_iter22_reg;
        tmp_2_71_reg_900_pp0_iter24_reg <= tmp_2_71_reg_900_pp0_iter23_reg;
        tmp_2_71_reg_900_pp0_iter3_reg <= tmp_2_71_reg_900;
        tmp_2_71_reg_900_pp0_iter4_reg <= tmp_2_71_reg_900_pp0_iter3_reg;
        tmp_2_71_reg_900_pp0_iter5_reg <= tmp_2_71_reg_900_pp0_iter4_reg;
        tmp_2_71_reg_900_pp0_iter6_reg <= tmp_2_71_reg_900_pp0_iter5_reg;
        tmp_2_71_reg_900_pp0_iter7_reg <= tmp_2_71_reg_900_pp0_iter6_reg;
        tmp_2_71_reg_900_pp0_iter8_reg <= tmp_2_71_reg_900_pp0_iter7_reg;
        tmp_2_71_reg_900_pp0_iter9_reg <= tmp_2_71_reg_900_pp0_iter8_reg;
        tmp_4_reg_874 <= tmp_4_fu_200_p2;
        tmp_4_reg_874_pp0_iter10_reg <= tmp_4_reg_874_pp0_iter9_reg;
        tmp_4_reg_874_pp0_iter11_reg <= tmp_4_reg_874_pp0_iter10_reg;
        tmp_4_reg_874_pp0_iter12_reg <= tmp_4_reg_874_pp0_iter11_reg;
        tmp_4_reg_874_pp0_iter13_reg <= tmp_4_reg_874_pp0_iter12_reg;
        tmp_4_reg_874_pp0_iter14_reg <= tmp_4_reg_874_pp0_iter13_reg;
        tmp_4_reg_874_pp0_iter15_reg <= tmp_4_reg_874_pp0_iter14_reg;
        tmp_4_reg_874_pp0_iter16_reg <= tmp_4_reg_874_pp0_iter15_reg;
        tmp_4_reg_874_pp0_iter17_reg <= tmp_4_reg_874_pp0_iter16_reg;
        tmp_4_reg_874_pp0_iter18_reg <= tmp_4_reg_874_pp0_iter17_reg;
        tmp_4_reg_874_pp0_iter19_reg <= tmp_4_reg_874_pp0_iter18_reg;
        tmp_4_reg_874_pp0_iter20_reg <= tmp_4_reg_874_pp0_iter19_reg;
        tmp_4_reg_874_pp0_iter21_reg <= tmp_4_reg_874_pp0_iter20_reg;
        tmp_4_reg_874_pp0_iter22_reg <= tmp_4_reg_874_pp0_iter21_reg;
        tmp_4_reg_874_pp0_iter23_reg <= tmp_4_reg_874_pp0_iter22_reg;
        tmp_4_reg_874_pp0_iter2_reg <= tmp_4_reg_874;
        tmp_4_reg_874_pp0_iter3_reg <= tmp_4_reg_874_pp0_iter2_reg;
        tmp_4_reg_874_pp0_iter4_reg <= tmp_4_reg_874_pp0_iter3_reg;
        tmp_4_reg_874_pp0_iter5_reg <= tmp_4_reg_874_pp0_iter4_reg;
        tmp_4_reg_874_pp0_iter6_reg <= tmp_4_reg_874_pp0_iter5_reg;
        tmp_4_reg_874_pp0_iter7_reg <= tmp_4_reg_874_pp0_iter6_reg;
        tmp_4_reg_874_pp0_iter8_reg <= tmp_4_reg_874_pp0_iter7_reg;
        tmp_4_reg_874_pp0_iter9_reg <= tmp_4_reg_874_pp0_iter8_reg;
        tmp_6_reg_883 <= tmp_6_fu_216_p2;
        tmp_6_reg_883_pp0_iter10_reg <= tmp_6_reg_883_pp0_iter9_reg;
        tmp_6_reg_883_pp0_iter11_reg <= tmp_6_reg_883_pp0_iter10_reg;
        tmp_6_reg_883_pp0_iter12_reg <= tmp_6_reg_883_pp0_iter11_reg;
        tmp_6_reg_883_pp0_iter13_reg <= tmp_6_reg_883_pp0_iter12_reg;
        tmp_6_reg_883_pp0_iter14_reg <= tmp_6_reg_883_pp0_iter13_reg;
        tmp_6_reg_883_pp0_iter15_reg <= tmp_6_reg_883_pp0_iter14_reg;
        tmp_6_reg_883_pp0_iter16_reg <= tmp_6_reg_883_pp0_iter15_reg;
        tmp_6_reg_883_pp0_iter17_reg <= tmp_6_reg_883_pp0_iter16_reg;
        tmp_6_reg_883_pp0_iter18_reg <= tmp_6_reg_883_pp0_iter17_reg;
        tmp_6_reg_883_pp0_iter19_reg <= tmp_6_reg_883_pp0_iter18_reg;
        tmp_6_reg_883_pp0_iter20_reg <= tmp_6_reg_883_pp0_iter19_reg;
        tmp_6_reg_883_pp0_iter21_reg <= tmp_6_reg_883_pp0_iter20_reg;
        tmp_6_reg_883_pp0_iter22_reg <= tmp_6_reg_883_pp0_iter21_reg;
        tmp_6_reg_883_pp0_iter23_reg <= tmp_6_reg_883_pp0_iter22_reg;
        tmp_6_reg_883_pp0_iter24_reg <= tmp_6_reg_883_pp0_iter23_reg;
        tmp_6_reg_883_pp0_iter2_reg <= tmp_6_reg_883;
        tmp_6_reg_883_pp0_iter3_reg <= tmp_6_reg_883_pp0_iter2_reg;
        tmp_6_reg_883_pp0_iter4_reg <= tmp_6_reg_883_pp0_iter3_reg;
        tmp_6_reg_883_pp0_iter5_reg <= tmp_6_reg_883_pp0_iter4_reg;
        tmp_6_reg_883_pp0_iter6_reg <= tmp_6_reg_883_pp0_iter5_reg;
        tmp_6_reg_883_pp0_iter7_reg <= tmp_6_reg_883_pp0_iter6_reg;
        tmp_6_reg_883_pp0_iter8_reg <= tmp_6_reg_883_pp0_iter7_reg;
        tmp_6_reg_883_pp0_iter9_reg <= tmp_6_reg_883_pp0_iter8_reg;
        tmp_reg_945 <= tmp_fu_411_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= p_Val2_13_fu_729_p3;
        ap_return_1_int_reg <= p_Val2_14_fu_787_p3;
        ap_return_2_int_reg <= p_dst_val_2_write_as_reg_862_pp0_iter27_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_src_val_0_read_int_reg <= p_src_val_0_read;
        p_src_val_1_read_int_reg <= p_src_val_1_read;
        p_src_val_2_read_int_reg <= p_src_val_2_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = p_Val2_13_fu_729_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = p_Val2_14_fu_787_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = p_dst_val_2_write_as_reg_862_pp0_iter27_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_210_ce = 1'b1;
    end else begin
        grp_fu_210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_289_ce = 1'b1;
    end else begin
        grp_fu_289_ce = 1'b0;
    end
end

assign G_fu_138_p3 = ((tmp_1_fu_132_p2[0:0] === 1'b1) ? p_src_val_1_read_int_reg : R_B_fu_124_p3);

assign G_min_1_fu_166_p3 = ((tmp_227_1_fu_160_p2[0:0] === 1'b1) ? p_src_val_1_read_int_reg : R_fu_152_p3);

assign OP2_V_1_cast1_fu_535_p1 = r_V_4_reg_939;

assign R_B_fu_124_p3 = ((tmp_s_fu_118_p2[0:0] === 1'b1) ? p_src_val_2_read_int_reg : p_src_val_0_read_int_reg);

assign R_fu_152_p3 = ((tmp_1_70_fu_146_p2[0:0] === 1'b1) ? p_src_val_2_read_int_reg : p_src_val_0_read_int_reg);

assign Range1_all_ones_1_fu_629_p2 = ((tmp_19_fu_619_p4 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_523_p2 = ((p_Result_6_i_i_fu_513_p4 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_635_p2 = ((tmp_19_fu_619_p4 == 10'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_529_p2 = ((p_Result_6_i_i_fu_513_p4 == 10'd0) ? 1'b1 : 1'b0);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96 = 'bx;

assign ap_phi_reg_pp0_iter0_p_093_0_i_reg_107 = 'bx;

assign brmerge_i_i1_fu_767_p2 = (p_39_demorgan_i_not_i_1_fu_762_p2 | neg_src_not_i_i1_fu_752_p2);

assign brmerge_i_i_fu_709_p2 = (p_39_demorgan_i_not_i_fu_703_p2 | neg_src_not_i_i_fu_691_p2);

assign brmerge_i_i_not_i_i1_fu_757_p2 = (p_39_demorgan_i_i_i1_reg_998 & neg_src_not_i_i1_fu_752_p2);

assign brmerge_i_i_not_i_i_fu_697_p2 = (p_39_demorgan_i_i_i_fu_681_p2 & neg_src_not_i_i_fu_691_p2);

assign carry_1_fu_613_p2 = (tmp_2_i_i_fu_607_p2 & tmp_27_fu_585_p3);

assign carry_fu_507_p2 = (tmp_5_i_i_fu_501_p2 & tmp_23_fu_479_p3);

assign deleted_zeros_1_fu_641_p3 = ((carry_1_fu_613_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_629_p2 : Range1_all_zeros_1_fu_635_p2);

assign deleted_zeros_fu_661_p3 = ((carry_reg_963[0:0] === 1'b1) ? Range1_all_ones_reg_969 : Range1_all_zeros_reg_975);

assign diff_fu_194_p2 = (p_dst_val_2_write_as_fu_178_p3 - min_fu_188_p3);

assign grp_fu_210_p1 = grp_fu_210_p10;

assign grp_fu_210_p10 = diff_fu_194_p2;

assign grp_fu_289_p1 = grp_fu_289_p10;

assign grp_fu_289_p10 = p_dst_val_2_write_as_reg_862;

assign grp_fu_812_p0 = grp_fu_812_p00;

assign grp_fu_812_p00 = ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96;

assign grp_fu_812_p2 = grp_fu_812_p20;

assign grp_fu_812_p20 = p_Val2_s_fu_342_p3;

assign min_fu_188_p3 = ((tmp_227_2_fu_184_p2[0:0] === 1'b1) ? p_src_val_0_read_1_reg_841 : G_min_1_reg_856);

assign neg_src_3_fu_676_p2 = (tmp_6_i_i_fu_670_p2 & signbit_reg_950);

assign neg_src_fu_742_p2 = (tmp_3_i_i_fu_737_p2 & signbit_1_reg_980);

assign neg_src_not_i_i1_fu_752_p2 = (signbit_1_not_fu_747_p2 | p_38_i_i_i1_reg_992);

assign neg_src_not_i_i_fu_691_p2 = (signbit_not_fu_686_p2 | p_38_i_i_i_fu_666_p2);

assign p_38_i_i_i1_fu_649_p2 = (carry_1_fu_613_p2 & Range1_all_ones_1_fu_629_p2);

assign p_38_i_i_i_fu_666_p2 = (carry_reg_963 & Range1_all_ones_reg_969);

assign p_39_demorgan_i_i_i1_fu_655_p2 = (signbit_1_fu_555_p3 | deleted_zeros_1_fu_641_p3);

assign p_39_demorgan_i_i_i_fu_681_p2 = (signbit_reg_950 | deleted_zeros_fu_661_p3);

assign p_39_demorgan_i_not_i_1_fu_762_p2 = (p_39_demorgan_i_i_i1_reg_998 ^ 1'd1);

assign p_39_demorgan_i_not_i_fu_703_p2 = (p_39_demorgan_i_i_i_fu_681_p2 ^ 1'd1);

assign p_Result_6_i_i_fu_513_p4 = {{p_Val2_3_fu_443_p2[36:27]}};

assign p_Val2_13_fu_729_p3 = ((brmerge_i_i_fu_709_p2[0:0] === 1'b1) ? p_mux_i_i_fu_715_p3 : p_i_i_fu_722_p3);

assign p_Val2_14_fu_787_p3 = ((brmerge_i_i1_fu_767_p2[0:0] === 1'b1) ? p_mux_i_i1_fu_773_p3 : p_i_i1_fu_780_p3);

assign p_Val2_2_fu_418_p1 = $signed(tmp_reg_945);

assign p_Val2_3_fu_443_p2 = ($signed(tmp_20_cast_cast_fu_435_p3) + $signed(p_Val2_2_fu_418_p1));

assign p_Val2_4_fu_457_p4 = {{p_Val2_3_fu_443_p2[26:19]}};

assign p_Val2_5_fu_487_p2 = (p_Val2_4_fu_457_p4 + tmp_4_i_i_fu_475_p1);

assign p_Val2_8_fu_563_p4 = {{r_V_5_fu_549_p2[26:19]}};

assign p_Val2_9_fu_593_p2 = (p_Val2_8_fu_563_p4 + tmp_1_i_i_fu_581_p1);

assign p_Val2_s_fu_342_p3 = {{tmp_15_fu_334_p3}, {19'd0}};

assign p_dst_val_2_write_as_fu_178_p3 = ((tmp_2_fu_174_p2[0:0] === 1'b1) ? p_src_val_0_read_1_reg_841 : G_reg_850);

assign p_i_i1_fu_780_p3 = ((neg_src_fu_742_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_9_reg_986);

assign p_i_i_fu_722_p3 = ((neg_src_3_fu_676_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_5_reg_957);

assign p_mux_i_i1_fu_773_p3 = ((brmerge_i_i_not_i_i1_fu_757_p2[0:0] === 1'b1) ? p_Val2_9_reg_986 : 8'd255);

assign p_mux_i_i_fu_715_p3 = ((brmerge_i_i_not_i_i_fu_697_p2[0:0] === 1'b1) ? p_Val2_5_reg_957 : 8'd255);

assign p_neg_fu_368_p2 = ($signed(36'd0) - $signed(grp_fu_812_p3));

assign p_neg_t_fu_402_p2 = (36'd0 - tmp_17_fu_399_p1);

assign p_shl6_cast_fu_313_p1 = $signed(p_shl6_fu_306_p3);

assign p_shl6_fu_306_p3 = {{sub_V_reg_894_pp0_iter23_reg}, {2'd0}};

assign p_shl7_cast_fu_545_p1 = p_shl7_fu_538_p3;

assign p_shl7_fu_538_p3 = {{r_V_4_reg_939}, {8'd0}};

assign p_shl_cast_fu_302_p1 = $signed(p_shl_fu_295_p3);

assign p_shl_fu_295_p3 = {{sub_V_reg_894_pp0_iter23_reg}, {6'd0}};

assign r_V_2_fu_421_p2 = ($signed(p_Val2_2_fu_418_p1) + $signed(37'd262144));

assign r_V_4_fu_823_p0 = r_V_4_fu_823_p00;

assign r_V_4_fu_823_p00 = ap_phi_reg_pp0_iter26_p_093_0_i_reg_107;

assign r_V_4_fu_823_p1 = r_V_4_fu_823_p10;

assign r_V_4_fu_823_p10 = diff_reg_869_pp0_iter25_reg;

assign r_V_5_fu_549_p2 = (p_shl7_cast_fu_545_p1 - OP2_V_1_cast1_fu_535_p1);

assign r_V_fu_317_p2 = ($signed(p_shl_cast_fu_302_p1) - $signed(p_shl6_cast_fu_313_p1));

assign sel_tmp1_fu_261_p2 = (tmp_6_fu_216_p2 ^ 1'd1);

assign sel_tmp2_fu_267_p2 = (tmp_10_fu_233_p2 & sel_tmp1_fu_261_p2);

assign sel_tmp_fu_253_p3 = ((tmp_6_fu_216_p2[0:0] === 1'b1) ? tmp_9_fu_227_p2 : tmp_13_fu_247_p2);

assign signbit_1_fu_555_p3 = r_V_5_fu_549_p2[32'd36];

assign signbit_1_not_fu_747_p2 = (signbit_1_reg_980 ^ 1'd1);

assign signbit_not_fu_686_p2 = (signbit_reg_950 ^ 1'd1);

assign sub_V_fu_273_p3 = ((sel_tmp2_fu_267_p2[0:0] === 1'b1) ? tmp_12_fu_241_p2 : sel_tmp_fu_253_p3);

assign tmp_10_fu_233_p2 = ((p_dst_val_2_write_as_fu_178_p3 == p_src_val_1_read_1_reg_835) ? 1'b1 : 1'b0);

assign tmp_11_fu_238_p1 = p_src_val_2_read_1_reg_829;

assign tmp_12_fu_241_p2 = (tmp_8_fu_224_p1 - tmp_11_fu_238_p1);

assign tmp_13_fu_247_p2 = (tmp_11_fu_238_p1 - tmp_7_fu_221_p1);

assign tmp_14_fu_323_p2 = (tmp_6_reg_883_pp0_iter24_reg | tmp_10_reg_889_pp0_iter24_reg);

assign tmp_15_cast_fu_327_p3 = ((tmp_6_reg_883_pp0_iter24_reg[0:0] === 1'b1) ? 8'd0 : 8'd120);

assign tmp_15_fu_334_p3 = ((tmp_14_fu_323_p2[0:0] === 1'b1) ? tmp_15_cast_fu_327_p3 : 8'd240);

assign tmp_17_fu_399_p1 = p_lshr_reg_929;

assign tmp_18_fu_408_p1 = p_lshr_f_reg_934;

assign tmp_19_fu_619_p4 = {{r_V_5_fu_549_p2[36:27]}};

assign tmp_1_70_fu_146_p2 = ((p_src_val_2_read_int_reg < p_src_val_0_read_int_reg) ? 1'b1 : 1'b0);

assign tmp_1_fu_132_p2 = ((R_B_fu_124_p3 < p_src_val_1_read_int_reg) ? 1'b1 : 1'b0);

assign tmp_1_i_i_fu_581_p1 = tmp_26_fu_573_p3;

assign tmp_20_cast_cast_fu_435_p3 = ((tmp_20_fu_427_p3[0:0] === 1'b1) ? 37'd94371840 : 37'd0);

assign tmp_20_fu_427_p3 = r_V_2_fu_421_p2[32'd36];

assign tmp_227_1_fu_160_p2 = ((R_fu_152_p3 > p_src_val_1_read_int_reg) ? 1'b1 : 1'b0);

assign tmp_227_2_fu_184_p2 = ((G_min_1_reg_856 > p_src_val_0_read_1_reg_841) ? 1'b1 : 1'b0);

assign tmp_22_fu_467_p3 = p_Val2_3_fu_443_p2[32'd18];

assign tmp_23_fu_479_p3 = p_Val2_3_fu_443_p2[32'd26];

assign tmp_24_fu_493_p3 = p_Val2_5_fu_487_p2[32'd7];

assign tmp_26_fu_573_p3 = r_V_5_fu_549_p2[32'd18];

assign tmp_27_fu_585_p3 = r_V_5_fu_549_p2[32'd26];

assign tmp_28_fu_599_p3 = p_Val2_9_fu_593_p2[32'd7];

assign tmp_2_71_fu_281_p2 = ((p_dst_val_2_write_as_reg_862 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_2_fu_174_p2 = ((G_reg_850 < p_src_val_0_read_1_reg_841) ? 1'b1 : 1'b0);

assign tmp_2_i_i_fu_607_p2 = (tmp_28_fu_599_p3 ^ 1'd1);

assign tmp_3_i_i_fu_737_p2 = (p_38_i_i_i1_reg_992 ^ 1'd1);

assign tmp_4_fu_200_p2 = ((p_dst_val_2_write_as_fu_178_p3 == min_fu_188_p3) ? 1'b1 : 1'b0);

assign tmp_4_i_i_fu_475_p1 = tmp_22_fu_467_p3;

assign tmp_5_i_i_fu_501_p2 = (tmp_24_fu_493_p3 ^ 1'd1);

assign tmp_6_fu_216_p2 = ((p_dst_val_2_write_as_fu_178_p3 == p_src_val_2_read_1_reg_829) ? 1'b1 : 1'b0);

assign tmp_6_i_i_fu_670_p2 = (p_38_i_i_i_fu_666_p2 ^ 1'd1);

assign tmp_7_fu_221_p1 = p_src_val_1_read_1_reg_835;

assign tmp_8_fu_224_p1 = p_src_val_0_read_1_reg_841;

assign tmp_9_fu_227_p2 = (tmp_7_fu_221_p1 - tmp_8_fu_224_p1);

assign tmp_fu_411_p3 = ((tmp_16_reg_924[0:0] === 1'b1) ? p_neg_t_fu_402_p2 : tmp_18_fu_408_p1);

assign tmp_s_fu_118_p2 = ((p_src_val_2_read_int_reg > p_src_val_0_read_int_reg) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    r_V_reg_914[1:0] <= 2'b00;
end

endmodule //apply_3_3_s
