# started on Wed Jan 15 00:30:44 2025

1802.18	msec	task-clock:u	1802177664	100.00	0.999	CPUs utilized
0		context-switches:u	1802177664	100.00	0.000	/sec
0		cpu-migrations:u	1802177664	100.00	0.000	/sec
33		page-faults:u	1802177664	100.00	18.311	/sec
4318781212		cycles:u	896182699	49.00	2.396	GHz
6510553493		instructions:u	899219689	49.00	1.51	insn per cycle
2199174591		branches:u	899254941	49.00	1.220	G/sec
4378		branch-misses:u	899269069	49.00	0.00	of all branches
77527		L1-dcache-loads:u	899284626	49.00	43.019	K/sec
4015		L1-dcache-load-misses:u	899342625	49.00	5.18	of all L1-dcache accesses
8424		LLC-loads:u	902948903	50.00	4.674	K/sec
41		LLC-load-misses:u	774988574	43.00	0.49	of all LL-cache accesses
4305026870		L1-icache-loads:u	774963810	43.00	2.389	G/sec
179		L1-icache-load-misses:u	774923058	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	774906724	42.00	0.000	/sec
25		dTLB-load-misses:u	774893687	42.00		
4298278792		iTLB-loads:u	771228170	42.00	2.385	G/sec
0		iTLB-load-misses:u	767842108	42.00		
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
