set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/shiyuwu/EECS470/Lab1/lab1/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpsr6r7T
synUtils::sendTool -active {_icl_start_rpc -version "N-2017.12-SP2-1_Full64" -sync_file /tmp/vcs_dve_rpc.shiyuwu.16380}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.shiyuwu.16380}
ucliGUI::getSignalValues -scope testbench -radix {binary binary binary binary binary binary } -list {a_req b_req reset clock a_res b_res }
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
synopsys::dump -add {testbench.arb.a_req testbench.arb.a_res testbench.arb.b_req testbench.arb.b_res testbench.arb.clock testbench.arb.next_state testbench.arb.reset testbench.arb.state } -aggregates  -fid VPD0
synopsys::dump -add {testbench.a_req testbench.a_res testbench.b_req testbench.b_res testbench.clock testbench.reset } -aggregates  -fid VPD0
synopsys::run
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope testbench -radix {binary binary binary binary binary binary } -list {a_req b_req reset clock a_res b_res }
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
