// Seed: 4259801898
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_4;
  uwire id_5 = 1, id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1
    , id_18,
    output tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    input wor id_5,
    input supply1 id_6,
    output wor id_7,
    input wor id_8,
    output tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    output uwire id_12,
    input supply0 id_13,
    output uwire id_14,
    input wor id_15,
    inout uwire id_16
);
  xnor (id_12, id_8, id_16, id_19, id_18, id_15, id_11, id_4, id_5, id_3, id_10, id_13);
  wire id_19;
  module_0(
      id_19, id_19, id_19
  );
  wire id_20;
  wire id_21;
endmodule
