$date
	Mon Nov 11 14:07:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! count_out [3:0] $end
$var reg 8 " data_in [7:0] $end
$scope module uut $end
$var wire 4 # count_out [3:0] $end
$var wire 8 $ data_in [7:0] $end
$var wire 4 % count [3:0] $end
$scope module count_ones_inst $end
$var wire 8 & data_in [7:0] $end
$var reg 4 ' count_out [3:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1000 !
b1000 #
b1000 %
b1000 '
b1000 (
b11111111 "
b11111111 $
b11111111 &
#20
b1000 (
b100 !
b100 #
b100 %
b100 '
b10101010 "
b10101010 $
b10101010 &
#30
b1000 (
b100 !
b100 #
b100 %
b100 '
b11001100 "
b11001100 $
b11001100 &
#40
b1000 (
b100 !
b100 #
b100 %
b100 '
b1111 "
b1111 $
b1111 &
#50
