#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 10 22:29:01 2019
# Process ID: 14472
# Current directory: C:/2014104101/ps_textlcd/ps_textlcd.runs/system_textlcd_0_0_synth_1
# Command line: vivado.exe -log system_textlcd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_textlcd_0_0.tcl
# Log file: C:/2014104101/ps_textlcd/ps_textlcd.runs/system_textlcd_0_0_synth_1/system_textlcd_0_0.vds
# Journal file: C:/2014104101/ps_textlcd/ps_textlcd.runs/system_textlcd_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_textlcd_0_0.tcl -notrace
Command: synth_design -top system_textlcd_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 357.305 ; gain = 101.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_textlcd_0_0' [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ip/system_textlcd_0_0/synth/system_textlcd_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'textlcd_v1_0' [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/hdl/textlcd_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'textlcd_v1_0_S00_AXI' [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/hdl/textlcd_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/hdl/textlcd_v1_0_S00_AXI.v:244]
INFO: [Synth 8-226] default block is never used [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/hdl/textlcd_v1_0_S00_AXI.v:417]
INFO: [Synth 8-638] synthesizing module 'textlcd' [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/src/textlcd.v:1]
	Parameter mode_pwron bound to: 4'b0001 
	Parameter mode_fnset bound to: 4'b0010 
	Parameter mode_onoff bound to: 4'b0011 
	Parameter mode_entr1 bound to: 4'b0100 
	Parameter mode_entr2 bound to: 4'b0101 
	Parameter mode_entr3 bound to: 4'b0110 
	Parameter mode_seta1 bound to: 4'b0111 
	Parameter mode_wr1st bound to: 4'b1000 
	Parameter mode_seta2 bound to: 4'b1001 
	Parameter mode_wr2nd bound to: 4'b1010 
	Parameter mode_delay bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'textlcd' (1#1) [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/src/textlcd.v:1]
INFO: [Synth 8-256] done synthesizing module 'textlcd_v1_0_S00_AXI' (2#1) [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/hdl/textlcd_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'textlcd_v1_0' (3#1) [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/hdl/textlcd_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_textlcd_0_0' (4#1) [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ip/system_textlcd_0_0/synth/system_textlcd_0_0.v:57]
WARNING: [Synth 8-3331] design textlcd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design textlcd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design textlcd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design textlcd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design textlcd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design textlcd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 409.750 ; gain = 153.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 409.750 ; gain = 153.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 758.203 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 758.203 ; gain = 502.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 758.203 ; gain = 502.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 758.203 ; gain = 502.168
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lcd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lcd_mode" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_lcdclk_reg was removed.  [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/src/textlcd.v:65]
WARNING: [Synth 8-6014] Unused sequential element count_mode_reg was removed.  [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/src/textlcd.v:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 758.203 ; gain = 502.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module textlcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module textlcd_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/textlcd_v1_0_S00_AXI_inst/TL1/count_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lcd_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/textlcd_v1_0_S00_AXI_inst/TL1/lcd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/textlcd_v1_0_S00_AXI_inst/TL1/count_lcdclk_reg was removed.  [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/src/textlcd.v:65]
WARNING: [Synth 8-6014] Unused sequential element inst/textlcd_v1_0_S00_AXI_inst/TL1/count_mode_reg was removed.  [c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ipshared/161f/src/textlcd.v:81]
WARNING: [Synth 8-3331] design system_textlcd_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_textlcd_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_textlcd_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_textlcd_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_textlcd_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_textlcd_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/textlcd_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/textlcd_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/textlcd_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/textlcd_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/textlcd_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/textlcd_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/textlcd_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_textlcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/textlcd_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_textlcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/textlcd_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_textlcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/textlcd_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_textlcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/textlcd_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_textlcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/textlcd_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_textlcd_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 758.203 ; gain = 502.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 767.980 ; gain = 511.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 768.355 ; gain = 512.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 789.969 ; gain = 533.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 789.969 ; gain = 533.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 789.969 ; gain = 533.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 789.969 ; gain = 533.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 789.969 ; gain = 533.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 789.969 ; gain = 533.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 789.969 ; gain = 533.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     5|
|3     |LUT3  |     6|
|4     |LUT4  |    14|
|5     |LUT5  |    53|
|6     |LUT6  |   182|
|7     |MUXF7 |    40|
|8     |FDCE  |    21|
|9     |FDPE  |     1|
|10    |FDRE  |   299|
|11    |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   624|
|2     |  inst                        |textlcd_v1_0         |   624|
|3     |    textlcd_v1_0_S00_AXI_inst |textlcd_v1_0_S00_AXI |   624|
|4     |      TL1                     |textlcd              |   181|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 789.969 ; gain = 533.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 789.969 ; gain = 185.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 789.969 ; gain = 533.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 789.969 ; gain = 545.402
INFO: [Common 17-1381] The checkpoint 'C:/2014104101/ps_textlcd/ps_textlcd.runs/system_textlcd_0_0_synth_1/system_textlcd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/2014104101/ps_textlcd/ps_textlcd.srcs/sources_1/bd/system/ip/system_textlcd_0_0/system_textlcd_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/2014104101/ps_textlcd/ps_textlcd.runs/system_textlcd_0_0_synth_1/system_textlcd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_textlcd_0_0_utilization_synth.rpt -pb system_textlcd_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 789.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 22:30:12 2019...
