
<html><head><title>Importing Data with Verilog In</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337840" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Importing Data with Verilog In" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337840" />
<meta name="NextFile" content="chap1_tk_Saving_Import_Options_in_Verilog_In.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_tk_Starting_Verilog_In.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Importing Data with Verilog In" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="chap1_tk_Starting_Verilog_In.html" title="Starting Verilog In">Starting Verilog In</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_tk_Saving_Import_Options_in_Verilog_In.html" title="Saving Import Options in Verilog In">Saving Import Options in Veril ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:tk_Importing_Data_with_Verilog_In" title="Importing Data with Verilog In"></a><h2>
<a id="pgfId-1034482"></a>Importing Data with Verilog In</h2>

<p>
<a id="pgfId-1014624"></a>To import data files with Verilog In:</p>

<ol><li>
<a id="pgfId-1064713"></a>Open the Verilog In form.<br />
<a id="pgfId-1064745"></a>The <em>Import Options</em> tab appears.</li><li>
<a id="pgfId-1045889"></a>Specify the files you want to import in the Verilog Files to Import field. <br />
<a id="pgfId-1062989"></a>You can specify multiple files with paths.</li><li>
<a id="pgfId-1045892"></a><a id="72896"></a>Specify the library where the file must be imported in the Target Library Name field.</li><li>
<a id="pgfId-1014628"></a>Specify the names of any reference libraries you need in the Reference Libraries field.<br />
<a id="pgfId-1045965"></a>The following figure illustrates an example, where the file <code>can_counter.v</code> is imported to the library <code>myLib</code> and uses the reference libraries <code>sample</code> and <code>basic</code>.<br />
<a id="pgfId-1045995"></a><div class="webflare-div-image">
<img width="595" height="204" src="images/chap1-6.gif" /></div></li><li>
<a id="pgfId-1014631"></a>Specify any other options you need by expanding the relevant sections. <br />
<a id="pgfId-1046063"></a>For example, if you want the imported file to have a custom view name, such as <code>importedFileSymbol</code>, instead of the default view name <code>symbol</code>, expand the <em>Import Modules</em> as section, and type the custom name in the <em>Symbol View Name</em> field.</li><li>
<a id="pgfId-1051924"></a>If required, set the global net options as follows:<ol><li>
<a id="pgfId-1051926"></a>Click the Global Net Options.</li><li>
<a id="pgfId-1051927"></a>Expand <em>Global Nets</em> and specify the global nets, connect nets by name options, and net expressions, as required.</li><li>
<a id="pgfId-1046142"></a>Select and expand <em>Create Net Expression</em> to create net expressions and specify the property name for power and ground nets.</li></ol></li><li>
<a id="pgfId-1046144"></a>If required, set the schematic generation options as follows:.<ol><li>
<a id="pgfId-1049400"></a>Click the Schematic Generation Options.</li><li>
<a id="pgfId-1049401"></a>Specify the configuration for the schematic to be generated. For this, set the option in the relevant section. <br />
<a id="pgfId-1049386"></a>For example, if you want to generate the schematic without any placement and routing, deselect the <em>Full Place and Route</em> check box. </li></ol></li><li>
<a id="pgfId-1014637"></a>Click <em>OK </em>or <em>Apply</em>.</li></ol>
































<p>
<a id="pgfId-1014638"></a>Verilog In imports the design into the Virtuoso Studio Design Environment format and places it in the specified library.</p>
<p>
<a id="pgfId-1066697"></a>For details on the fields in all tabs, see Verilog In Form.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_tk_Starting_Verilog_In.html" id="prev" title="Starting Verilog In">Starting Verilog In</a></em></b><b><em><a href="chap1_tk_Saving_Import_Options_in_Verilog_In.html" id="nex" title="Saving Import Options in Verilog In">Saving Import Options in Veril ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>