$date
	Tue Jan 22 21:27:31 2019
$end
$version
	ModelSim Version 10.1c
$end
$timescale
	1us
$end
$scope module _tb $end
$var wire 1 ! error $end
$var reg 1 " clk_ref $end
$var reg 1 # rst_n_ref $end
$var wire 1 $ out_ref[3] $end
$var wire 1 % out_ref[2] $end
$var wire 1 & out_ref[1] $end
$var wire 1 ' out_ref[0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst_n $end
$var wire 1 ) out[3] $end
$var wire 1 * out[2] $end
$var wire 1 + out[1] $end
$var wire 1 , out[0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0'
0(
0)
0*
0+
0,
$end
#1
1"
1'
#2
0"
1#
0'
1(
#3
1"
1'
1'
1,
#4
0"
0'
#5
1"
1&
0'
1'
1+
0,
#6
0"
0'
#7
1"
1'
1'
1,
#8
0"
0'
#9
1"
1%
0&
0'
1'
1*
0+
0,
#10
0"
0'
#11
1"
1'
1'
1,
#12
0"
0'
#13
1"
1&
0'
1'
1+
0,
#14
0"
0'
#15
1"
1'
1'
1,
#16
0"
0'
#17
1"
1$
0%
0&
0'
1'
1)
0*
0+
0,
#18
0"
0'
#19
1"
1'
1'
1,
#20
$dumpoff
