Here is the schematic of the 3-input NAND gate
<img width="821" height="619" alt="image" src="https://github.com/user-attachments/assets/faa1c80d-9bb2-407e-bf0d-260ebf985995" />

<img width="821" height="545" alt="image" src="https://github.com/user-attachments/assets/f73896c5-9fe3-4761-b65a-7d45f18c62d6" />

<img width="821" height="545" alt="image" src="https://github.com/user-attachments/assets/f7ba9a24-5712-4575-b71c-d8d2d0ba61d7" />


<img width="821" height="545" alt="image" src="https://github.com/user-attachments/assets/94f26f03-9f00-432c-9004-d5d19d51cc42" />


<img width="821" height="605" alt="image" src="https://github.com/user-attachments/assets/a42fe45f-7cae-4012-87c9-744eab350ded" />


![WhatsApp Image 2025-10-21 at 11 00 39_bdaf48e6](https://github.com/user-attachments/assets/fa5e40e0-9251-4fa4-85c0-19bd43796ef1)
