<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>matrixmul</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>matrixmul</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.923</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5137</Best-caseLatency>
<Average-caseLatency>5137</Average-caseLatency>
<Worst-caseLatency>5137</Worst-caseLatency>
<Best-caseRealTimeLatency>51.370 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>51.370 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>51.370 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5138</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_12_1_VITIS_LOOP_13_2>
<Name>VITIS_LOOP_12_1_VITIS_LOOP_13_2</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_12_1_VITIS_LOOP_13_2>
<VITIS_LOOP_17_3_VITIS_LOOP_18_4>
<Name>VITIS_LOOP_17_3_VITIS_LOOP_18_4</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_17_3_VITIS_LOOP_18_4>
<row_col>
<Name>row_col</Name>
<TripCount>1024</TripCount>
<Latency>2055</Latency>
<AbsoluteTimeLatency>20.550 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>10</PipelineDepth>
</row_col>
<VITIS_LOOP_40_5_VITIS_LOOP_41_6>
<Name>VITIS_LOOP_40_5_VITIS_LOOP_41_6</Name>
<TripCount>1024</TripCount>
<Latency>1026</Latency>
<AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</VITIS_LOOP_40_5_VITIS_LOOP_41_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>62</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>22</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<FF>9381</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>8</UTIL_FF>
<LUT>4708</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>8</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>matrixmul</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>matrixmul</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_TDATA</name>
<Object>a</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>a_TVALID</name>
<Object>a</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>a_TREADY</name>
<Object>a</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>b_TDATA</name>
<Object>b</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>b_TVALID</name>
<Object>b</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>b_TREADY</name>
<Object>b</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>res_TDATA</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>res_TVALID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>res_TREADY</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
