<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Transceiver PHY IP Support Center</title>

    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        ::-webkit-scrollbar {
            display: none;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">FPGA IP Support</a></li>
                    <li><p class="mb-0">Transceiver PHY IP Support Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Transceiver PHY IP Support Center</h1>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            Getting Started
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            1. Device and IP Selection
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            2. Design Flow and IP Integration
                        </a>
                    </li>
                    <li>
                        <a href="#ds_board" class="text-dark text-decoration-none py-4 d-block">
                            3. Board Design and Power Management
                        </a>
                    </li>
                    <li>
                        <a href="#ds_interoperability" class="text-dark text-decoration-none py-4 d-block">
                            4. Interoperability and Standards Testing
                        </a>
                    </li>
                    <li>
                        <a href="#ds_design" class="text-dark text-decoration-none py-4 d-block">
                            5. Design Examples and Reference Designs
                        </a>
                    </li>
                    <li>
                        <a href="#ds_Training" class="text-dark text-decoration-none py-4 d-block">
                            6. Training Courses and Videos
                        </a>
                    </li>
                    <li>
                        <a style="margin-right: 80px;" href="#ds_debug" class="text-dark text-decoration-none py-4 d-block">
                            7. Debug
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------------- Introduction ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-1">The Transceiver PHY IP support center provides information on how to select, design, and implement transceiver links. There are also guidelines on how to bring up your system and debug the transceiver links. This page is organized into categories that align with a high-speed transceiver system design flow from start to finish.</p>
                <p class="mb-2">Get support resources for <b>Intel Agilex® 7, Intel® Stratix® 10, Intel® Arria® 10,</b> and <b>Intel® Cyclone® 10</b> devices from the pages below. For other devices, search from the following links: <a class="b_special_a1" href="">FPGA Documentation Index</a>, <a class="b_special_a1" href="">Training Courses</a>, <a class="b_special_a1" href="">Quick Videos</a>, <a class="b_special_a1" href="">Design Examples</a>, and <a class="b_special_a1" href="">Knowledge Base</a>.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!----------------------------- Getting Started --------------------------------->
    <section id="ds_overview">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Getting Started</h2>
                <p class="mb-2"><a class="b_special_a1" href="">Intel Agilex® 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series</a></p>
                <p class="mb-2"><a class="b_special_a1" href="">E-Tile transceiver PHY user guide</a></p>
                <p class="mb-2"><a class="b_special_a1" href="">AN 886: Intel Agilex® 7 Device Design Guidelines</a></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/diagram-xcvr-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- 1. Device ------------------------->
    <section id="ds_product">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 400;" class="mb-4">1. Device and IP Selection</h3>
                <h4 style="font-weight: 350;" class="mb-0">Which Intel® FPGA Device Family Should I Use?</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- EMIF table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th colspan="10">
                            <p class="mb-2">Table 1 - Device Variant and Feature Support</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td colspan="2" class="small-column"><p style="text-align: center;"><b>Device</b></p></td>
                        <td width="20%" class="small-column"><p style="text-align: center;"><b>Intel® Cyclone® 10</b></p></td>
                        <td colspan="3" class="small-column"><p style="text-align: center;"><b>Intel®&nbsp;Arria® 10</b></p></td>
                        <td colspan="3" class="small-column"><p style="text-align: center;"><b>Intel® Stratix® 10</b></p></td>
                        <td class="small-column"><p style="text-align: center;"><b>Intel Agilex® 7</b></p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td colspan="2" class="small-column"><p style="text-align: center;"><b>Device Variant</b></p></td>
                        <td class="small-column"><p>GX</p></td>
                        <td class="small-column"><p>SX<sup>(3)</sup></p></td>
                        <td class="small-column"><p>GX<sup>(3)</sup></p></td>
                        <td class="small-column"><p>GT<sup>(4)</sup></p></td>
                        <td class="small-column"><p>GX/SX L-Tile</p></td>
                        <td class="small-column"><p>GX/SX H-Tile</p></td>
                        <td class="small-column"><p>MX/TX&nbsp;E-Tile</p></td>
                        <td class="small-column"><p>AGF E-Tile</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="3" class="small-column"><p><b>Maximum Data Rate<br>(Chip-to-Chip)<sup>(1)(7)</sup></b></p></td>
                        <td class="small-column"><p><b><br>GX Channels</b></p></td>
                        <td class="small-column"><p>12.5 Gbps</p></td>
                        <td class="small-column"><p>17.4 Gbps</p></td>
                        <td class="small-column">17.4 Gbps</td>
                        <td class="small-column"><p>17.4 Gbps</p</td>
                        <td style="text-align: center;">-</td>
                        <td class="small-column"><p>17.4 Gbps</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><b style="font-size: 0.8125rem;">GXT Channels</b></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column"><p>25.8 Gbps</p></td>
                        <td class="small-column"><p>26.6 Gbps</p></td>
                        <td class="small-column"><p>28.3 Gbps</p></td>
                        <td class="small-column"><p>28.3 Gbps</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column" style="text-align: center;"><b>GXE Channels</b></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column" style="text-align: center;">-<br></td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p>28.9 Gbps (NRZ)</p><p>57.8 Gbps (PAM4)</p></td>
                        <td class="small-column"><p>28.9 Gbps (NRZ)</p><p>57.8 Gbps (PAM4)</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="3" class="small-column"><p><b>Maximum Data Rate<br>(Backplane)<sup>(8)</sup></b></p></td>
                        <td class="small-column"><p><b>GX Channels</b></p></td>
                        <td class="small-column"><p>6.6Gbps</p></td>
                        <td class="small-column"><p>12.5 Gbps</p></td>
                        <td class="small-column">12.5 Gbps</td>
                        <td class="small-column">12.5 Gbps</td>
                        <td class="small-column"><p>12.5 Gbps</p></td>
                        <td class="small-column">28.3 Gbps</td>
                        <td class="small-column">28.3 Gbps</td>
                        <td class="small-column" style="text-align: center;">-</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><p><b>GXT Channels</b></p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column">12.5 Gbps</td>
                        <td class="small-column">12.5 Gbps</td>
                        <td>12.5 Gbps</td>
                        <td>28.3 Gbps</td>
                        <td>28.3 Gbps</td>
                        <td style="text-align: center;">-</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><p><b><br>GXE Channels</b></p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p>28.9 Gbps (NRZ)</p><p>57.8 Gbps (PAM4)</p></td>
                        <td class="small-column"><p>28.9 Gbps (NRZ)</p><p>57.8 Gbps (PAM4)</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="3" class="small-column"><p><b>Maximum Channels per device</b></p></td>
                        <td class="small-column"><p><b>GX Channels</b></p></td>
                        <td class="small-column"><p>12</p></td>
                        <td class="small-column"><p>96</p></td>
                        <td class="small-column">72</td>
                        <td class="small-column">72</td>
                        <td class="small-column"><p>96</p></td>
                        <td class="small-column">96</td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><p><b>GXT Channels</b></p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column">6</td>
                        <td class="small-column">6</td>
                        <td class="small-column"><p>32</p></td>
                        <td class="small-column"><p>64</p></td>
                        <td class="small-column"><p>24</p></td>
                        <td class="small-column" style="text-align: center;">-</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><p><b>GXE Channels</b></p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column"><p style="text-align: center;">-</p></td>
                        <td class="small-column" style="text-align: center;">-</td>
                        <td class="small-column">120</td>
                        <td class="small-column"><p>24 (and 32 P-Tile)</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="2" class="small-column"><b>Hard IP</b></td>
                        <td class="small-column"><b>One PCIe Gen2 x4 per device.</b></td>
                        <td rowspan="2" class="small-column">PCIe* Gen3 x8 up to 4 per device</td>
                        <td rowspan="2" class="small-column">PCIe Gen3 x16 up to 4 per device</td>
                        <td rowspan="2" class="small-column">PCIe Gen3 x16 up to 4 per device</td>
                        <td rowspan="2" class="small-column">PCIe Gen3 x16 up to 4 per device</td>
                        <td rowspan="2" class="small-column">PCIe Gen3 x16 up to 4 per device</td>
                        <td rowspan="2" class="small-column">50/100 Gbps Ethernet MACup to 4 per device PCIe Gen3 x16 up to 4 per device SR-IOV (four PF/2K VF)&nbsp;(6)</td>
                        <td rowspan="2" class="small-column">10G/25G/100G Ethernet with optional 1588 capability + RS-FEC (528, 514)/RS-FEC (544, 514)</td>
                        <td rowspan="2" class="small-column">10G/25G/100G Ethernet with optional 1588 capability + RS-FEC (528, 514)/RS-FEC (544, 514)</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><b>SR-IOV support is not available.</b></td>
                    </tr>
                    </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <ol>
                    <li>The values shown in the table above are for standard power modes. In reduced power mode, the maximum data rate for Intel Arria® 10 GX device channels (chip-to-chip) is 11.3 Gbps. As the GT transceiver channels are designed for peak performance, they do not have a reduced power mode of operation. To operate GX transceiver channels at designated data rates in standard and reduced power modes, apply the corresponding core and periphery power supplies. For more details, refer to the Intel Arria 10 Device Datasheet.</li>
                    <li>Intel Arria 10 and Intel Stratix 10 device transceivers can support data rates below 1.0 Gbps through over sampling.</li>
                    <li>For SX and GX device variants, the maximum transceiver data rates are specified for the fastest (–1) transceiver speed grade. Refer to the Device Datasheet for lower speed grade specifications.</li>
                    <li>For GT device variants, the maximum transceiver data rates are specified for (-1) transceiver speed grade. Refer to the Device Datasheet for the lower speed grade specifications.</li>
                    <li>Intel Stratix 10 device transceivers have both GX and GXT types of transceiver channels. For details, refer to the Intel Stratix 10 L-/H-Tile Transceiver PHY User Guide.</li>
                    <li>SR-IOV stands for Single-Root Input Output Virtualization.</li>
                    <li>Intel Arria 10 and Intel Stratix 10 device transceivers can support data rates below 1.0 Gbps through over sampling.</li>
                    <li>Backplane applications refer to the ones that require advanced equalization, such as decision feedback equalization (DFE) enabled to compensate for channel loss.</li>
                </ol>
                <p class="mb-2"><b>Intel FPGA Device Datasheets</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Device Datasheet</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 device datasheet</a></li>
                    <li><a class="b_special_a1" href="">Intel Cyclone® 10 GX device datasheet</a></li>
                    <li><a class="b_special_a1" href="">Intel Arria 10 device datasheet</a></li>
                </ul>
                <h3 style="font-weight: 350;" class="mb-4">Additional Resources</h3>
                <p class="mb-2">Refer to the Overview chapter of the following user guides:</p>
                <p class="mb-2"><b>Intel Agilex® 7 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">E-Tile transceiver PHY user guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 L- and H-Tile transceiver PHY user guide</a></li>
                    <li><a class="b_special_a1" href="">E-Tile transceiver PHY user guide</a></li>
                    <li><a class="b_special_a1" href="">AN 778 - Intel Stratix 10 transceiver usage</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Cyclone 10 transceiver PHY user guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 transceiver PHY user guide</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 2. Design ------------------------->
    <section id="ds_get_started">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 400;" class="mb-4">2. Design Flow and IP Integration</h3>
                <h4 style="font-weight: 350;" class="mb-4">Where Can I Find Information on Transceiver Usage?</h4>
                <ul>
                    <li><a class="b_special_a1" href="">AN 778: Intel Stratix 10 transceiver usage</a></li>
                    <li><a class="b_special_a1" href="">E-Tile channel placement tool</a></li>
                </ul>
                <p class="mb-2">E-Tile channel placement tool Use the E-Tile Channel Placement Tool in conjunction with the Intel Stratix 10 Device Family Pin Connection Guidelines, to swiftly plan protocol placements in the E-Tile prior to reading comprehensive documentation and implementing designs in the Intel® Quartus® Prime software. The Excel-based E-Tile Channel Placement Tool is supplemented with instruction, legend, revision, and protocols tabs.</p>
                <h4 style="font-weight: 350;" class="mb-4">What Design Recommendations Should I Consider?</h4>
                <p class="mb-2"><b>Intel Agilex® 7 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">AN 886: Intel Agilex® 7 device design guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 device design guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Cyclone 10 GX device errata and design guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 GX/GT device errata and design recommendations</a></li>
                    <li><a class="b_special_a1" href="">Intel Arria® 10 SX device errata and design recommendation</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Where Can I Find Information on Transceiver PHY IP Integration?</h4>
                <p class="mb-2"><b>Intel Agilex® 7 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">E-Tile transceiver PHY user guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Clocking and PLL User Guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 L- and H-Tile transceiver PHY user guide</a></li>
                    <li><a class="b_special_a1" href="">E-Tile transceiver PHY user guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Cyclone® 10 GX Transceiver PHY User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel® Cyclone® 10 GX Device Design Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 transceiver PHY user guide</a></li>
                    <li><a class="b_special_a1" href="">AN 738: Intel Arria 10 device design guidelines</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Where Can I Find Information on the Transceiver PHY IP Register Mapping?</h4>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Logical view of the Intel Stratix 10 L- and H-Tile transceiver registers</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Logical view of the Intel Cyclone 10 transceiver registers</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Logical view of the Intel Arria 10 transceiver registers</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Analog Settings Guidelines</h4>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 L-Tile/H-Tile pre-emphasis and output swing sstimator</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 and Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Cyclone 10 and Intel Arria 10 pre-emphasis and output swing estimator</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Additional Resources</h4>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 transceiver PHY pin planning (FPGA Wiki)</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 3. Board ------------------------->
    <section id="ds_board">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">3. Board Design and Power Management</h3>
                <p class="mb-2"><b>Board Design Guidelines</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Configuration User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Device Family High-Speed Serial Interface Signal Integrity Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="">AN 672: Transceiver Link Design Guidelines for High-Gbps Data Rate Transmission</a></li>
                    <li><a class="b_special_a1" href="">AN 114: Board Design Guidelines for Intel Programmable Device Packages</a></li>
                    <li><a class="b_special_a1" href="">AN 766: Intel® Stratix® 10 Devices, High Speed Signal Interface Layout Design Guideline</a></li>
                    <li><a class="b_special_a1" href="">PCB Stackup Design Considerations for Intel® FPGAs</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Pin Connection Guidelines</h4>
                <p class="mb-2"><b>Intel Agilex® 7 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Stratix® 10 Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Arria® 10 GX, GT, and SX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Schematic Review</h4>
                <p class="mb-2"><b>Intel Agilex® 7 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Device Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Stratix® 10 Device Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Cyclone® 10 GX Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel® Arria® 10 GX, GT, and SX Schematic Review Worksheet</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-3">Power Management</h4>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 Power Management User Guide: F-Series and I-Series</a></li>
                    <li><a class="b_special_a1" href="">Early Power Estimator (EPE) and power analyzer</a></li>
                    <li><a class="b_special_a1" href="">AN 692: Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel® Arria® 10, Intel® Stratix® 10, and Intel Agilex® 7 Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 750: Using the Altera PDN Tool to Optimize Your Power Delivery Network Design</a></li>
                    <li><a class="b_special_a1" href="">Device-Specific Power Deliver Network (PDN) tool 2.0 user guide</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Simulation Models & Tools</h4>
                <p class="mb-1"><a class="b_special_a1" href="">Intel ® Advanced Link Analyzer</a></p>
                <p class="mb-2">The Intel® Advanced Link Analyzer is a state-of-the art jitter/noise eye link analysis tool that allows you to quickly and easily evaluate high-speed serial link performance. It is an ideal pre-design tool to help you understand how Intel FPGA solutions can fit your system requirements. It is also an effective tool for post-design support to assist in debug and validation.</p>
                <p class="mb-2">Models</p>
                <ul>
                    <li><a class="b_special_a1" href="">IBIS Models for Intel® FPGA Devices</a></li>
                    <li><a class="b_special_a1" href="">SPICE Models for Intel® FPGAs</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Development Kit User Guides</h4>
                <p class="mb-2"><b>Intel Agilex® 7 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 F-Series FPGA Development Kit User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 F-Series Transceiver-SoC Development Kit User Guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 development kit user guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix10 GX transceiver signal integrity development kit user guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 development kit user guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Arria 10 SoC development kit user guide</a></li>
                    <li><a class="b_special_a1" href="">Intel Arria 10 GX transceiver signal integrity development kit user guide</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 4. Interoperability ------------------------->
    <section id="ds_interoperability">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">4. Interoperability and Standards Testing</h3>
                <h4 style="font-weight: 350;" class="mb-4">Applications</h4>
                <ul>
                    <li><a class="b_special_a1" href="">Intel Agilex® 7 General-Purpose I/O User Guide: F-Series and I-Series</a></li>
                    <li><a class="b_special_a1" href="">AN 835: PAM4 signaling fundamentals</a></li>
                    <li><a class="b_special_a1" href="">AN 846: Intel Stratix 10 forward error correction</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-3">Models</h4>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">IEEE 1149.6 BSDL files</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 5. Design ------------------------->
    <section id="ds_design">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 400;" class="mb-4">5. Design Examples and Reference Designs</h3>
                <h4 style="font-weight: 350;" class="mb-4">Design Examples and Reference Designs</h4>
                <p class="mb-2"><b>Intel Agilex® 7 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">High-Speed Transceiver Demo Designs - Intel Agilex® 7 Device I-Series with F-Tile</a></li>
                    <li><a class="b_special_a1" href="">High-Speed Transceiver Demo Designs - Intel Agilex® 7 Device F-series (E-Tile)</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">High-speed transceiver demo designs - Stratix 10 TX Series</a></li>
                    <li><a class="b_special_a1" href="">High-speed transceiver demo designs - Stratix 10 GX Series</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel Cyclone 10 transceiver PHY basic design examples (Intel Community)</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Terasic DE10 advanced with Intel Arria 10 SoC board</a></li>
                    <li><a class="b_special_a1" href="">ACHILLES instant development kit with Intel Arria 10 FPGA SoM starter board</a></li>
                    <li><a class="b_special_a1" href="">Intel Arria 10 transceiver PHY design examples (Intel Community)</a></li>
                    <li><a class="b_special_a1" href="">Intel Arria 10 transceiver PHY basic design examples (Intel Community)</a></li>
                    <li><a class="b_special_a1" href="">High-speed transceiver demo designs - Intel Arria 10 Series</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 6. Training ------------------------->
    <section id="ds_Training">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 400;" class="mb-4">6. Training Courses and Videos</h3>
                <h4 style="font-weight: 350;" class="mb-0">Recommended Training Courses</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Title table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Transceiver Basics for 20 nm and 28 nm Devices</a></td>
                        <td>Online</td>
                        <td>Learn the basic building blocks that are found in 20 and 28 nm FPGA transceivers used to support a range of high-speed protocols.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel Stratix 10 Transceiver Basics</a></td>
                        <td>Online</td>
                        <td>Learn the basic building blocks that are found in Intel Stratix 10 FPGA transceivers used to support a range of high-speed protocols.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Transceiver Toolkit for Intel Arria 10 Devices</a></td>
                        <td>Online</td>
                        <td>Learn how to debug and dynamically fine tune the analog settings of your Intel Arria 10 and Intel Cyclone 10 FPGA transceivers.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Advanced Signal Conditioning for Intel Arria 10 FPGA Transceivers</a></td>
                        <td>Online</td>
                        <td>Learn the analog capabilities of Intel Arria 10 FPGA transceivers and how to use them to improve link performance.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Building a Generation 10 Transceiver PHY Layer</a></td>
                        <td>Online</td>
                        <td>Learn how to build a custom transceiver implementation using the Intel Arria 10 and Intel Cyclone 10 FPGA transceiver IP blocks.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Building an Intel Stratix 10 FPGA Transceiver PHY Layer</a></td>
                        <td>Online</td>
                        <td>Learn how to define the three resources that make up an Intel Stratix 10 FPGA transceiver PHY layer solution, namely, the transceiver PHY, the transceiver PLL and the transceiver reset controller.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Generation 10 Transceiver Clocking</a></td>
                        <td>Online</td>
                        <td>Learn the clocking resources that are found in Intel Arria 10 and Intel Cyclone 10 FPGA transceiver blocks.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Other Training ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Other Training Courses</h3>
                <ul>
                    <li><a class="b_special_a1" href="">Transceiver training courses</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-0">Recommended Videos</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Title table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Dynamically Reconfigure PMA Analog Parameters for Intel Cyclone 10 GX</a></td>
                        <td>Learn the implementation of Intel Cyclone 10 GX FPGA Native PHY PMA analog parameters using direct reconfiguration flow.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Perform the Intel Cyclone 10 GX Dynamic Reconfiguration with fPLL Switching and Channel Reconfiguration Using Direct Write Method</a></td>
                        <td>Learn how to perform the transceiver dynamic reconfiguration functional simulation with Intel Cyclone 10 GX FPGA fractional phase-locked loop (PLL) switching and channel reconfiguration using the direct write method.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Perform Intel Cyclone 10 GX Native PHY ATX PLL Switching and Channel Reconfiguration</a></td>
                        <td>Learn how to perform the functional simulation with Intel Cyclone 10 GX FPGA Native PHY ATX PLL switching, channel reconfiguration with embedded streamer, and channel recalibration.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Switch the CDR refclk Selection Using Embedded Streamer and Reconfiguration Profiles in Intel Arria 10 Native PHY</a></td>
                        <td>Learn how to perform dynamic reconfiguration to switch the clock data recovery (CDR) refclks with embedded streamer and multiple reconfiguration profiles in the Intel Arria 10 device.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Configure Two FPGAs that is Externally Connected through SMA Cables Using Transceiver Toolkit</a></td>
                        <td>Learn how to configure two device under test (DUTs), launch transceiver (XCVR) toolkits, perform chip-to-chip interface, and find the right analog settings.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Perform Dynamic Reconfiguration to Switch TX PLLs for the Intel Arria 10 Transceiver Using Embedded Streamer</a></td>
                        <td>Learn how to perform dynamic reconfiguration to switch transmitter (TX) PLLs for the Intel Arria 10 FPGA transceiver using embedded streamer.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Intel® FPGA ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-0">Intel® FPGA Quick Videos</h4>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!-------------------------- Additional Quick Videos -------------------------------->
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-8">

                </div>
                <div class="col-md-4">
                    <a style="float: right; margin: 0 0 1rem 1rem;" class="mv_coman_btn" href="">Additional Quick Videos</a>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Title table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel Arria 10 Device Configuration of a Simplex Transceiver</a></td>
                        <td>Watch this video to learn how to place an Intel Arria 10 device simplex transceiver with dynamic reconfiguration in the same physical transceiver channel.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Dynamic Reconfiguration of an Intel Arria 10 Device Transceiver</a></td>
                        <td>Watch this video to learn how to perform data rate changes using transmit (TX) phase-locked loop (PLL) switching and the embedded streamer in Intel Arria 10 devices.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Use the Transceiver Toolkit Part 1</a></td>
                        <td>Watch this four-part video to learn how to use the Transceiver Toolkit application, demonstrated on an Intel Arria 10 FPGA Development Kit. This video explains how to get the optimal physical medium attachment (PMA) settings for the transceiver.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Use the Transceiver Toolkit Part 2</a></td>
                        <td>Watch this four-part video to learn how to use the Transceiver Toolkit application, demonstrated on an Intel Arria 10 FPGA Development Kit. This video explains how to get the optimal PMA settings for the transceiver.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Use the Transceiver Toolkit Part 3</a></td>
                        <td>Watch this four-part video to learn how to use the Transceiver Toolkit application, demonstrated on an Intel Arria 10 FPGA Development Kit. This video explains how to get the optimal PMA settings for the transceiver.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">How to Use the Transceiver Toolkit Part 4</a></td>
                        <td>Watch this four-part video to learn how to use the Transceiver Toolkit application, demonstrated on an Intel Arria 10 FPGA Development Kit. This video explains how to get the optimal PMA settings for the transceiver.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel Arria 10 Transceivers: Pre-Emphasis Basics</a></td>
                        <td>Learn the basics of the Intel Arria 10 Transceiver Pre-Emphasis feature. Compare simulated waveform versus silicon measurements.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Performing Dynamic Reconfiguration for the Intel Arria 10 Device Transceiver</a></td>
                        <td>Watch this video to learn how to perform data rate changes using TX PLL switching with the embedded streamer in Intel Arria 10 devices.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Reconfigure Intel Arria 10 Device Transceivers Using Embedded Streamer</a></td>
                        <td>Watch this video to learn how to perform dynamic reconfiguration with the Intel Arria 10 device transceiver Standard PCS using the embedded streamer.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Use the IBIS-AMI Model to Estimate Signal Integrity of Intel Arria 10 Device Transceiver</a></td>
                        <td>Watch this video to learn how to perform a signal integrity simulation with the Intel Arria 10 device transceiver IBIS-AMI model in the Intel® Advanced Link Analyzer. Additionally, this video covers eye diagram reporting.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 7. Debug ------------------------->
    <section id="ds_debug">
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 400;" class="mb-4">7. Debug</h3>
                <h4 style="font-weight: 350;" class="mb-4">Tools</h4>
                <p class="mb-2"><b>Intel Stratix 10 Device E-Tile Transceiver Debug Tool</b></p>
                <p class="mb-2">The debug tool consists of two sub-tools</p>
                <ol class="mb-2">
                    <li>Status tool enables you to read and reset PMA parameters and log it in a file. It also enables you to perform adaptation flow (Internal/external loopback, initial adaptation), read and reset bit errors.</li>
                    <li>Tuning tool enables you to tune the transceiver with base line PMA parameter configurations for 10Gbps/28Gbps/56Gbps and with custom parameters it enables you to sweep PMA parameters and log it in a file. Use this tool to analyze the health of the transceiver channels in your Intel Stratix 10 Device E-Tile.</li>
                </ol>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Download user guide</a></li>
                </ul>
                <a class="mv_coman_btn" href="">Download and install tool files here</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Intel Stratix ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Intel Stratix 10 Device L-Tile/H-Tile Transceiver PHY Debug Tool</b></p>
                <p class="mb-2">This debug tool consists of four sub-tools:</p>
                <ol class="mb-2">
                    <li>Voltage tool enables you to measure the voltage at the receiver data sampling node and transmitter node</li>
                    <li>Channel Status tool enables you to check the status locked to data of receiver clock data recovery (CDR), calibration status, loopback status and PRBS generator/checker status</li>
                    <li>Adaptation status tool enables you to cross verify the configured adaptation registered bits against the golden bit settings -Golden bits are the recommended bit settings for a given register</li>
                    <li>Eye debug tool enables you to measure the eye height and/or eye width</li>
                </ol>
                <p class="mb-2">Use this tool to analyze the health of the transceiver channels in your Intel Stratix 10 Device L-Tile/H-Tile</p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Download user guide</a></li>
                </ul>
                <a class="mv_coman_btn" href="">Download and install tool files here</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Intel Arria ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Intel Arria 10 Device Transceiver PHY - Fault Tree Analyzer</b></p>
                <p class="mb-2">This interactive fault tree analyzer provides guidelines for troubleshooting issues you may encounter while using Intel Arria 10 Device Transceiver PHY. The analyzer consists of three sections:</p>
                <ol class="mb-2">
                    <li>Native PHY Debug</li>
                    <li>Link Tuning Debug</li>
                    <li>Dynamic Reconfiguration Debug</li>
                </ol>
                <p class="mb-2">Use this fault tree analyzer to help you resolve Transceiver PHY issues and bring up your design as efficiently as possible. Use it along with the Intel Arria 10 Device Transceiver PHY Debug Tool</p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Download user guide</a></li>
                </ul>
                <a class="mv_coman_btn" href="">Download and install tool files here</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Intel Arria ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Intel Arria 10 Device Transceiver PHY Debug Tool</b></p>
                <p class="mb-2">This debug tool consists of the same four sub-tools as the Intel Stratix 10 version:</p>
                <ol class="mb-2">
                    <li>Voltage tool enables you to measure the voltage at the receiver data sampling node and transmitter node</li>
                    <li>Channel Status tool enables you to check the status locked to data of receiver clock data recovery (CDR), calibration status, loopback status and PRBS generator/checker status</li>
                    <li>Adaptation status tool enables you to cross verify the configured adaptation registered bits against the golden bit settings -Golden bits are the recommended bit settings for a given register</li>
                    <li>Eye debug tool enables you to measure the eye height and/or eye width</li>
                </ol>
                <p class="mb-2">Use this tool to analyze the health of the transceiver channels in your Intel Arria 10 Device.</p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Download user guide</a></li>
                </ul>
                <a class="mv_coman_btn" href="">Download and install tool files here</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Intellectual ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Intellectual Property (IP) Core Release Notes</h3>
                <p class="mb-2"><b>Intel® Quartus® Prime Design Suite Release Notes (note: Transceiver Native PHY IP Release Notes are now found within Intel® Quartus® Prime Design Suite Release Notes)</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Quartus® Prime Design Suite Release Notes</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Intel FPGA Device Errata</h4>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 GX L-Tile production device errata</a></li>
                    <li><a class="b_special_a1" href="">Intel Stratix 10 SX production device errata</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Cyclone 10 GX device errata and design guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 GX/GT device errata and design recommendations</a></li>
                    <li><a class="b_special_a1" href="">Intel Arria 10 SX device errata and design recommendations</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">User Guides</h4>
                <p class="mb-2">Refer to the chapter on Debug Functions in the following user guides:</p>
                <p class="mb-2"><b>Intel Agilex® 7 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">E-Tile transceiver PHY user guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Stratix 10 L- and H-Tile transceiver PHY user guide</a></li>
                    <li><a class="b_special_a1" href="">E-Tile transceiver PHY user guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Cyclone® 10 GX Transceiver PHY User Guide</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel Arria 10 transceiver PHY user guide</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-4">Knowledge Base Solution</h4>
                <ul>
                    <li><a class="b_special_a1" href="">Search the knowledge base (Intel Agilex devices)</a></li>
                    <li><a class="b_special_a1" href="">Search the knowledge base (Intel Stratix 10 devices)</a></li>
                    <li><a class="b_special_a1" href="">Search the knowledge base (Intel Cyclone 10 devices)</a></li>
                    <li><a class="b_special_a1" href="">Search the knowledge base (Intel Arria 10 devices)</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!------------------------------ Transceiver -------------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Transceiver Registers Mapping Guide</h3>
                <p class="mb-2"><b>Intel Stratix 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Logical View of the Intel Stratix 10 L- and H-Tile Transceiver Registers</a></li>
                </ul>
                <p class="mb-2"><b>Intel Cyclone 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Logical View of the Intel Cyclone 10 Transceiver Registers</a></li>
                </ul>
                <p class="mb-2"><b>Intel Arria 10 Devices</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Logical View of the Intel Arria 10 Transceiver Registers</a></li>
                </ul>
                <h4 style="font-weight: 350;" class="mb-3">Additional Resources</h4>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Intel® Quartus® Prime Pro and Standard Software User Guides</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------- Explore Other ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;">Explore Other Developer Centers</h3>
                <p class="mb-2">For other design guidelines, visit the following Developer Centers:</p>
                <ul class="mb-0">
                    <li><b><a class="b_special_a1" href="">Board Developer Center</a></b> - Contains detailed guidelines and considerations for high-speed PCB designs with Altera® FPGAs and SoC FPGAs.</li>
                    <li><b><a class="b_special_a1" href="">Embedded Software Developer Center</a></b> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                    <li><b><a class="b_special_a1" href="">FPGA Developer Center</a></b> - Contains resources to complete your Altera® FPGA design.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/diagram-xcvr-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>