$date
	Wed Aug 21 20:31:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 4 ! y [3:0] $end
$var reg 2 " a [1:0] $end
$scope module UUT $end
$var wire 2 # a [1:0] $end
$var reg 4 $ y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#100
b10 !
b10 $
b1 "
b1 #
#200
b100 !
b100 $
b10 "
b10 #
#400
b1000 !
b1000 $
b11 "
b11 #
#600
