#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff5.Q[0] (dffsre at (1,5) clocked by clock0)
Endpoint  : out:ff5.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff5.C[0] (dffsre at (1,5))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff5.Q[0] (dffsre at (1,5)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:76961 side:RIGHT (1,5))                                  0.000     2.951
| (CHANY:1107038 L4 length:3 (1,5)->(1,8))                       0.120     3.071
| (CHANY:1107258 L4 length:3 (1,8)->(1,11))                      0.120     3.191
| (CHANX:781317 L4 length:0 (1,11)->(1,11))                      0.120     3.311
| (CHANY:1102686 L4 length:3 (0,12)->(0,15))                     0.120     3.431
| (CHANY:1102840 L4 length:3 (0,14)->(0,17))                     0.120     3.551
| (CHANX:809904 L4 length:3 (1,16)->(4,16))                      0.120     3.671
| (CHANY:1117620 L4 length:3 (3,17)->(3,20))                     0.120     3.791
| (CHANY:1117836 L4 length:3 (3,20)->(3,23))                     0.120     3.911
| (CHANX:844524 L4 length:3 (4,22)->(7,22))                      0.120     4.031
| (CHANX:844740 L4 length:3 (7,22)->(10,22))                     0.120     4.151
| (CHANX:844956 L4 length:3 (10,22)->(13,22))                    0.120     4.271
| (CHANX:845172 L4 length:3 (13,22)->(16,22))                    0.120     4.391
| (CHANX:845388 L4 length:3 (16,22)->(19,22))                    0.120     4.511
| (CHANX:845604 L4 length:3 (19,22)->(22,22))                    0.120     4.631
| (CHANX:845820 L4 length:3 (22,22)->(25,22))                    0.120     4.751
| (CHANX:846036 L4 length:3 (25,22)->(28,22))                    0.120     4.871
| (CHANX:846252 L4 length:3 (28,22)->(31,22))                    0.120     4.991
| (CHANX:846468 L4 length:3 (31,22)->(34,22))                    0.120     5.111
| (CHANX:846684 L4 length:3 (34,22)->(37,22))                    0.120     5.231
| (CHANX:846900 L4 length:3 (37,22)->(40,22))                    0.120     5.351
| (CHANX:847116 L4 length:3 (40,22)->(43,22))                    0.120     5.471
| (CHANX:847332 L4 length:3 (43,22)->(46,22))                    0.120     5.591
| (CHANX:847548 L4 length:3 (46,22)->(49,22))                    0.120     5.711
| (CHANX:847764 L4 length:3 (49,22)->(52,22))                    0.120     5.831
| (CHANY:1351332 L4 length:3 (51,23)->(51,26))                   0.120     5.951
| (CHANY:1351548 L4 length:3 (51,26)->(51,29))                   0.120     6.071
| (CHANY:1351764 L4 length:3 (51,29)->(51,32))                   0.120     6.191
| (CHANY:1351980 L4 length:3 (51,32)->(51,35))                   0.120     6.311
| (CHANY:1352196 L4 length:3 (51,35)->(51,38))                   0.120     6.431
| (CHANY:1352412 L4 length:3 (51,38)->(51,41))                   0.120     6.551
| (CHANY:1352628 L4 length:3 (51,41)->(51,44))                   0.120     6.671
| (CHANY:1352844 L4 length:3 (51,44)->(51,47))                   0.120     6.791
| (CHANX:985356 L4 length:3 (52,46)->(55,46))                    0.120     6.911
| (CHANX:985572 L4 length:3 (55,46)->(58,46))                    0.120     7.031
| (CHANX:985788 L4 length:3 (58,46)->(61,46))                    0.120     7.151
| (CHANX:986004 L4 length:3 (61,46)->(64,46))                    0.120     7.271
| (CHANX:986220 L4 length:3 (64,46)->(67,46))                    0.120     7.391
| (CHANX:986436 L4 length:3 (67,46)->(70,46))                    0.120     7.511
| (CHANX:986652 L4 length:3 (70,46)->(73,46))                    0.120     7.631
| (CHANX:986868 L4 length:3 (73,46)->(76,46))                    0.120     7.751
| (CHANY:1469700 L4 length:3 (75,47)->(75,50))                   0.120     7.871
| (CHANY:1469916 L4 length:3 (75,50)->(75,53))                   0.120     7.991
| (CHANY:1470132 L4 length:3 (75,53)->(75,56))                   0.120     8.111
| (CHANY:1470348 L4 length:3 (75,56)->(75,59))                   0.120     8.231
| (CHANY:1470564 L4 length:3 (75,59)->(75,62))                   0.120     8.351
| (CHANX:1067218 L4 length:2 (76,60)->(78,60))                   0.120     8.471
| (CHANY:1485284 L4 length:3 (78,61)->(78,64))                   0.120     8.591
| (CHANY:1485418 L4 length:3 (78,63)->(78,66))                   0.120     8.711
| (IPIN:686980 side:LEFT (79,66))                                0.164     8.875
| (intra 'io' routing)                                           0.118     8.992
out:ff5.outpad[0] (.output at (79,66))                           0.000     8.992
data arrival time                                                          8.992

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -8.992
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.192


#Path 2
Startpoint: ff1.Q[0] (dffsre at (1,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (1,2) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (1,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (1,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:31661 side:RIGHT (1,1))                                  0.000     2.951
| (CHANY:1106642 L4 length:2 (1,1)->(1,3))                       0.120     3.071
| (CHANX:729685 L1 length:0 (1,2)->(1,2))                        0.108     3.179
| (IPIN:52035 side:TOP (1,2))                                    0.164     3.343
| (intra 'clb' routing)                                          0.378     3.721
ff2.D[0] (dffsre at (1,2))                                       0.000     3.721
data arrival time                                                          3.721

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (1,2))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.721
--------------------------------------------------------------------------------
slack (MET)                                                                5.115


#Path 3
Startpoint: ff4.Q[0] (dffsre at (1,4) clocked by clock0)
Endpoint  : ff5.D[0] (dffsre at (1,5) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff4.C[0] (dffsre at (1,4))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff4.Q[0] (dffsre at (1,4)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:66343 side:RIGHT (1,4))                                  0.000     2.951
| (CHANY:1106966 L4 length:3 (1,4)->(1,7))                       0.120     3.071
| (IPIN:76995 side:RIGHT (1,5))                                  0.164     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff5.D[0] (dffsre at (1,5))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff5.C[0] (dffsre at (1,5))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 4
Startpoint: ff3.Q[0] (dffsre at (1,3) clocked by clock0)
Endpoint  : ff4.D[0] (dffsre at (1,4) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff3.C[0] (dffsre at (1,3))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff3.Q[0] (dffsre at (1,3)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:59183 side:RIGHT (1,3))                                  0.000     2.951
| (CHANY:1106894 L4 length:3 (1,3)->(1,6))                       0.120     3.071
| (IPIN:66377 side:RIGHT (1,4))                                  0.164     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff4.D[0] (dffsre at (1,4))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff4.C[0] (dffsre at (1,4))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 5
Startpoint: ff2.Q[0] (dffsre at (1,2) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (1,3) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (1,2))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (1,2)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:52023 side:RIGHT (1,2))                                  0.000     2.951
| (CHANY:1106822 L4 length:3 (1,2)->(1,5))                       0.120     3.071
| (IPIN:59217 side:RIGHT (1,3))                                  0.164     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff3.D[0] (dffsre at (1,3))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff3.C[0] (dffsre at (1,3))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 6
Startpoint: rst4.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff5.R[0] (dffsre at (1,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst4.inpad[0] (.input at (9,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (OPIN:3434 side:TOP (9,0))                                                                                                                                                                                                           0.000     1.099
| (CHANX:718749 L4 length:3 (9,0)->(6,0))                                                                                                                                                                                              0.120     1.219
| (CHANY:1126086 L4 length:0 (5,1)->(5,1))                                                                                                                                                                                             0.120     1.339
| (CHANX:724167 L4 length:3 (5,1)->(2,1))                                                                                                                                                                                              0.120     1.459
| (CHANY:1106808 L4 length:3 (1,2)->(1,5))                                                                                                                                                                                             0.120     1.579
| (CHANX:746901 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                              0.120     1.699
| (IPIN:76969 side:TOP (1,5))                                                                                                                                                                                                          0.164     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     2.071
$abc$438$techmap$techmap428$abc$263$auto$blifparse.cc:362:parse_blif$264.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.in[0] (.names at (1,5))                        0.000     2.071
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     2.141
$abc$438$techmap$techmap428$abc$263$auto$blifparse.cc:362:parse_blif$264.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.out[0] (.names at (1,5))                       0.000     2.141
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     2.290
| (OPIN:76951 side:TOP (1,5))                                                                                                                                                                                                          0.000     2.290
| (CHANX:746909 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                              0.120     2.410
| (CHANY:1102262 L4 length:3 (0,6)->(0,9))                                                                                                                                                                                             0.120     2.530
| (CHANX:752654 L4 length:0 (1,6)->(1,6))                                                                                                                                                                                              0.120     2.650
| (CHANY:1106887 L4 length:3 (1,6)->(1,3))                                                                                                                                                                                             0.120     2.770
| (IPIN:77011 side:RIGHT (1,5))                                                                                                                                                                                                        0.164     2.933
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.954
ff5.R[0] (dffsre at (1,5))                                                                                                                                                                                                             0.000     2.954
data arrival time                                                                                                                                                                                                                                2.954

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff5.C[0] (dffsre at (1,5))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.954
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.033


#Path 7
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (1,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst2.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (OPIN:3014 side:TOP (8,0))                                                                                                                                                                                                           0.000     1.099
| (CHANX:718657 L4 length:3 (8,0)->(5,0))                                                                                                                                                                                              0.120     1.219
| (CHANY:1121206 L4 length:2 (4,1)->(4,3))                                                                                                                                                                                             0.120     1.339
| (CHANX:735443 L4 length:3 (4,3)->(1,3))                                                                                                                                                                                              0.120     1.459
| (IPIN:59194 side:TOP (1,3))                                                                                                                                                                                                          0.164     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.831
$abc$438$techmap$techmap426$abc$271$auto$blifparse.cc:362:parse_blif$272.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.in[0] (.names at (1,3))                        0.000     1.831
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.901
$abc$438$techmap$techmap426$abc$271$auto$blifparse.cc:362:parse_blif$272.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.out[0] (.names at (1,3))                       0.000     1.901
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     2.050
| (OPIN:59173 side:TOP (1,3))                                                                                                                                                                                                          0.000     2.050
| (CHANX:735461 L4 length:0 (1,3)->(1,3))                                                                                                                                                                                              0.120     2.170
| (CHANY:1102118 L4 length:3 (0,4)->(0,7))                                                                                                                                                                                             0.120     2.290
| (CHANX:741206 L4 length:0 (1,4)->(1,4))                                                                                                                                                                                              0.120     2.410
| (CHANY:1106671 L4 length:3 (1,4)->(1,1))                                                                                                                                                                                             0.120     2.530
| (IPIN:59233 side:RIGHT (1,3))                                                                                                                                                                                                        0.164     2.693
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.714
ff3.R[0] (dffsre at (1,3))                                                                                                                                                                                                             0.000     2.714
data arrival time                                                                                                                                                                                                                                2.714

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff3.C[0] (dffsre at (1,3))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.714
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.273


#Path 8
Startpoint: rst3.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff4.R[0] (dffsre at (1,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst3.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (OPIN:3032 side:TOP (8,0))                                                                                                                                                                                                           0.000     1.099
| (CHANX:718687 L4 length:3 (8,0)->(5,0))                                                                                                                                                                                              0.120     1.219
| (CHANY:1121236 L4 length:3 (4,1)->(4,4))                                                                                                                                                                                             0.120     1.339
| (CHANX:741199 L4 length:3 (4,4)->(1,4))                                                                                                                                                                                              0.120     1.459
| (IPIN:66354 side:TOP (1,4))                                                                                                                                                                                                          0.164     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.831
$abc$438$techmap$techmap427$abc$267$auto$blifparse.cc:362:parse_blif$268.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.in[0] (.names at (1,4))                        0.000     1.831
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.901
$abc$438$techmap$techmap427$abc$267$auto$blifparse.cc:362:parse_blif$268.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.out[0] (.names at (1,4))                       0.000     1.901
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     2.050
| (OPIN:66333 side:TOP (1,4))                                                                                                                                                                                                          0.000     2.050
| (CHANX:741185 L4 length:0 (1,4)->(1,4))                                                                                                                                                                                              0.120     2.170
| (CHANY:1102190 L4 length:3 (0,5)->(0,8))                                                                                                                                                                                             0.120     2.290
| (CHANX:746930 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                              0.120     2.410
| (CHANY:1106815 L4 length:3 (1,5)->(1,2))                                                                                                                                                                                             0.120     2.530
| (IPIN:66393 side:RIGHT (1,4))                                                                                                                                                                                                        0.164     2.693
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.714
ff4.R[0] (dffsre at (1,4))                                                                                                                                                                                                             0.000     2.714
data arrival time                                                                                                                                                                                                                                2.714

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff4.C[0] (dffsre at (1,4))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.714
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.273


#Path 9
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (1,2) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                    0.000     1.000
| (intra 'io' routing)                                                                             0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                                                       0.000     1.099
| (CHANX:718607 L4 length:3 (7,0)->(4,0))                                                          0.120     1.219
| (CHANY:1121250 L4 length:0 (4,1)->(4,1))                                                         0.120     1.339
| (CHANX:724035 L4 length:3 (4,1)->(1,1))                                                          0.120     1.459
| (IPIN:31676 side:TOP (1,1))                                                                      0.164     1.623
| (intra 'clb' routing)                                                                            0.208     1.831
$abc$438$auto$simplemap.cc:333:simplemap_lut$429[1].in[0] (.names at (1,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                                         0.120     1.951
$abc$438$auto$simplemap.cc:333:simplemap_lut$429[1].out[0] (.names at (1,1))                       0.000     1.951
| (intra 'clb' routing)                                                                            0.149     2.100
| (OPIN:31660 side:RIGHT (1,1))                                                                    0.000     2.100
| (CHANY:1106712 L4 length:3 (1,1)->(1,4))                                                         0.120     2.220
| (IPIN:52073 side:RIGHT (1,2))                                                                    0.164     2.383
| (intra 'clb' routing)                                                                            0.020     2.404
ff2.R[0] (dffsre at (1,2))                                                                         0.000     2.404
data arrival time                                                                                            2.404

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
ff2.C[0] (dffsre at (1,2))                                                                         0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                    0.087     8.986
data required time                                                                                           8.986
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.986
data arrival time                                                                                           -2.404
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  6.583


#Path 10
Startpoint: start.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (1,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (9,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:3402 side:TOP (9,0))                                     0.000     1.099
| (CHANX:718741 L4 length:3 (9,0)->(6,0))                        0.120     1.219
| (CHANX:718525 L4 length:3 (6,0)->(3,0))                        0.120     1.339
| (CHANY:1121218 L4 length:0 (4,1)->(4,1))                       0.120     1.459
| (CHANX:724003 L4 length:3 (4,1)->(1,1))                        0.120     1.579
| (IPIN:31668 side:TOP (1,1))                                    0.164     1.743
| (intra 'clb' routing)                                          0.208     1.951
$abc$279$li0_li0.in[0] (.names at (1,1))                         0.000     1.951
| (primitive '.names' combinational delay)                       0.280     2.231
$abc$279$li0_li0.out[0] (.names at (1,1))                        0.000     2.231
| (intra 'clb' routing)                                          0.000     2.231
ff1.D[0] (dffsre at (1,1))                                       0.000     2.231
data arrival time                                                          2.231

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (1,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.231
--------------------------------------------------------------------------------
slack (MET)                                                                6.605


#End of timing report
