Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 28 17:47:37 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (17)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_APB_Master/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_APB_Master/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_APB_Master/temp_addr_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_APB_Master/temp_write_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_FIFO/U_APB_Intf_GP_FIFO/FSM_onehot_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.508        0.000                      0                 2634        0.089        0.000                      0                 2634        3.750        0.000                       0                  1191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.508        0.000                      0                 2634        0.089        0.000                      0                 2634        3.750        0.000                       0                  1191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 1.448ns (15.576%)  route 7.848ns (84.424%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.031     8.335    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.459 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=2, routed)           0.502     8.961    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.085 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.403     9.488    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.506    10.118    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.242 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.738    11.980    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.124    12.104 r  U_Core/U_ControlUnit/q[8]_i_4/O
                         net (fo=1, routed)           0.571    12.676    U_Core/U_ControlUnit/q[8]_i_4_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           0.734    13.534    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124    13.658 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.727    14.385    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB0
    SLICE_X6Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.512    14.853    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.893    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 1.448ns (15.825%)  route 7.702ns (84.175%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.031     8.335    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.459 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=2, routed)           0.502     8.961    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.085 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.403     9.488    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.506    10.118    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.242 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.457    11.700    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[30]_3
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.824 r  U_Core/U_DataPath/U_DecReg_ImmExtend/RegFile_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.756    12.579    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_2_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124    12.703 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.769    13.472    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    13.596 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.642    14.238    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIA1
    SLICE_X10Y12         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.447    14.788    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y12         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X10Y12         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.768    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 3.081ns (33.744%)  route 6.050ns (66.256%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.163     8.466    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.590 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.590    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_70[0]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.220    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.337    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.454    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.571 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.571    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.688 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.688    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.805 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.805    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.044 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[2]
                         net (fo=1, routed)           0.601    10.646    U_Core/U_DataPath/U_DecReg_RFRD1/O[2]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.327    10.973 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[30]_i_12/O
                         net (fo=1, routed)           0.524    11.497    U_Core/U_ControlUnit/q_reg[30]_4
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.348    11.845 r  U_Core/U_ControlUnit/q[30]_i_6/O
                         net (fo=1, routed)           0.701    12.546    U_Core/U_ControlUnit/q[30]_i_6_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    12.670 r  U_Core/U_ControlUnit/q[30]_i_1__0/O
                         net (fo=2, routed)           0.546    13.215    U_Core/U_ControlUnit/q_reg[31][28]
    SLICE_X4Y21          LUT6 (Prop_lut6_I4_O)        0.124    13.339 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.880    14.219    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X10Y20         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X10Y20         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.858    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 1.448ns (15.948%)  route 7.631ns (84.052%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.031     8.335    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.459 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=2, routed)           0.502     8.961    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.085 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.403     9.488    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.506    10.118    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.242 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.472    11.714    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  U_Core/U_ControlUnit/q[23]_i_4/O
                         net (fo=1, routed)           0.591    12.429    U_Core/U_ControlUnit/q[23]_i_4_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.553 r  U_Core/U_ControlUnit/q[23]_i_1__0/O
                         net (fo=2, routed)           0.857    13.410    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124    13.534 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.634    14.168    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X6Y17          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.509    14.850    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y17          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.826    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 1.448ns (15.980%)  route 7.613ns (84.020%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.031     8.335    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.459 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=2, routed)           0.502     8.961    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.085 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.403     9.488    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.506    10.118    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.242 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.738    11.980    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.124    12.104 r  U_Core/U_ControlUnit/q[8]_i_4/O
                         net (fo=1, routed)           0.571    12.676    U_Core/U_ControlUnit/q[8]_i_4_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           0.734    13.534    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124    13.658 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.492    14.150    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X8Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.826    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 1.448ns (16.041%)  route 7.579ns (83.959%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.031     8.335    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.459 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=2, routed)           0.502     8.961    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.085 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.403     9.488    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.506    10.118    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.242 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.345    11.587    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.711 r  U_Core/U_ControlUnit/q[19]_i_3/O
                         net (fo=1, routed)           0.589    12.300    U_Core/U_ControlUnit/q[19]_i_3_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124    12.424 r  U_Core/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           0.943    13.366    U_Core/U_ControlUnit/q_reg[31][17]
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.490 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.625    14.115    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIA1
    SLICE_X6Y18          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.507    14.848    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y18          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.815    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 2.942ns (32.613%)  route 6.079ns (67.387%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.163     8.466    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.590 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.590    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_70[0]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.220    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.337    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.454    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.571 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.571    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.688 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.688    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  U_Core/U_DataPath/U_ALU/result0_carry__5/O[2]
                         net (fo=1, routed)           0.792    10.719    U_Core/U_DataPath/U_ALU/result0_carry__5_n_5
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.327    11.046 r  U_Core/U_DataPath/U_ALU/q[26]_i_8/O
                         net (fo=1, routed)           0.560    11.606    U_Core/U_ControlUnit/q_reg[26]_4
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.326    11.932 r  U_Core/U_ControlUnit/q[26]_i_4/O
                         net (fo=1, routed)           0.443    12.375    U_Core/U_ControlUnit/q[26]_i_4_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    12.499 r  U_Core/U_ControlUnit/q[26]_i_1__0/O
                         net (fo=2, routed)           0.910    13.409    U_Core/U_ControlUnit/q_reg[31][24]
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124    13.533 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.577    14.109    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X10Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.439    14.780    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.833    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 2.184ns (23.674%)  route 7.041ns (76.326%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.133     8.436    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124     8.560 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.623     9.184    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[1]
    SLICE_X6Y23          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.704 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.830    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.034    10.980    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X7Y26          LUT5 (Prop_lut5_I2_O)        0.124    11.104 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.263    11.367    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.491 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           0.995    12.486    U_Core/U_ControlUnit/btaken
    SLICE_X7Y26          LUT5 (Prop_lut5_I0_O)        0.152    12.638 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.350    13.988    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X9Y15          LUT3 (Prop_lut3_I1_O)        0.326    14.314 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[12]_i_1__1/O
                         net (fo=1, routed)           0.000    14.314    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[12]
    SLICE_X9Y15          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.444    14.785    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y15          FDCE (Setup_fdce_C_D)        0.029    15.039    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.184ns (23.676%)  route 7.040ns (76.324%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.133     8.436    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124     8.560 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.623     9.184    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[1]
    SLICE_X6Y23          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.704 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.830    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.034    10.980    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X7Y26          LUT5 (Prop_lut5_I2_O)        0.124    11.104 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.263    11.367    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.491 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           0.995    12.486    U_Core/U_ControlUnit/btaken
    SLICE_X7Y26          LUT5 (Prop_lut5_I0_O)        0.152    12.638 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.349    13.987    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.326    14.313 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[5]_i_1__1/O
                         net (fo=1, routed)           0.000    14.313    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[5]
    SLICE_X9Y13          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.445    14.786    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDCE (Setup_fdce_C_D)        0.029    15.040    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 2.184ns (23.688%)  route 7.036ns (76.312%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          1.635     7.179    U_Core/U_ControlUnit/Q[0]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.133     8.436    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124     8.560 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.623     9.184    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[1]
    SLICE_X6Y23          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.704 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.830    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.034    10.980    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X7Y26          LUT5 (Prop_lut5_I2_O)        0.124    11.104 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.263    11.367    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.491 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           0.995    12.486    U_Core/U_ControlUnit/btaken
    SLICE_X7Y26          LUT5 (Prop_lut5_I0_O)        0.152    12.638 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.344    13.982    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.326    14.308 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    14.308    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[4]
    SLICE_X9Y11          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.447    14.788    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)        0.031    15.044    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                  0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_GP_FIFO/U_APB_Intf_GP_FIFO/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.592     1.475    u_GP_FIFO/U_APB_Intf_GP_FIFO/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  u_GP_FIFO/U_APB_Intf_GP_FIFO/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_GP_FIFO/U_APB_Intf_GP_FIFO/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           0.110     1.726    u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/DIB0
    SLICE_X6Y8           RAMD32                                       r  u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.863     1.990    u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y8           RAMD32                                       r  u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.637    u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.541%)  route 0.216ns (60.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.216     1.805    U_RAM/ADDRARDADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.509%)  route 0.216ns (60.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.216     1.805    U_RAM/ADDRARDADDR[2]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.509%)  route 0.216ns (60.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.216     1.805    U_RAM/ADDRARDADDR[4]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.253%)  route 0.218ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.218     1.807    U_RAM/ADDRARDADDR[9]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_GP_FIFO/U_APB_Intf_GP_FIFO/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.592     1.475    u_GP_FIFO/U_APB_Intf_GP_FIFO/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  u_GP_FIFO/U_APB_Intf_GP_FIFO/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_GP_FIFO/U_APB_Intf_GP_FIFO/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.121     1.737    u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/DIA0
    SLICE_X6Y8           RAMD32                                       r  u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.863     1.990    u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y8           RAMD32                                       r  u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.638    u_GP_FIFO/u_fifo/u_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.595     1.478    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[7]/Q
                         net (fo=1, routed)           0.054     1.673    u_fnd_pp/U_APB_Intf_GPIO/slv_reg0[7]
    SLICE_X2Y3           LUT5 (Prop_lut5_I1_O)        0.045     1.718 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.718    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[7]
    SLICE_X2Y3           FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.866     1.993    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[7]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121     1.612    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.566     1.449    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X13Y5          FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[8]/Q
                         net (fo=1, routed)           0.054     1.644    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[8]
    SLICE_X12Y5          LUT4 (Prop_lut4_I2_O)        0.045     1.689 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     1.689    U_GPOA/U_APB_Intf_GPIO/p_0_in[8]
    SLICE_X12Y5          FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.836     1.963    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[8]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.121     1.583    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.586     1.469    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.054     1.664    U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[27]
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.045     1.709 r  U_GPIB/U_APB_Intf_GPIO/PRDATA[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.709    U_GPIB/U_APB_Intf_GPIO/p_0_in[27]
    SLICE_X2Y29          FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.855     1.982    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[27]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121     1.603    U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.472%)  route 0.326ns (66.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_APB_Master/temp_wdata_reg_reg[1]/Q
                         net (fo=15, routed)          0.326     1.938    U_RAM/Q[1]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y12   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y12   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y12   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y12   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y12   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y12   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y27    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y27    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[21]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK



