
*** Running vivado
    with args -log topModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source topModule.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 13 23:31:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source topModule.tcl -notrace
Command: link_design -top topModule -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 589.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 735.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 735.012 ; gain = 367.961
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 771.215 ; gain = 36.203

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21b06c534

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1322.438 ; gain = 551.223

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 83c18cfbb48a7655.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1758.016 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1758.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1769.164 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 22a58919e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1769.164 ; gain = 42.949
Phase 1.1 Core Generation And Design Setup | Checksum: 22a58919e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1769.164 ; gain = 42.949

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22a58919e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1769.164 ; gain = 42.949
Phase 1 Initialization | Checksum: 22a58919e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1769.164 ; gain = 42.949

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 22a58919e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.164 ; gain = 42.949

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22a58919e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.164 ; gain = 42.949
Phase 2 Timer Update And Timing Data Collection | Checksum: 22a58919e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.164 ; gain = 42.949

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24e39af88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.164 ; gain = 42.949
Retarget | Checksum: 24e39af88
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25724cbf3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.164 ; gain = 42.949
Constant propagation | Checksum: 25724cbf3
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1769.164 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1769.164 ; gain = 0.000
Phase 5 Sweep | Checksum: 2983b0441

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.164 ; gain = 42.949
Sweep | Checksum: 2983b0441
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 876 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2983b0441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.164 ; gain = 42.949
BUFG optimization | Checksum: 2983b0441
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2983b0441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.164 ; gain = 42.949
Shift Register Optimization | Checksum: 2983b0441
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2b70497b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1769.164 ; gain = 42.949
Post Processing Netlist | Checksum: 2b70497b5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 240df889a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1769.164 ; gain = 42.949

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1769.164 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 240df889a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1769.164 ; gain = 42.949
Phase 9 Finalization | Checksum: 240df889a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1769.164 ; gain = 42.949
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              13  |                                             84  |
|  Constant propagation         |               1  |              62  |                                             49  |
|  Sweep                        |               6  |              46  |                                            876  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 240df889a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1769.164 ; gain = 42.949

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 24a729b27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1854.055 ; gain = 0.000
Ending Power Optimization Task | Checksum: 24a729b27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1854.055 ; gain = 84.891

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24a729b27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1854.055 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1854.055 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2c9fac047

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1854.055 ; gain = 1119.043
INFO: [Vivado 12-24828] Executing command : report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
Command: report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1854.055 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.055 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1854.055 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1854.055 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1854.055 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1854.055 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e60134e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1854.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus SD are not locked:  'SD[7]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1986ba9e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.756 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22d3dc6ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22d3dc6ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22d3dc6ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 298204495

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2223bcdb7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2223bcdb7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 35e408c18

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2e5e02300

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 137 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 60 nets or LUTs. Breaked 0 LUT, combined 60 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net leftLED/rDutyCycle[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net leftLED/bDutyCycle[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1854.055 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             60  |                    60  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             60  |                    62  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1cdd00b9a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 25967703e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 2 Global Placement | Checksum: 25967703e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 266bbcf10

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1c93b53

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24cb8c309

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23f2a9eb9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bf0e7d70

Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b1ca2973

Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 230f221f2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 28f5fb2c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fd9605f5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fd9605f5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26be17ce9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.513 | TNS=-2047.730 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ac8b4e54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21b76293d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 26be17ce9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.632. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22e7d425a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22e7d425a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22e7d425a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22e7d425a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22e7d425a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1854.055 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26c000673

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000
Ending Placer Task | Checksum: 194785409

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.055 ; gain = 0.000
104 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file topModule_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file topModule_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file topModule_utilization_placed.rpt -pb topModule_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1854.055 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.055 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.055 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1854.055 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1854.055 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1854.055 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.60s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1854.055 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.632 | TNS=-2012.158 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b01061f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.055 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.632 | TNS=-2012.158 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1b01061f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.055 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.632 | TNS=-2012.158 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/gDutyCycle[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net leftLED/gDutyCycle[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.611 | TNS=-2011.591 |
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[4]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[4]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.603 | TNS=-2011.435 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[1]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[1]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.596 | TNS=-2011.295 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_265__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.595 | TNS=-2011.271 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_304__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.593 | TNS=-2011.223 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_221__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.590 | TNS=-2011.151 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_173__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.587 | TNS=-2011.082 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.547 | TNS=-2009.236 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/rDutyCycle[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net leftLED/rDutyCycle[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.533 | TNS=-2008.858 |
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[16]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[16]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.506 | TNS=-2008.698 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[12]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[12]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.495 | TNS=-2008.643 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[14]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[14]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.489 | TNS=-2008.472 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_53__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.486 | TNS=-2007.381 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[24]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[24]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.464 | TNS=-2007.317 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[12]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.463 | TNS=-2006.992 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.452 | TNS=-2006.845 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[8]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.438 | TNS=-2006.571 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[8]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[8]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.434 | TNS=-2006.546 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_197__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.431 | TNS=-2006.510 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_138__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.428 | TNS=-2006.474 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_76__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.422 | TNS=-2005.450 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bDutyCycle[4].  Re-placed instance leftLED/bDutyCycle_reg__1
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.422 | TNS=-2002.075 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_103__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.422 | TNS=-2002.075 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_173__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.421 | TNS=-2002.057 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_221__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.419 | TNS=-2001.781 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_265__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_227_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_312__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.418 | TNS=-2001.762 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_304__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_269_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_344__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.414 | TNS=-2001.686 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_221__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_179_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_276__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.411 | TNS=-2001.631 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_173__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_234__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.408 | TNS=-2001.577 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_186__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.405 | TNS=-2001.015 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[22]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.404 | TNS=-2000.808 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_265_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.397 | TNS=-2000.603 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_76__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.394 | TNS=-2000.567 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_138__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.391 | TNS=-2000.532 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_197__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.391 | TNS=-2000.499 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_53__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.388 | TNS=-2000.405 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_244_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.385 | TNS=-1999.923 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_304__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.375 | TNS=-1997.773 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_221__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_179_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_272_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_272
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_272_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.372 | TNS=-1997.722 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_173__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_230_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_230
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_230_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.369 | TNS=-1997.673 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_182_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_182
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.365 | TNS=-1997.609 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_272_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.362 | TNS=-1997.561 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_230_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[14]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.330 | TNS=-1997.037 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_31__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.329 | TNS=-1996.261 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.328 | TNS=-1995.853 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_31__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.305 | TNS=-1995.000 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_186__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[14]_i_16_n_0.  Re-placed instance leftLED/gLight/offTime[14]_i_16
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[14]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.297 | TNS=-1994.273 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bDutyCycle[3].  Re-placed instance leftLED/bDutyCycle_reg__2
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.278 | TNS=-1993.760 |
INFO: [Physopt 32-663] Processed net leftLED/bDutyCycle[4].  Re-placed instance leftLED/bDutyCycle_reg__1
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.266 | TNS=-1991.654 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_75__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.263 | TNS=-1991.615 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_137__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.260 | TNS=-1991.578 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_182_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_182
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.260 | TNS=-1991.473 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_196__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.257 | TNS=-1991.437 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_197__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_144_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_250_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_250
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_250_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.257 | TNS=-1991.133 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_243__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.253 | TNS=-1990.723 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_54_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_54
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[6]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.250 | TNS=-1990.675 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_412_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.250 | TNS=-1989.170 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_103__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_5_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.230 | TNS=-1986.535 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_76__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_34_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_148_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_148
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_148_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.213 | TNS=-1986.178 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_30__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_13_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_86_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_86
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.213 | TNS=-1986.040 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_286__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.210 | TNS=-1985.977 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_244__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.207 | TNS=-1984.404 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_75__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_34_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_289_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_289
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_289_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.200 | TNS=-1984.220 |
INFO: [Physopt 32-702] Processed net leftLED/bDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_38_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_152_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_152
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.200 | TNS=-1984.220 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_200_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_200
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_200_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.199 | TNS=-1982.785 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_249_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_249
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_249_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.176 | TNS=-1982.256 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_207_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_207
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_207_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.153 | TNS=-1981.731 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_286__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.142 | TNS=-1981.445 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.140 | TNS=-1981.043 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_204_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_204
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_204_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.126 | TNS=-1980.756 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_85_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_85
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.125 | TNS=-1980.676 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_245_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_245
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_245_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.122 | TNS=-1980.515 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.118 | TNS=-1980.255 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_81_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_98_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_98
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[6]_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.118 | TNS=-1979.734 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_155_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_155
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_155_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.109 | TNS=-1979.435 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_207_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.105 | TNS=-1979.155 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_158_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.105 | TNS=-1979.155 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[18]_i_6_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[10]_i_17_n_0.  Re-placed instance leftLED/bLight/offTime[10]_i_17
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[10]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.104 | TNS=-1978.399 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_138__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_82_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_204_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_204
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_204_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.095 | TNS=-1978.219 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_148_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_148
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_148_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.093 | TNS=-1978.179 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[18]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_22_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_78_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[6]_i_87_n_0.  Re-placed instance leftLED/rLight/offTime[6]_i_87
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[6]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.089 | TNS=-1977.931 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_249_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_249
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_249_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.084 | TNS=-1977.648 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_408_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.080 | TNS=-1976.947 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_251_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_251
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_251_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.077 | TNS=-1976.896 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_157_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_300_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_300
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_300_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.072 | TNS=-1975.833 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[10]_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[6]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[6]_i_26_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_196_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_255_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.064 | TNS=-1973.924 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_147_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_147
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_147_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.061 | TNS=-1973.885 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_251_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_251
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_251_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.058 | TNS=-1973.846 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_206_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_206
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.040 | TNS=-1973.630 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_252_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_252
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_252_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.038 | TNS=-1973.582 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_268_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.036 | TNS=-1972.110 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_286__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_248_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_323_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_323
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_323_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.007 | TNS=-1971.497 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_255__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.004 | TNS=-1971.434 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_210__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.002 | TNS=-1971.329 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_285__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.999 | TNS=-1971.205 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_151__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.992 | TNS=-1970.995 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_353_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_353
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_353_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.991 | TNS=-1970.983 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_299_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_299
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_299_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_205_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_205
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_110_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_110
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_110_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_146_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_146
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_352_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_352
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_31__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_85_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_85
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_244__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_203_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_251_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_251
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[14]_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_63_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_63
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_62_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_62
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_61_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_61
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime1__5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_290_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_290
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_132_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_132
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_299_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_139_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1_i_3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1858.125 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 169f31ccb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1858.125 ; gain = 4.070

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[23]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[23]_i_1_comp.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_138__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_82_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[14]_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_133_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_133
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_173__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime0[10].  Re-placed instance leftLED/rLight/offTime[10]_i_2
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_81_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_99_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_99
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/bDutyCycle[4]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[17]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[17]_i_1_comp.
INFO: [Physopt 32-702] Processed net leftLED/bDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_38_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[10]_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[6]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[6]_i_26_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_196_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[2]_i_315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_98_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_98
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[21]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[21]_i_1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_103__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_5_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_167_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_314_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[18]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[18]_i_1__1_comp.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[10]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[10]_i_1__1_comp.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_75__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_34_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[18]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_134_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_134
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_22_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_78_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_232_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_232
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_31__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[26]_i_85_n_0.  Re-placed instance leftLED/gLight/offTime[26]_i_85
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_22_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_78_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_86_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_86
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_77_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[25]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[25]_i_1__1_comp.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_234_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_234
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_233_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_233
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[22]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1858.125 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 169f31ccb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1858.125 ; gain = 4.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1858.125 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.786 | TNS=-1957.684 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.846  |         54.474  |            4  |              0  |                   146  |           0  |           2  |  00:00:14  |
|  Total          |          0.846  |         54.474  |            4  |              0  |                   146  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1858.125 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 176947c39

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1858.125 ; gain = 4.070
INFO: [Common 17-83] Releasing license: Implementation
777 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1858.125 ; gain = 4.070
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1874.766 ; gain = 9.301
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.766 ; gain = 14.301
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.766 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1879.766 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1879.766 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1879.766 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.766 ; gain = 14.301
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 22b0ed81 ConstDB: 0 ShapeSum: 11b70a3d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 671476d3 | NumContArr: 8f3153f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f559814c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1993.492 ; gain = 113.727

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f559814c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1993.492 ; gain = 113.727

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f559814c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1993.492 ; gain = 113.727
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d68d92d6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.574 ; gain = 164.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.536| TNS=-1915.773| WHS=-0.207 | THS=-76.979|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 264acf252

Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2050.879 ; gain = 171.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.536| TNS=-1957.650| WHS=-0.023 | THS=-0.216 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 25537ad56

Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2055.207 ; gain = 175.441

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11425
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11425
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22f4f9968

Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2061.055 ; gain = 181.289

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22f4f9968

Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2061.055 ; gain = 181.289

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1aff056f4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2061.055 ; gain = 181.289
Phase 4 Initial Routing | Checksum: 1aff056f4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2061.055 ; gain = 181.289

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4328
 Number of Nodes with overlaps = 1908
 Number of Nodes with overlaps = 843
 Number of Nodes with overlaps = 442
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.999| TNS=-2062.831| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 22136cc08

Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1139
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.550| TNS=-2071.803| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 39c452e9a

Time (s): cpu = 00:00:52 ; elapsed = 00:01:32 . Memory (MB): peak = 2104.180 ; gain = 224.414
Phase 5 Rip-up And Reroute | Checksum: 39c452e9a

Time (s): cpu = 00:00:52 ; elapsed = 00:01:32 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 38a8265c7

Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2104.180 ; gain = 224.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.911| TNS=-2053.626| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1f44b8c27

Time (s): cpu = 00:00:53 ; elapsed = 00:01:33 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f44b8c27

Time (s): cpu = 00:00:53 ; elapsed = 00:01:33 . Memory (MB): peak = 2104.180 ; gain = 224.414
Phase 6 Delay and Skew Optimization | Checksum: 1f44b8c27

Time (s): cpu = 00:00:53 ; elapsed = 00:01:33 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.802| TNS=-2037.544| WHS=0.041  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1fd0f766c

Time (s): cpu = 00:00:53 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.180 ; gain = 224.414
Phase 7 Post Hold Fix | Checksum: 1fd0f766c

Time (s): cpu = 00:00:54 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.76181 %
  Global Horizontal Routing Utilization  = 2.41276 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1fd0f766c

Time (s): cpu = 00:00:54 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fd0f766c

Time (s): cpu = 00:00:54 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 248c54bd1

Time (s): cpu = 00:00:55 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 248c54bd1

Time (s): cpu = 00:00:55 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.180 ; gain = 224.414

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.802| TNS=-2037.544| WHS=0.041  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 248c54bd1

Time (s): cpu = 00:00:55 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.180 ; gain = 224.414
Total Elapsed time in route_design: 94.888 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1a1187510

Time (s): cpu = 00:00:55 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.180 ; gain = 224.414
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a1187510

Time (s): cpu = 00:00:55 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.180 ; gain = 224.414

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
793 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 2104.180 ; gain = 224.414
INFO: [Vivado 12-24828] Executing command : report_drc -file topModule_drc_routed.rpt -pb topModule_drc_routed.pb -rpx topModule_drc_routed.rpx
Command: report_drc -file topModule_drc_routed.rpt -pb topModule_drc_routed.pb -rpx topModule_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.180 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file topModule_methodology_drc_routed.rpt -pb topModule_methodology_drc_routed.pb -rpx topModule_methodology_drc_routed.rpx
Command: report_methodology -file topModule_methodology_drc_routed.rpt -pb topModule_methodology_drc_routed.pb -rpx topModule_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.195 ; gain = 8.016
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file topModule_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file topModule_route_status.rpt -pb topModule_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file topModule_power_routed.rpt -pb topModule_power_summary_routed.pb -rpx topModule_power_routed.rpx
Command: report_power -file topModule_power_routed.rpt -pb topModule_power_summary_routed.pb -rpx topModule_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
810 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file topModule_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file topModule_bus_skew_routed.rpt -pb topModule_bus_skew_routed.pb -rpx topModule_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2118.238 ; gain = 14.059
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2144.277 ; gain = 10.871
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.336 ; gain = 16.871
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.336 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2150.336 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2150.336 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2150.336 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.336 ; gain = 16.871
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_routed.dcp' has been generated.
Command: write_bitstream -force topModule.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 37 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: SD[7].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 37 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: SD[7].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
822 Infos, 5 Warnings, 1 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2257.855 ; gain = 107.520
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 23:35:50 2025...

*** Running vivado
    with args -log topModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source topModule.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 13 23:37:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source topModule.tcl -notrace
Command: open_checkpoint topModule_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 601.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 721.742 ; gain = 0.207
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1341.746 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1341.746 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1341.746 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.746 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1345.762 ; gain = 4.016
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1345.762 ; gain = 4.016
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.813 . Memory (MB): peak = 1345.762 ; gain = 4.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1345.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1351.449 ; gain = 1051.047
Command: write_bitstream -force topModule.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 37 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: SD[7].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 37 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: SD[7].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.004 ; gain = 137.555
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 23:37:33 2025...
