[BOARD=iMX6SDL_CSU] 
description="Freescale iMX6SDL development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }\
  :Peripherals.CSU={\
    base=Absolute:description=""\
    :Register.G_CSU_CSL0={\
      gui_name="CSL0":start=0x21c0000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL0_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL0_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL1={\
      gui_name="CSL1":start=0x21c0004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL1_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL1_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL2={\
      gui_name="CSL2":start=0x21c0008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL2_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL2_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL3={\
      gui_name="CSL3":start=0x21c000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL3_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL3_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL4={\
      gui_name="CSL4":start=0x21c0010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL4_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL4_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL5={\
      gui_name="CSL5":start=0x21c0014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL5_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL5_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL6={\
      gui_name="CSL6":start=0x21c0018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL6_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL6_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL7={\
      gui_name="CSL7":start=0x21c001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL7_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL7_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL8={\
      gui_name="CSL8":start=0x21c0020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL8_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL8_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL9={\
      gui_name="CSL9":start=0x21c0024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL9_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL9_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL10={\
      gui_name="CSL10":start=0x21c0028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL10_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL10_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL11={\
      gui_name="CSL11":start=0x21c002c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL11_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL11_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL12={\
      gui_name="CSL12":start=0x21c0030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL12_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL12_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL13={\
      gui_name="CSL13":start=0x21c0034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL13_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL13_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL14={\
      gui_name="CSL14":start=0x21c0038:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL14_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL14_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL15={\
      gui_name="CSL15":start=0x21c003c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL15_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL15_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL16={\
      gui_name="CSL16":start=0x21c0040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL16_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL16_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL17={\
      gui_name="CSL17":start=0x21c0044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL17_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL17_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL18={\
      gui_name="CSL18":start=0x21c0048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL18_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL18_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL19={\
      gui_name="CSL19":start=0x21c004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL19_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL19_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL20={\
      gui_name="CSL20":start=0x21c0050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL20_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL20_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL21={\
      gui_name="CSL21":start=0x21c0054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL21_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL21_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL22={\
      gui_name="CSL22":start=0x21c0058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL22_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL22_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL23={\
      gui_name="CSL23":start=0x21c005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL23_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL23_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL24={\
      gui_name="CSL24":start=0x21c0060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL24_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL24_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL25={\
      gui_name="CSL25":start=0x21c0064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL25_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL25_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL26={\
      gui_name="CSL26":start=0x21c0068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL26_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL26_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL27={\
      gui_name="CSL27":start=0x21c006c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL27_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL27_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL28={\
      gui_name="CSL28":start=0x21c0070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL28_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL28_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL29={\
      gui_name="CSL29":start=0x21c0074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL29_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL29_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL30={\
      gui_name="CSL30":start=0x21c0078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL30_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL30_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL31={\
      gui_name="CSL31":start=0x21c007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL31_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL31_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL32={\
      gui_name="CSL32":start=0x21c0080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL32_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL32_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL33={\
      gui_name="CSL33":start=0x21c0084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL33_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL33_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL34={\
      gui_name="CSL34":start=0x21c0088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL34_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL34_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL35={\
      gui_name="CSL35":start=0x21c008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL35_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL35_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL36={\
      gui_name="CSL36":start=0x21c0090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL36_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL36_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL37={\
      gui_name="CSL37":start=0x21c0094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL37_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL37_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL38={\
      gui_name="CSL38":start=0x21c0098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL38_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL38_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_CSL39={\
      gui_name="CSL39":start=0x21c009c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_CSL39_SUR_S2={\
        gui_name="SUR_S2":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_SSR_S2={\
        gui_name="SSR_S2":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_NUR_S2={\
        gui_name="NUR_S2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_NSR_S2={\
        gui_name="NSR_S2":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_SUW_S2={\
        gui_name="SUW_S2":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_SSW_S2={\
        gui_name="SSW_S2":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_NUW_S2={\
        gui_name="NUW_S2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_NSW_S2={\
        gui_name="NSW_S2":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_LOCK_S2={\
        gui_name="LOCK_S2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_SUR_S1={\
        gui_name="SUR_S1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_SSR_S1={\
        gui_name="SSR_S1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_NUR_S1={\
        gui_name="NUR_S1":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_NSR_S1={\
        gui_name="NSR_S1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_SUW_S1={\
        gui_name="SUW_S1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_SSW_S1={\
        gui_name="SSW_S1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_NUW_S1={\
        gui_name="NUW_S1":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_NSW_S1={\
        gui_name="NSW_S1":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_CSL39_LOCK_S1={\
        gui_name="LOCK_S1":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_HP0={\
      gui_name="HP0":start=0x21c0200:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_HP0_HP_PCIE={\
        gui_name="HP_PCIE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_PCIE={\
        gui_name="L_PCIE":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_SATA={\
        gui_name="HP_SATA":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_SATA={\
        gui_name="L_SATA":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_SDMA={\
        gui_name="HP_SDMA":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_SDMA={\
        gui_name="L_SDMA":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_PU={\
        gui_name="HP_PU":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_PU={\
        gui_name="L_PU":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_USB={\
        gui_name="HP_USB":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_USB={\
        gui_name="L_USB":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_TEST={\
        gui_name="HP_TEST":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_TEST={\
        gui_name="L_TEST":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_MLB={\
        gui_name="HP_MLB":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_MLB={\
        gui_name="L_MLB":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_CAAM={\
        gui_name="HP_CAAM":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_CAAM={\
        gui_name="L_CAAM":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_RAWNAND={\
        gui_name="HP_RAWNAND":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_RAWNAND={\
        gui_name="L_RAWNAND":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_APBHDMA={\
        gui_name="HP_APBHDMA":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_ABPHDMA={\
        gui_name="L_ABPHDMA":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_ENET={\
        gui_name="HP_ENET":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_ENET={\
        gui_name="L_ENET":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_DAP={\
        gui_name="HP_DAP":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_DAP={\
        gui_name="L_DAP":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_USDHC1={\
        gui_name="HP_USDHC1":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_USDHC1={\
        gui_name="L_USDHC1":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_USDHC2={\
        gui_name="HP_USDHC2":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_USDHC2={\
        gui_name="L_USDHC2":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_USDHC3={\
        gui_name="HP_USDHC3":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_USDHC3={\
        gui_name="L_USDHC3":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_HP_USDHC4={\
        gui_name="HP_USDHC4":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP0_L_USDHC4={\
        gui_name="L_USDHC4":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_HP1={\
      gui_name="HP1":start=0x21c0204:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_HP1_HP_HDMI_HSI={\
        gui_name="HP_HDMI_HSI":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HP1_L_HDMI_HSI={\
        gui_name="L_HDMI_HSI":position=1:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_SA={\
      gui_name="SA":start=0x21c0218:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_SA_NSA_CP15={\
        gui_name="NSA_CP15":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_CP15={\
        gui_name="L_CP15":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_SATA={\
        gui_name="NSA_SATA":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_SATA={\
        gui_name="L_SATA":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_SDMA={\
        gui_name="NSA_SDMA":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_SDMA={\
        gui_name="L_SDMA":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_PU={\
        gui_name="NSA_PU":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_PU={\
        gui_name="L_PU":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_USB_MLB={\
        gui_name="NSA_USB_MLB":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_USB_MLB={\
        gui_name="L_USB_MLB":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_PCIE_TEST={\
        gui_name="NSA_PCIE_TEST":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_PCIE_TEST={\
        gui_name="L_PCIE_TEST":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_RAWNAND_APBHDMA={\
        gui_name="NSA_RAWNAND_APBHDMA":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_RAWNAND_APBHDMA={\
        gui_name="L_RAWNAND_APBHDMA":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_ENET={\
        gui_name="NSA_ENET":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_ENET={\
        gui_name="L_ENET":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_DAP={\
        gui_name="NSA_DAP":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_DAP={\
        gui_name="L_DAP":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_USDHC1={\
        gui_name="NSA_USDHC1":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_USDHC1={\
        gui_name="L_USDHC1":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_USDHC2={\
        gui_name="NSA_USDHC2":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_USDHC2={\
        gui_name="L_USDHC2":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_USDHC3={\
        gui_name="NSA_USDHC3":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_USDHC3={\
        gui_name="L_USDHC3":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_USDHC4={\
        gui_name="NSA_USDHC4":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_USDHC4={\
        gui_name="L_USDHC4":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_NSA_HDMI_HSI={\
        gui_name="NSA_HDMI_HSI":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_SA_L_HDMI_HSI={\
        gui_name="L_HDMI_HSI":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_HPCONTROL0={\
      gui_name="HPCONTROL0":start=0x21c0358:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_HPCONTROL0_HPC_PCIE={\
        gui_name="HPC_PCIE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_PCIE={\
        gui_name="L_PCIE":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_SATA={\
        gui_name="HPC_SATA":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_SATA={\
        gui_name="L_SATA":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_SDMA={\
        gui_name="HPC_SDMA":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_SDMA={\
        gui_name="L_SDMA":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_PU={\
        gui_name="HPC_PU":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_PU={\
        gui_name="L_PU":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_USB={\
        gui_name="HPC_USB":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_USB={\
        gui_name="L_USB":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_TEST={\
        gui_name="HPC_TEST":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_TEST={\
        gui_name="L_TEST":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_MLB={\
        gui_name="HPC_MLB":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_MLB={\
        gui_name="L_MLB":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_CAAM={\
        gui_name="HPC_CAAM":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_CAAM={\
        gui_name="L_CAAM":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_RAWNAND={\
        gui_name="HPC_RAWNAND":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_RAWNAND={\
        gui_name="L_RAWNAND":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_APBHDMA={\
        gui_name="HPC_APBHDMA":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_ABPHDMA={\
        gui_name="L_ABPHDMA":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_ENET={\
        gui_name="HPC_ENET":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_ENET={\
        gui_name="L_ENET":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_DAP={\
        gui_name="HPC_DAP":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_DAP={\
        gui_name="L_DAP":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_USDHC1={\
        gui_name="HPC_USDHC1":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_USDHC1={\
        gui_name="L_USDHC1":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_USDHC2={\
        gui_name="HPC_USDHC2":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_USDHC2={\
        gui_name="L_USDHC2":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_USDHC3={\
        gui_name="HPC_USDHC3":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_USDHC3={\
        gui_name="L_USDHC3":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_HPC_USDHC4={\
        gui_name="HPC_USDHC4":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL0_L_USDHC4={\
        gui_name="L_USDHC4":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_CSU_HPCONTROL1={\
      gui_name="HPCONTROL1":start=0x21c035c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_CSU_HPCONTROL1_HPC_HDMI_HSI={\
        gui_name="HPC_HDMI_HSI":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_CSU_HPCONTROL1_L_HDMI_HSI={\
        gui_name="L_HDMI_HSI":position=1:size=1:read_only=false\
      }\
    }\
  }\
  :Register_window.CSU={\
    line="$+":\
    line="=G_CSU_CSL0":\
    line="B_CSU_CSL0_SUR_S2":\
    line="B_CSU_CSL0_SSR_S2":\
    line="B_CSU_CSL0_NUR_S2":\
    line="B_CSU_CSL0_NSR_S2":\
    line="B_CSU_CSL0_SUW_S2":\
    line="B_CSU_CSL0_SSW_S2":\
    line="B_CSU_CSL0_NUW_S2":\
    line="B_CSU_CSL0_NSW_S2":\
    line="B_CSU_CSL0_LOCK_S2":\
    line="B_CSU_CSL0_SUR_S1":\
    line="B_CSU_CSL0_SSR_S1":\
    line="B_CSU_CSL0_NUR_S1":\
    line="B_CSU_CSL0_NSR_S1":\
    line="B_CSU_CSL0_SUW_S1":\
    line="B_CSU_CSL0_SSW_S1":\
    line="B_CSU_CSL0_NUW_S1":\
    line="B_CSU_CSL0_NSW_S1":\
    line="B_CSU_CSL0_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL1":\
    line="B_CSU_CSL1_SUR_S2":\
    line="B_CSU_CSL1_SSR_S2":\
    line="B_CSU_CSL1_NUR_S2":\
    line="B_CSU_CSL1_NSR_S2":\
    line="B_CSU_CSL1_SUW_S2":\
    line="B_CSU_CSL1_SSW_S2":\
    line="B_CSU_CSL1_NUW_S2":\
    line="B_CSU_CSL1_NSW_S2":\
    line="B_CSU_CSL1_LOCK_S2":\
    line="B_CSU_CSL1_SUR_S1":\
    line="B_CSU_CSL1_SSR_S1":\
    line="B_CSU_CSL1_NUR_S1":\
    line="B_CSU_CSL1_NSR_S1":\
    line="B_CSU_CSL1_SUW_S1":\
    line="B_CSU_CSL1_SSW_S1":\
    line="B_CSU_CSL1_NUW_S1":\
    line="B_CSU_CSL1_NSW_S1":\
    line="B_CSU_CSL1_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL2":\
    line="B_CSU_CSL2_SUR_S2":\
    line="B_CSU_CSL2_SSR_S2":\
    line="B_CSU_CSL2_NUR_S2":\
    line="B_CSU_CSL2_NSR_S2":\
    line="B_CSU_CSL2_SUW_S2":\
    line="B_CSU_CSL2_SSW_S2":\
    line="B_CSU_CSL2_NUW_S2":\
    line="B_CSU_CSL2_NSW_S2":\
    line="B_CSU_CSL2_LOCK_S2":\
    line="B_CSU_CSL2_SUR_S1":\
    line="B_CSU_CSL2_SSR_S1":\
    line="B_CSU_CSL2_NUR_S1":\
    line="B_CSU_CSL2_NSR_S1":\
    line="B_CSU_CSL2_SUW_S1":\
    line="B_CSU_CSL2_SSW_S1":\
    line="B_CSU_CSL2_NUW_S1":\
    line="B_CSU_CSL2_NSW_S1":\
    line="B_CSU_CSL2_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL3":\
    line="B_CSU_CSL3_SUR_S2":\
    line="B_CSU_CSL3_SSR_S2":\
    line="B_CSU_CSL3_NUR_S2":\
    line="B_CSU_CSL3_NSR_S2":\
    line="B_CSU_CSL3_SUW_S2":\
    line="B_CSU_CSL3_SSW_S2":\
    line="B_CSU_CSL3_NUW_S2":\
    line="B_CSU_CSL3_NSW_S2":\
    line="B_CSU_CSL3_LOCK_S2":\
    line="B_CSU_CSL3_SUR_S1":\
    line="B_CSU_CSL3_SSR_S1":\
    line="B_CSU_CSL3_NUR_S1":\
    line="B_CSU_CSL3_NSR_S1":\
    line="B_CSU_CSL3_SUW_S1":\
    line="B_CSU_CSL3_SSW_S1":\
    line="B_CSU_CSL3_NUW_S1":\
    line="B_CSU_CSL3_NSW_S1":\
    line="B_CSU_CSL3_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL4":\
    line="B_CSU_CSL4_SUR_S2":\
    line="B_CSU_CSL4_SSR_S2":\
    line="B_CSU_CSL4_NUR_S2":\
    line="B_CSU_CSL4_NSR_S2":\
    line="B_CSU_CSL4_SUW_S2":\
    line="B_CSU_CSL4_SSW_S2":\
    line="B_CSU_CSL4_NUW_S2":\
    line="B_CSU_CSL4_NSW_S2":\
    line="B_CSU_CSL4_LOCK_S2":\
    line="B_CSU_CSL4_SUR_S1":\
    line="B_CSU_CSL4_SSR_S1":\
    line="B_CSU_CSL4_NUR_S1":\
    line="B_CSU_CSL4_NSR_S1":\
    line="B_CSU_CSL4_SUW_S1":\
    line="B_CSU_CSL4_SSW_S1":\
    line="B_CSU_CSL4_NUW_S1":\
    line="B_CSU_CSL4_NSW_S1":\
    line="B_CSU_CSL4_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL5":\
    line="B_CSU_CSL5_SUR_S2":\
    line="B_CSU_CSL5_SSR_S2":\
    line="B_CSU_CSL5_NUR_S2":\
    line="B_CSU_CSL5_NSR_S2":\
    line="B_CSU_CSL5_SUW_S2":\
    line="B_CSU_CSL5_SSW_S2":\
    line="B_CSU_CSL5_NUW_S2":\
    line="B_CSU_CSL5_NSW_S2":\
    line="B_CSU_CSL5_LOCK_S2":\
    line="B_CSU_CSL5_SUR_S1":\
    line="B_CSU_CSL5_SSR_S1":\
    line="B_CSU_CSL5_NUR_S1":\
    line="B_CSU_CSL5_NSR_S1":\
    line="B_CSU_CSL5_SUW_S1":\
    line="B_CSU_CSL5_SSW_S1":\
    line="B_CSU_CSL5_NUW_S1":\
    line="B_CSU_CSL5_NSW_S1":\
    line="B_CSU_CSL5_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL6":\
    line="B_CSU_CSL6_SUR_S2":\
    line="B_CSU_CSL6_SSR_S2":\
    line="B_CSU_CSL6_NUR_S2":\
    line="B_CSU_CSL6_NSR_S2":\
    line="B_CSU_CSL6_SUW_S2":\
    line="B_CSU_CSL6_SSW_S2":\
    line="B_CSU_CSL6_NUW_S2":\
    line="B_CSU_CSL6_NSW_S2":\
    line="B_CSU_CSL6_LOCK_S2":\
    line="B_CSU_CSL6_SUR_S1":\
    line="B_CSU_CSL6_SSR_S1":\
    line="B_CSU_CSL6_NUR_S1":\
    line="B_CSU_CSL6_NSR_S1":\
    line="B_CSU_CSL6_SUW_S1":\
    line="B_CSU_CSL6_SSW_S1":\
    line="B_CSU_CSL6_NUW_S1":\
    line="B_CSU_CSL6_NSW_S1":\
    line="B_CSU_CSL6_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL7":\
    line="B_CSU_CSL7_SUR_S2":\
    line="B_CSU_CSL7_SSR_S2":\
    line="B_CSU_CSL7_NUR_S2":\
    line="B_CSU_CSL7_NSR_S2":\
    line="B_CSU_CSL7_SUW_S2":\
    line="B_CSU_CSL7_SSW_S2":\
    line="B_CSU_CSL7_NUW_S2":\
    line="B_CSU_CSL7_NSW_S2":\
    line="B_CSU_CSL7_LOCK_S2":\
    line="B_CSU_CSL7_SUR_S1":\
    line="B_CSU_CSL7_SSR_S1":\
    line="B_CSU_CSL7_NUR_S1":\
    line="B_CSU_CSL7_NSR_S1":\
    line="B_CSU_CSL7_SUW_S1":\
    line="B_CSU_CSL7_SSW_S1":\
    line="B_CSU_CSL7_NUW_S1":\
    line="B_CSU_CSL7_NSW_S1":\
    line="B_CSU_CSL7_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL8":\
    line="B_CSU_CSL8_SUR_S2":\
    line="B_CSU_CSL8_SSR_S2":\
    line="B_CSU_CSL8_NUR_S2":\
    line="B_CSU_CSL8_NSR_S2":\
    line="B_CSU_CSL8_SUW_S2":\
    line="B_CSU_CSL8_SSW_S2":\
    line="B_CSU_CSL8_NUW_S2":\
    line="B_CSU_CSL8_NSW_S2":\
    line="B_CSU_CSL8_LOCK_S2":\
    line="B_CSU_CSL8_SUR_S1":\
    line="B_CSU_CSL8_SSR_S1":\
    line="B_CSU_CSL8_NUR_S1":\
    line="B_CSU_CSL8_NSR_S1":\
    line="B_CSU_CSL8_SUW_S1":\
    line="B_CSU_CSL8_SSW_S1":\
    line="B_CSU_CSL8_NUW_S1":\
    line="B_CSU_CSL8_NSW_S1":\
    line="B_CSU_CSL8_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL9":\
    line="B_CSU_CSL9_SUR_S2":\
    line="B_CSU_CSL9_SSR_S2":\
    line="B_CSU_CSL9_NUR_S2":\
    line="B_CSU_CSL9_NSR_S2":\
    line="B_CSU_CSL9_SUW_S2":\
    line="B_CSU_CSL9_SSW_S2":\
    line="B_CSU_CSL9_NUW_S2":\
    line="B_CSU_CSL9_NSW_S2":\
    line="B_CSU_CSL9_LOCK_S2":\
    line="B_CSU_CSL9_SUR_S1":\
    line="B_CSU_CSL9_SSR_S1":\
    line="B_CSU_CSL9_NUR_S1":\
    line="B_CSU_CSL9_NSR_S1":\
    line="B_CSU_CSL9_SUW_S1":\
    line="B_CSU_CSL9_SSW_S1":\
    line="B_CSU_CSL9_NUW_S1":\
    line="B_CSU_CSL9_NSW_S1":\
    line="B_CSU_CSL9_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL10":\
    line="B_CSU_CSL10_SUR_S2":\
    line="B_CSU_CSL10_SSR_S2":\
    line="B_CSU_CSL10_NUR_S2":\
    line="B_CSU_CSL10_NSR_S2":\
    line="B_CSU_CSL10_SUW_S2":\
    line="B_CSU_CSL10_SSW_S2":\
    line="B_CSU_CSL10_NUW_S2":\
    line="B_CSU_CSL10_NSW_S2":\
    line="B_CSU_CSL10_LOCK_S2":\
    line="B_CSU_CSL10_SUR_S1":\
    line="B_CSU_CSL10_SSR_S1":\
    line="B_CSU_CSL10_NUR_S1":\
    line="B_CSU_CSL10_NSR_S1":\
    line="B_CSU_CSL10_SUW_S1":\
    line="B_CSU_CSL10_SSW_S1":\
    line="B_CSU_CSL10_NUW_S1":\
    line="B_CSU_CSL10_NSW_S1":\
    line="B_CSU_CSL10_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL11":\
    line="B_CSU_CSL11_SUR_S2":\
    line="B_CSU_CSL11_SSR_S2":\
    line="B_CSU_CSL11_NUR_S2":\
    line="B_CSU_CSL11_NSR_S2":\
    line="B_CSU_CSL11_SUW_S2":\
    line="B_CSU_CSL11_SSW_S2":\
    line="B_CSU_CSL11_NUW_S2":\
    line="B_CSU_CSL11_NSW_S2":\
    line="B_CSU_CSL11_LOCK_S2":\
    line="B_CSU_CSL11_SUR_S1":\
    line="B_CSU_CSL11_SSR_S1":\
    line="B_CSU_CSL11_NUR_S1":\
    line="B_CSU_CSL11_NSR_S1":\
    line="B_CSU_CSL11_SUW_S1":\
    line="B_CSU_CSL11_SSW_S1":\
    line="B_CSU_CSL11_NUW_S1":\
    line="B_CSU_CSL11_NSW_S1":\
    line="B_CSU_CSL11_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL12":\
    line="B_CSU_CSL12_SUR_S2":\
    line="B_CSU_CSL12_SSR_S2":\
    line="B_CSU_CSL12_NUR_S2":\
    line="B_CSU_CSL12_NSR_S2":\
    line="B_CSU_CSL12_SUW_S2":\
    line="B_CSU_CSL12_SSW_S2":\
    line="B_CSU_CSL12_NUW_S2":\
    line="B_CSU_CSL12_NSW_S2":\
    line="B_CSU_CSL12_LOCK_S2":\
    line="B_CSU_CSL12_SUR_S1":\
    line="B_CSU_CSL12_SSR_S1":\
    line="B_CSU_CSL12_NUR_S1":\
    line="B_CSU_CSL12_NSR_S1":\
    line="B_CSU_CSL12_SUW_S1":\
    line="B_CSU_CSL12_SSW_S1":\
    line="B_CSU_CSL12_NUW_S1":\
    line="B_CSU_CSL12_NSW_S1":\
    line="B_CSU_CSL12_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL13":\
    line="B_CSU_CSL13_SUR_S2":\
    line="B_CSU_CSL13_SSR_S2":\
    line="B_CSU_CSL13_NUR_S2":\
    line="B_CSU_CSL13_NSR_S2":\
    line="B_CSU_CSL13_SUW_S2":\
    line="B_CSU_CSL13_SSW_S2":\
    line="B_CSU_CSL13_NUW_S2":\
    line="B_CSU_CSL13_NSW_S2":\
    line="B_CSU_CSL13_LOCK_S2":\
    line="B_CSU_CSL13_SUR_S1":\
    line="B_CSU_CSL13_SSR_S1":\
    line="B_CSU_CSL13_NUR_S1":\
    line="B_CSU_CSL13_NSR_S1":\
    line="B_CSU_CSL13_SUW_S1":\
    line="B_CSU_CSL13_SSW_S1":\
    line="B_CSU_CSL13_NUW_S1":\
    line="B_CSU_CSL13_NSW_S1":\
    line="B_CSU_CSL13_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL14":\
    line="B_CSU_CSL14_SUR_S2":\
    line="B_CSU_CSL14_SSR_S2":\
    line="B_CSU_CSL14_NUR_S2":\
    line="B_CSU_CSL14_NSR_S2":\
    line="B_CSU_CSL14_SUW_S2":\
    line="B_CSU_CSL14_SSW_S2":\
    line="B_CSU_CSL14_NUW_S2":\
    line="B_CSU_CSL14_NSW_S2":\
    line="B_CSU_CSL14_LOCK_S2":\
    line="B_CSU_CSL14_SUR_S1":\
    line="B_CSU_CSL14_SSR_S1":\
    line="B_CSU_CSL14_NUR_S1":\
    line="B_CSU_CSL14_NSR_S1":\
    line="B_CSU_CSL14_SUW_S1":\
    line="B_CSU_CSL14_SSW_S1":\
    line="B_CSU_CSL14_NUW_S1":\
    line="B_CSU_CSL14_NSW_S1":\
    line="B_CSU_CSL14_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL15":\
    line="B_CSU_CSL15_SUR_S2":\
    line="B_CSU_CSL15_SSR_S2":\
    line="B_CSU_CSL15_NUR_S2":\
    line="B_CSU_CSL15_NSR_S2":\
    line="B_CSU_CSL15_SUW_S2":\
    line="B_CSU_CSL15_SSW_S2":\
    line="B_CSU_CSL15_NUW_S2":\
    line="B_CSU_CSL15_NSW_S2":\
    line="B_CSU_CSL15_LOCK_S2":\
    line="B_CSU_CSL15_SUR_S1":\
    line="B_CSU_CSL15_SSR_S1":\
    line="B_CSU_CSL15_NUR_S1":\
    line="B_CSU_CSL15_NSR_S1":\
    line="B_CSU_CSL15_SUW_S1":\
    line="B_CSU_CSL15_SSW_S1":\
    line="B_CSU_CSL15_NUW_S1":\
    line="B_CSU_CSL15_NSW_S1":\
    line="B_CSU_CSL15_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL16":\
    line="B_CSU_CSL16_SUR_S2":\
    line="B_CSU_CSL16_SSR_S2":\
    line="B_CSU_CSL16_NUR_S2":\
    line="B_CSU_CSL16_NSR_S2":\
    line="B_CSU_CSL16_SUW_S2":\
    line="B_CSU_CSL16_SSW_S2":\
    line="B_CSU_CSL16_NUW_S2":\
    line="B_CSU_CSL16_NSW_S2":\
    line="B_CSU_CSL16_LOCK_S2":\
    line="B_CSU_CSL16_SUR_S1":\
    line="B_CSU_CSL16_SSR_S1":\
    line="B_CSU_CSL16_NUR_S1":\
    line="B_CSU_CSL16_NSR_S1":\
    line="B_CSU_CSL16_SUW_S1":\
    line="B_CSU_CSL16_SSW_S1":\
    line="B_CSU_CSL16_NUW_S1":\
    line="B_CSU_CSL16_NSW_S1":\
    line="B_CSU_CSL16_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL17":\
    line="B_CSU_CSL17_SUR_S2":\
    line="B_CSU_CSL17_SSR_S2":\
    line="B_CSU_CSL17_NUR_S2":\
    line="B_CSU_CSL17_NSR_S2":\
    line="B_CSU_CSL17_SUW_S2":\
    line="B_CSU_CSL17_SSW_S2":\
    line="B_CSU_CSL17_NUW_S2":\
    line="B_CSU_CSL17_NSW_S2":\
    line="B_CSU_CSL17_LOCK_S2":\
    line="B_CSU_CSL17_SUR_S1":\
    line="B_CSU_CSL17_SSR_S1":\
    line="B_CSU_CSL17_NUR_S1":\
    line="B_CSU_CSL17_NSR_S1":\
    line="B_CSU_CSL17_SUW_S1":\
    line="B_CSU_CSL17_SSW_S1":\
    line="B_CSU_CSL17_NUW_S1":\
    line="B_CSU_CSL17_NSW_S1":\
    line="B_CSU_CSL17_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL18":\
    line="B_CSU_CSL18_SUR_S2":\
    line="B_CSU_CSL18_SSR_S2":\
    line="B_CSU_CSL18_NUR_S2":\
    line="B_CSU_CSL18_NSR_S2":\
    line="B_CSU_CSL18_SUW_S2":\
    line="B_CSU_CSL18_SSW_S2":\
    line="B_CSU_CSL18_NUW_S2":\
    line="B_CSU_CSL18_NSW_S2":\
    line="B_CSU_CSL18_LOCK_S2":\
    line="B_CSU_CSL18_SUR_S1":\
    line="B_CSU_CSL18_SSR_S1":\
    line="B_CSU_CSL18_NUR_S1":\
    line="B_CSU_CSL18_NSR_S1":\
    line="B_CSU_CSL18_SUW_S1":\
    line="B_CSU_CSL18_SSW_S1":\
    line="B_CSU_CSL18_NUW_S1":\
    line="B_CSU_CSL18_NSW_S1":\
    line="B_CSU_CSL18_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL19":\
    line="B_CSU_CSL19_SUR_S2":\
    line="B_CSU_CSL19_SSR_S2":\
    line="B_CSU_CSL19_NUR_S2":\
    line="B_CSU_CSL19_NSR_S2":\
    line="B_CSU_CSL19_SUW_S2":\
    line="B_CSU_CSL19_SSW_S2":\
    line="B_CSU_CSL19_NUW_S2":\
    line="B_CSU_CSL19_NSW_S2":\
    line="B_CSU_CSL19_LOCK_S2":\
    line="B_CSU_CSL19_SUR_S1":\
    line="B_CSU_CSL19_SSR_S1":\
    line="B_CSU_CSL19_NUR_S1":\
    line="B_CSU_CSL19_NSR_S1":\
    line="B_CSU_CSL19_SUW_S1":\
    line="B_CSU_CSL19_SSW_S1":\
    line="B_CSU_CSL19_NUW_S1":\
    line="B_CSU_CSL19_NSW_S1":\
    line="B_CSU_CSL19_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL20":\
    line="B_CSU_CSL20_SUR_S2":\
    line="B_CSU_CSL20_SSR_S2":\
    line="B_CSU_CSL20_NUR_S2":\
    line="B_CSU_CSL20_NSR_S2":\
    line="B_CSU_CSL20_SUW_S2":\
    line="B_CSU_CSL20_SSW_S2":\
    line="B_CSU_CSL20_NUW_S2":\
    line="B_CSU_CSL20_NSW_S2":\
    line="B_CSU_CSL20_LOCK_S2":\
    line="B_CSU_CSL20_SUR_S1":\
    line="B_CSU_CSL20_SSR_S1":\
    line="B_CSU_CSL20_NUR_S1":\
    line="B_CSU_CSL20_NSR_S1":\
    line="B_CSU_CSL20_SUW_S1":\
    line="B_CSU_CSL20_SSW_S1":\
    line="B_CSU_CSL20_NUW_S1":\
    line="B_CSU_CSL20_NSW_S1":\
    line="B_CSU_CSL20_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL21":\
    line="B_CSU_CSL21_SUR_S2":\
    line="B_CSU_CSL21_SSR_S2":\
    line="B_CSU_CSL21_NUR_S2":\
    line="B_CSU_CSL21_NSR_S2":\
    line="B_CSU_CSL21_SUW_S2":\
    line="B_CSU_CSL21_SSW_S2":\
    line="B_CSU_CSL21_NUW_S2":\
    line="B_CSU_CSL21_NSW_S2":\
    line="B_CSU_CSL21_LOCK_S2":\
    line="B_CSU_CSL21_SUR_S1":\
    line="B_CSU_CSL21_SSR_S1":\
    line="B_CSU_CSL21_NUR_S1":\
    line="B_CSU_CSL21_NSR_S1":\
    line="B_CSU_CSL21_SUW_S1":\
    line="B_CSU_CSL21_SSW_S1":\
    line="B_CSU_CSL21_NUW_S1":\
    line="B_CSU_CSL21_NSW_S1":\
    line="B_CSU_CSL21_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL22":\
    line="B_CSU_CSL22_SUR_S2":\
    line="B_CSU_CSL22_SSR_S2":\
    line="B_CSU_CSL22_NUR_S2":\
    line="B_CSU_CSL22_NSR_S2":\
    line="B_CSU_CSL22_SUW_S2":\
    line="B_CSU_CSL22_SSW_S2":\
    line="B_CSU_CSL22_NUW_S2":\
    line="B_CSU_CSL22_NSW_S2":\
    line="B_CSU_CSL22_LOCK_S2":\
    line="B_CSU_CSL22_SUR_S1":\
    line="B_CSU_CSL22_SSR_S1":\
    line="B_CSU_CSL22_NUR_S1":\
    line="B_CSU_CSL22_NSR_S1":\
    line="B_CSU_CSL22_SUW_S1":\
    line="B_CSU_CSL22_SSW_S1":\
    line="B_CSU_CSL22_NUW_S1":\
    line="B_CSU_CSL22_NSW_S1":\
    line="B_CSU_CSL22_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL23":\
    line="B_CSU_CSL23_SUR_S2":\
    line="B_CSU_CSL23_SSR_S2":\
    line="B_CSU_CSL23_NUR_S2":\
    line="B_CSU_CSL23_NSR_S2":\
    line="B_CSU_CSL23_SUW_S2":\
    line="B_CSU_CSL23_SSW_S2":\
    line="B_CSU_CSL23_NUW_S2":\
    line="B_CSU_CSL23_NSW_S2":\
    line="B_CSU_CSL23_LOCK_S2":\
    line="B_CSU_CSL23_SUR_S1":\
    line="B_CSU_CSL23_SSR_S1":\
    line="B_CSU_CSL23_NUR_S1":\
    line="B_CSU_CSL23_NSR_S1":\
    line="B_CSU_CSL23_SUW_S1":\
    line="B_CSU_CSL23_SSW_S1":\
    line="B_CSU_CSL23_NUW_S1":\
    line="B_CSU_CSL23_NSW_S1":\
    line="B_CSU_CSL23_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL24":\
    line="B_CSU_CSL24_SUR_S2":\
    line="B_CSU_CSL24_SSR_S2":\
    line="B_CSU_CSL24_NUR_S2":\
    line="B_CSU_CSL24_NSR_S2":\
    line="B_CSU_CSL24_SUW_S2":\
    line="B_CSU_CSL24_SSW_S2":\
    line="B_CSU_CSL24_NUW_S2":\
    line="B_CSU_CSL24_NSW_S2":\
    line="B_CSU_CSL24_LOCK_S2":\
    line="B_CSU_CSL24_SUR_S1":\
    line="B_CSU_CSL24_SSR_S1":\
    line="B_CSU_CSL24_NUR_S1":\
    line="B_CSU_CSL24_NSR_S1":\
    line="B_CSU_CSL24_SUW_S1":\
    line="B_CSU_CSL24_SSW_S1":\
    line="B_CSU_CSL24_NUW_S1":\
    line="B_CSU_CSL24_NSW_S1":\
    line="B_CSU_CSL24_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL25":\
    line="B_CSU_CSL25_SUR_S2":\
    line="B_CSU_CSL25_SSR_S2":\
    line="B_CSU_CSL25_NUR_S2":\
    line="B_CSU_CSL25_NSR_S2":\
    line="B_CSU_CSL25_SUW_S2":\
    line="B_CSU_CSL25_SSW_S2":\
    line="B_CSU_CSL25_NUW_S2":\
    line="B_CSU_CSL25_NSW_S2":\
    line="B_CSU_CSL25_LOCK_S2":\
    line="B_CSU_CSL25_SUR_S1":\
    line="B_CSU_CSL25_SSR_S1":\
    line="B_CSU_CSL25_NUR_S1":\
    line="B_CSU_CSL25_NSR_S1":\
    line="B_CSU_CSL25_SUW_S1":\
    line="B_CSU_CSL25_SSW_S1":\
    line="B_CSU_CSL25_NUW_S1":\
    line="B_CSU_CSL25_NSW_S1":\
    line="B_CSU_CSL25_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL26":\
    line="B_CSU_CSL26_SUR_S2":\
    line="B_CSU_CSL26_SSR_S2":\
    line="B_CSU_CSL26_NUR_S2":\
    line="B_CSU_CSL26_NSR_S2":\
    line="B_CSU_CSL26_SUW_S2":\
    line="B_CSU_CSL26_SSW_S2":\
    line="B_CSU_CSL26_NUW_S2":\
    line="B_CSU_CSL26_NSW_S2":\
    line="B_CSU_CSL26_LOCK_S2":\
    line="B_CSU_CSL26_SUR_S1":\
    line="B_CSU_CSL26_SSR_S1":\
    line="B_CSU_CSL26_NUR_S1":\
    line="B_CSU_CSL26_NSR_S1":\
    line="B_CSU_CSL26_SUW_S1":\
    line="B_CSU_CSL26_SSW_S1":\
    line="B_CSU_CSL26_NUW_S1":\
    line="B_CSU_CSL26_NSW_S1":\
    line="B_CSU_CSL26_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL27":\
    line="B_CSU_CSL27_SUR_S2":\
    line="B_CSU_CSL27_SSR_S2":\
    line="B_CSU_CSL27_NUR_S2":\
    line="B_CSU_CSL27_NSR_S2":\
    line="B_CSU_CSL27_SUW_S2":\
    line="B_CSU_CSL27_SSW_S2":\
    line="B_CSU_CSL27_NUW_S2":\
    line="B_CSU_CSL27_NSW_S2":\
    line="B_CSU_CSL27_LOCK_S2":\
    line="B_CSU_CSL27_SUR_S1":\
    line="B_CSU_CSL27_SSR_S1":\
    line="B_CSU_CSL27_NUR_S1":\
    line="B_CSU_CSL27_NSR_S1":\
    line="B_CSU_CSL27_SUW_S1":\
    line="B_CSU_CSL27_SSW_S1":\
    line="B_CSU_CSL27_NUW_S1":\
    line="B_CSU_CSL27_NSW_S1":\
    line="B_CSU_CSL27_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL28":\
    line="B_CSU_CSL28_SUR_S2":\
    line="B_CSU_CSL28_SSR_S2":\
    line="B_CSU_CSL28_NUR_S2":\
    line="B_CSU_CSL28_NSR_S2":\
    line="B_CSU_CSL28_SUW_S2":\
    line="B_CSU_CSL28_SSW_S2":\
    line="B_CSU_CSL28_NUW_S2":\
    line="B_CSU_CSL28_NSW_S2":\
    line="B_CSU_CSL28_LOCK_S2":\
    line="B_CSU_CSL28_SUR_S1":\
    line="B_CSU_CSL28_SSR_S1":\
    line="B_CSU_CSL28_NUR_S1":\
    line="B_CSU_CSL28_NSR_S1":\
    line="B_CSU_CSL28_SUW_S1":\
    line="B_CSU_CSL28_SSW_S1":\
    line="B_CSU_CSL28_NUW_S1":\
    line="B_CSU_CSL28_NSW_S1":\
    line="B_CSU_CSL28_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL29":\
    line="B_CSU_CSL29_SUR_S2":\
    line="B_CSU_CSL29_SSR_S2":\
    line="B_CSU_CSL29_NUR_S2":\
    line="B_CSU_CSL29_NSR_S2":\
    line="B_CSU_CSL29_SUW_S2":\
    line="B_CSU_CSL29_SSW_S2":\
    line="B_CSU_CSL29_NUW_S2":\
    line="B_CSU_CSL29_NSW_S2":\
    line="B_CSU_CSL29_LOCK_S2":\
    line="B_CSU_CSL29_SUR_S1":\
    line="B_CSU_CSL29_SSR_S1":\
    line="B_CSU_CSL29_NUR_S1":\
    line="B_CSU_CSL29_NSR_S1":\
    line="B_CSU_CSL29_SUW_S1":\
    line="B_CSU_CSL29_SSW_S1":\
    line="B_CSU_CSL29_NUW_S1":\
    line="B_CSU_CSL29_NSW_S1":\
    line="B_CSU_CSL29_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL30":\
    line="B_CSU_CSL30_SUR_S2":\
    line="B_CSU_CSL30_SSR_S2":\
    line="B_CSU_CSL30_NUR_S2":\
    line="B_CSU_CSL30_NSR_S2":\
    line="B_CSU_CSL30_SUW_S2":\
    line="B_CSU_CSL30_SSW_S2":\
    line="B_CSU_CSL30_NUW_S2":\
    line="B_CSU_CSL30_NSW_S2":\
    line="B_CSU_CSL30_LOCK_S2":\
    line="B_CSU_CSL30_SUR_S1":\
    line="B_CSU_CSL30_SSR_S1":\
    line="B_CSU_CSL30_NUR_S1":\
    line="B_CSU_CSL30_NSR_S1":\
    line="B_CSU_CSL30_SUW_S1":\
    line="B_CSU_CSL30_SSW_S1":\
    line="B_CSU_CSL30_NUW_S1":\
    line="B_CSU_CSL30_NSW_S1":\
    line="B_CSU_CSL30_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL31":\
    line="B_CSU_CSL31_SUR_S2":\
    line="B_CSU_CSL31_SSR_S2":\
    line="B_CSU_CSL31_NUR_S2":\
    line="B_CSU_CSL31_NSR_S2":\
    line="B_CSU_CSL31_SUW_S2":\
    line="B_CSU_CSL31_SSW_S2":\
    line="B_CSU_CSL31_NUW_S2":\
    line="B_CSU_CSL31_NSW_S2":\
    line="B_CSU_CSL31_LOCK_S2":\
    line="B_CSU_CSL31_SUR_S1":\
    line="B_CSU_CSL31_SSR_S1":\
    line="B_CSU_CSL31_NUR_S1":\
    line="B_CSU_CSL31_NSR_S1":\
    line="B_CSU_CSL31_SUW_S1":\
    line="B_CSU_CSL31_SSW_S1":\
    line="B_CSU_CSL31_NUW_S1":\
    line="B_CSU_CSL31_NSW_S1":\
    line="B_CSU_CSL31_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL32":\
    line="B_CSU_CSL32_SUR_S2":\
    line="B_CSU_CSL32_SSR_S2":\
    line="B_CSU_CSL32_NUR_S2":\
    line="B_CSU_CSL32_NSR_S2":\
    line="B_CSU_CSL32_SUW_S2":\
    line="B_CSU_CSL32_SSW_S2":\
    line="B_CSU_CSL32_NUW_S2":\
    line="B_CSU_CSL32_NSW_S2":\
    line="B_CSU_CSL32_LOCK_S2":\
    line="B_CSU_CSL32_SUR_S1":\
    line="B_CSU_CSL32_SSR_S1":\
    line="B_CSU_CSL32_NUR_S1":\
    line="B_CSU_CSL32_NSR_S1":\
    line="B_CSU_CSL32_SUW_S1":\
    line="B_CSU_CSL32_SSW_S1":\
    line="B_CSU_CSL32_NUW_S1":\
    line="B_CSU_CSL32_NSW_S1":\
    line="B_CSU_CSL32_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL33":\
    line="B_CSU_CSL33_SUR_S2":\
    line="B_CSU_CSL33_SSR_S2":\
    line="B_CSU_CSL33_NUR_S2":\
    line="B_CSU_CSL33_NSR_S2":\
    line="B_CSU_CSL33_SUW_S2":\
    line="B_CSU_CSL33_SSW_S2":\
    line="B_CSU_CSL33_NUW_S2":\
    line="B_CSU_CSL33_NSW_S2":\
    line="B_CSU_CSL33_LOCK_S2":\
    line="B_CSU_CSL33_SUR_S1":\
    line="B_CSU_CSL33_SSR_S1":\
    line="B_CSU_CSL33_NUR_S1":\
    line="B_CSU_CSL33_NSR_S1":\
    line="B_CSU_CSL33_SUW_S1":\
    line="B_CSU_CSL33_SSW_S1":\
    line="B_CSU_CSL33_NUW_S1":\
    line="B_CSU_CSL33_NSW_S1":\
    line="B_CSU_CSL33_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL34":\
    line="B_CSU_CSL34_SUR_S2":\
    line="B_CSU_CSL34_SSR_S2":\
    line="B_CSU_CSL34_NUR_S2":\
    line="B_CSU_CSL34_NSR_S2":\
    line="B_CSU_CSL34_SUW_S2":\
    line="B_CSU_CSL34_SSW_S2":\
    line="B_CSU_CSL34_NUW_S2":\
    line="B_CSU_CSL34_NSW_S2":\
    line="B_CSU_CSL34_LOCK_S2":\
    line="B_CSU_CSL34_SUR_S1":\
    line="B_CSU_CSL34_SSR_S1":\
    line="B_CSU_CSL34_NUR_S1":\
    line="B_CSU_CSL34_NSR_S1":\
    line="B_CSU_CSL34_SUW_S1":\
    line="B_CSU_CSL34_SSW_S1":\
    line="B_CSU_CSL34_NUW_S1":\
    line="B_CSU_CSL34_NSW_S1":\
    line="B_CSU_CSL34_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL35":\
    line="B_CSU_CSL35_SUR_S2":\
    line="B_CSU_CSL35_SSR_S2":\
    line="B_CSU_CSL35_NUR_S2":\
    line="B_CSU_CSL35_NSR_S2":\
    line="B_CSU_CSL35_SUW_S2":\
    line="B_CSU_CSL35_SSW_S2":\
    line="B_CSU_CSL35_NUW_S2":\
    line="B_CSU_CSL35_NSW_S2":\
    line="B_CSU_CSL35_LOCK_S2":\
    line="B_CSU_CSL35_SUR_S1":\
    line="B_CSU_CSL35_SSR_S1":\
    line="B_CSU_CSL35_NUR_S1":\
    line="B_CSU_CSL35_NSR_S1":\
    line="B_CSU_CSL35_SUW_S1":\
    line="B_CSU_CSL35_SSW_S1":\
    line="B_CSU_CSL35_NUW_S1":\
    line="B_CSU_CSL35_NSW_S1":\
    line="B_CSU_CSL35_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL36":\
    line="B_CSU_CSL36_SUR_S2":\
    line="B_CSU_CSL36_SSR_S2":\
    line="B_CSU_CSL36_NUR_S2":\
    line="B_CSU_CSL36_NSR_S2":\
    line="B_CSU_CSL36_SUW_S2":\
    line="B_CSU_CSL36_SSW_S2":\
    line="B_CSU_CSL36_NUW_S2":\
    line="B_CSU_CSL36_NSW_S2":\
    line="B_CSU_CSL36_LOCK_S2":\
    line="B_CSU_CSL36_SUR_S1":\
    line="B_CSU_CSL36_SSR_S1":\
    line="B_CSU_CSL36_NUR_S1":\
    line="B_CSU_CSL36_NSR_S1":\
    line="B_CSU_CSL36_SUW_S1":\
    line="B_CSU_CSL36_SSW_S1":\
    line="B_CSU_CSL36_NUW_S1":\
    line="B_CSU_CSL36_NSW_S1":\
    line="B_CSU_CSL36_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL37":\
    line="B_CSU_CSL37_SUR_S2":\
    line="B_CSU_CSL37_SSR_S2":\
    line="B_CSU_CSL37_NUR_S2":\
    line="B_CSU_CSL37_NSR_S2":\
    line="B_CSU_CSL37_SUW_S2":\
    line="B_CSU_CSL37_SSW_S2":\
    line="B_CSU_CSL37_NUW_S2":\
    line="B_CSU_CSL37_NSW_S2":\
    line="B_CSU_CSL37_LOCK_S2":\
    line="B_CSU_CSL37_SUR_S1":\
    line="B_CSU_CSL37_SSR_S1":\
    line="B_CSU_CSL37_NUR_S1":\
    line="B_CSU_CSL37_NSR_S1":\
    line="B_CSU_CSL37_SUW_S1":\
    line="B_CSU_CSL37_SSW_S1":\
    line="B_CSU_CSL37_NUW_S1":\
    line="B_CSU_CSL37_NSW_S1":\
    line="B_CSU_CSL37_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL38":\
    line="B_CSU_CSL38_SUR_S2":\
    line="B_CSU_CSL38_SSR_S2":\
    line="B_CSU_CSL38_NUR_S2":\
    line="B_CSU_CSL38_NSR_S2":\
    line="B_CSU_CSL38_SUW_S2":\
    line="B_CSU_CSL38_SSW_S2":\
    line="B_CSU_CSL38_NUW_S2":\
    line="B_CSU_CSL38_NSW_S2":\
    line="B_CSU_CSL38_LOCK_S2":\
    line="B_CSU_CSL38_SUR_S1":\
    line="B_CSU_CSL38_SSR_S1":\
    line="B_CSU_CSL38_NUR_S1":\
    line="B_CSU_CSL38_NSR_S1":\
    line="B_CSU_CSL38_SUW_S1":\
    line="B_CSU_CSL38_SSW_S1":\
    line="B_CSU_CSL38_NUW_S1":\
    line="B_CSU_CSL38_NSW_S1":\
    line="B_CSU_CSL38_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_CSL39":\
    line="B_CSU_CSL39_SUR_S2":\
    line="B_CSU_CSL39_SSR_S2":\
    line="B_CSU_CSL39_NUR_S2":\
    line="B_CSU_CSL39_NSR_S2":\
    line="B_CSU_CSL39_SUW_S2":\
    line="B_CSU_CSL39_SSW_S2":\
    line="B_CSU_CSL39_NUW_S2":\
    line="B_CSU_CSL39_NSW_S2":\
    line="B_CSU_CSL39_LOCK_S2":\
    line="B_CSU_CSL39_SUR_S1":\
    line="B_CSU_CSL39_SSR_S1":\
    line="B_CSU_CSL39_NUR_S1":\
    line="B_CSU_CSL39_NSR_S1":\
    line="B_CSU_CSL39_SUW_S1":\
    line="B_CSU_CSL39_SSW_S1":\
    line="B_CSU_CSL39_NUW_S1":\
    line="B_CSU_CSL39_NSW_S1":\
    line="B_CSU_CSL39_LOCK_S1":\
    line="$$":\
    line="$+":\
    line="=G_CSU_HP0":\
    line="B_CSU_HP0_HP_PCIE":\
    line="B_CSU_HP0_L_PCIE":\
    line="B_CSU_HP0_HP_SATA":\
    line="B_CSU_HP0_L_SATA":\
    line="B_CSU_HP0_HP_SDMA":\
    line="B_CSU_HP0_L_SDMA":\
    line="B_CSU_HP0_HP_PU":\
    line="B_CSU_HP0_L_PU":\
    line="B_CSU_HP0_HP_USB":\
    line="B_CSU_HP0_L_USB":\
    line="B_CSU_HP0_HP_TEST":\
    line="B_CSU_HP0_L_TEST":\
    line="B_CSU_HP0_HP_MLB":\
    line="B_CSU_HP0_L_MLB":\
    line="B_CSU_HP0_HP_CAAM":\
    line="B_CSU_HP0_L_CAAM":\
    line="B_CSU_HP0_HP_RAWNAND":\
    line="B_CSU_HP0_L_RAWNAND":\
    line="B_CSU_HP0_HP_APBHDMA":\
    line="B_CSU_HP0_L_ABPHDMA":\
    line="B_CSU_HP0_HP_ENET":\
    line="B_CSU_HP0_L_ENET":\
    line="B_CSU_HP0_HP_DAP":\
    line="B_CSU_HP0_L_DAP":\
    line="B_CSU_HP0_HP_USDHC1":\
    line="B_CSU_HP0_L_USDHC1":\
    line="B_CSU_HP0_HP_USDHC2":\
    line="B_CSU_HP0_L_USDHC2":\
    line="B_CSU_HP0_HP_USDHC3":\
    line="B_CSU_HP0_L_USDHC3":\
    line="B_CSU_HP0_HP_USDHC4":\
    line="B_CSU_HP0_L_USDHC4":\
    line="$$":\
    line="$+":\
    line="=G_CSU_HP1":\
    line="B_CSU_HP1_HP_HDMI_HSI":\
    line="B_CSU_HP1_L_HDMI_HSI":\
    line="$$":\
    line="$+":\
    line="=G_CSU_SA":\
    line="B_CSU_SA_NSA_CP15":\
    line="B_CSU_SA_L_CP15":\
    line="B_CSU_SA_NSA_SATA":\
    line="B_CSU_SA_L_SATA":\
    line="B_CSU_SA_NSA_SDMA":\
    line="B_CSU_SA_L_SDMA":\
    line="B_CSU_SA_NSA_PU":\
    line="B_CSU_SA_L_PU":\
    line="B_CSU_SA_NSA_USB_MLB":\
    line="B_CSU_SA_L_USB_MLB":\
    line="B_CSU_SA_NSA_PCIE_TEST":\
    line="B_CSU_SA_L_PCIE_TEST":\
    line="B_CSU_SA_NSA_RAWNAND_APBHDMA":\
    line="B_CSU_SA_L_RAWNAND_APBHDMA":\
    line="B_CSU_SA_NSA_ENET":\
    line="B_CSU_SA_L_ENET":\
    line="B_CSU_SA_NSA_DAP":\
    line="B_CSU_SA_L_DAP":\
    line="B_CSU_SA_NSA_USDHC1":\
    line="B_CSU_SA_L_USDHC1":\
    line="B_CSU_SA_NSA_USDHC2":\
    line="B_CSU_SA_L_USDHC2":\
    line="B_CSU_SA_NSA_USDHC3":\
    line="B_CSU_SA_L_USDHC3":\
    line="B_CSU_SA_NSA_USDHC4":\
    line="B_CSU_SA_L_USDHC4":\
    line="B_CSU_SA_NSA_HDMI_HSI":\
    line="B_CSU_SA_L_HDMI_HSI":\
    line="$$":\
    line="$+":\
    line="=G_CSU_HPCONTROL0":\
    line="B_CSU_HPCONTROL0_HPC_PCIE":\
    line="B_CSU_HPCONTROL0_L_PCIE":\
    line="B_CSU_HPCONTROL0_HPC_SATA":\
    line="B_CSU_HPCONTROL0_L_SATA":\
    line="B_CSU_HPCONTROL0_HPC_SDMA":\
    line="B_CSU_HPCONTROL0_L_SDMA":\
    line="B_CSU_HPCONTROL0_HPC_PU":\
    line="B_CSU_HPCONTROL0_L_PU":\
    line="B_CSU_HPCONTROL0_HPC_USB":\
    line="B_CSU_HPCONTROL0_L_USB":\
    line="B_CSU_HPCONTROL0_HPC_TEST":\
    line="B_CSU_HPCONTROL0_L_TEST":\
    line="B_CSU_HPCONTROL0_HPC_MLB":\
    line="B_CSU_HPCONTROL0_L_MLB":\
    line="B_CSU_HPCONTROL0_HPC_CAAM":\
    line="B_CSU_HPCONTROL0_L_CAAM":\
    line="B_CSU_HPCONTROL0_HPC_RAWNAND":\
    line="B_CSU_HPCONTROL0_L_RAWNAND":\
    line="B_CSU_HPCONTROL0_HPC_APBHDMA":\
    line="B_CSU_HPCONTROL0_L_ABPHDMA":\
    line="B_CSU_HPCONTROL0_HPC_ENET":\
    line="B_CSU_HPCONTROL0_L_ENET":\
    line="B_CSU_HPCONTROL0_HPC_DAP":\
    line="B_CSU_HPCONTROL0_L_DAP":\
    line="B_CSU_HPCONTROL0_HPC_USDHC1":\
    line="B_CSU_HPCONTROL0_L_USDHC1":\
    line="B_CSU_HPCONTROL0_HPC_USDHC2":\
    line="B_CSU_HPCONTROL0_L_USDHC2":\
    line="B_CSU_HPCONTROL0_HPC_USDHC3":\
    line="B_CSU_HPCONTROL0_L_USDHC3":\
    line="B_CSU_HPCONTROL0_HPC_USDHC4":\
    line="B_CSU_HPCONTROL0_L_USDHC4":\
    line="$$":\
    line="$+":\
    line="=G_CSU_HPCONTROL1":\
    line="B_CSU_HPCONTROL1_HPC_HDMI_HSI":\
    line="B_CSU_HPCONTROL1_L_HDMI_HSI":\
    line="$$":\
  }\
  :ARM_config={}\
}
