<stg><name>single_heap_sort_Pipeline_output_data</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="23" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i23 0, i23 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
for.inc15:0 %j_1 = load i23 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc15:1 %icmp_ln88 = icmp_eq  i23 %j_1, i23 5000000

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000000, i64 5000000, i64 5000000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc15:3 %add_ln88 = add i23 %j_1, i23 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15:4 %br_ln88 = br i1 %icmp_ln88, void %for.inc15.split, void %for.end16.exitStub

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="23">
<![CDATA[
for.inc15.split:0 %zext_ln88 = zext i23 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.split:3 %input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="23">
<![CDATA[
for.inc15.split:4 %input_r_load = load i23 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="23" op_1_bw="23" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.split:7 %store_ln88 = store i23 %add_ln88, i23 %j

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.end16.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15.split:1 %specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.split:2 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="23">
<![CDATA[
for.inc15.split:4 %input_r_load = load i23 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.split:5 %output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
for.inc15.split:6 %store_ln90 = store i32 %input_r_load, i23 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.split:8 %br_ln88 = br void %for.inc15

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="j" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="output_r" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="43" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="48" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="64" from="input_r" to="specinterface_ln0" fromId="35" toId="7">
</dataflow>
<dataflow id="65" from="empty" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="84" from="j" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="85" from="j" to="j_1" fromId="5" toId="10">
</dataflow>
<dataflow id="86" from="j_1" to="icmp_ln88" fromId="10" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln88" fromId="87" toId="11">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="12">
</dataflow>
<dataflow id="95" from="j_1" to="add_ln88" fromId="10" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_96" to="add_ln88" fromId="96" toId="13">
</dataflow>
<dataflow id="98" from="icmp_ln88" to="br_ln88" fromId="11" toId="14">
</dataflow>
<dataflow id="99" from="j_1" to="zext_ln88" fromId="10" toId="15">
</dataflow>
<dataflow id="100" from="input_r" to="input_r_addr" fromId="35" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="input_r_addr" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="zext_ln88" to="input_r_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="104" from="input_r_addr" to="input_r_load" fromId="16" toId="17">
</dataflow>
<dataflow id="105" from="add_ln88" to="store_ln88" fromId="13" toId="18">
</dataflow>
<dataflow id="106" from="j" to="store_ln88" fromId="5" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecPipeline" to="specpipeline_ln89" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_49" to="specpipeline_ln89" fromId="49" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_44" to="specpipeline_ln89" fromId="44" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_44" to="specpipeline_ln89" fromId="44" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_44" to="specpipeline_ln89" fromId="44" toId="19">
</dataflow>
<dataflow id="113" from="empty_0" to="specpipeline_ln89" fromId="47" toId="19">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="114" toId="20">
</dataflow>
<dataflow id="117" from="empty_2" to="specloopname_ln71" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="input_r_addr" to="input_r_load" fromId="16" toId="21">
</dataflow>
<dataflow id="119" from="output_r" to="output_r_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_101" to="output_r_addr" fromId="101" toId="22">
</dataflow>
<dataflow id="121" from="zext_ln88" to="output_r_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="122" from="input_r_load" to="store_ln90" fromId="21" toId="23">
</dataflow>
<dataflow id="123" from="output_r_addr" to="store_ln90" fromId="22" toId="23">
</dataflow>
<dataflow id="124" from="icmp_ln88" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
