/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC */
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_B01
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_B01
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C */
#define I2C_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2C_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2C_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2C_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2C_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2C_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2C_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2C_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2C_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2C_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2C_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x400u
#define I2C_SCB_IRQ__INTC_NUMBER 10u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2C_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A01
#define I2C_SCBCLK__ENABLE_MASK 0x80000000u
#define I2C_SCBCLK__MASK 0x80000000u
#define I2C_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A01
#define I2C_scl__0__DM__MASK 0x07u
#define I2C_scl__0__DM__SHIFT 0u
#define I2C_scl__0__DR CYREG_PRT4_DR
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_PRT4_PC
#define I2C_scl__0__PC2 CYREG_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_PRT4_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_PRT4_DR
#define I2C_scl__INTCFG CYREG_PRT4_INTCFG
#define I2C_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_PRT4_PC
#define I2C_scl__PC2 CYREG_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_PRT4_PS
#define I2C_scl__SHIFT 0u
#define I2C_sda__0__DM__MASK 0x38u
#define I2C_sda__0__DM__SHIFT 3u
#define I2C_sda__0__DR CYREG_PRT4_DR
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PC CYREG_PRT4_PC
#define I2C_sda__0__PC2 CYREG_PRT4_PC2
#define I2C_sda__0__PORT 4u
#define I2C_sda__0__PS CYREG_PRT4_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_PRT4_DR
#define I2C_sda__INTCFG CYREG_PRT4_INTCFG
#define I2C_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_sda__MASK 0x02u
#define I2C_sda__PC CYREG_PRT4_PC
#define I2C_sda__PC2 CYREG_PRT4_PC2
#define I2C_sda__PORT 4u
#define I2C_sda__PS CYREG_PRT4_PS
#define I2C_sda__SHIFT 1u

/* LCD */
#define LCD_LCDPort__0__DM__MASK 0x07u
#define LCD_LCDPort__0__DM__SHIFT 0u
#define LCD_LCDPort__0__DR CYREG_PRT2_DR
#define LCD_LCDPort__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__0__HSIOM_MASK 0x0000000Fu
#define LCD_LCDPort__0__HSIOM_SHIFT 0u
#define LCD_LCDPort__0__INTCFG CYREG_PRT2_INTCFG
#define LCD_LCDPort__0__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__0__PC CYREG_PRT2_PC
#define LCD_LCDPort__0__PC2 CYREG_PRT2_PC2
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__PS CYREG_PRT2_PS
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__DM__MASK 0x38u
#define LCD_LCDPort__1__DM__SHIFT 3u
#define LCD_LCDPort__1__DR CYREG_PRT2_DR
#define LCD_LCDPort__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__1__HSIOM_MASK 0x000000F0u
#define LCD_LCDPort__1__HSIOM_SHIFT 4u
#define LCD_LCDPort__1__INTCFG CYREG_PRT2_INTCFG
#define LCD_LCDPort__1__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__1__PC CYREG_PRT2_PC
#define LCD_LCDPort__1__PC2 CYREG_PRT2_PC2
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__PS CYREG_PRT2_PS
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__DM__MASK 0x1C0u
#define LCD_LCDPort__2__DM__SHIFT 6u
#define LCD_LCDPort__2__DR CYREG_PRT2_DR
#define LCD_LCDPort__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__2__HSIOM_MASK 0x00000F00u
#define LCD_LCDPort__2__HSIOM_SHIFT 8u
#define LCD_LCDPort__2__INTCFG CYREG_PRT2_INTCFG
#define LCD_LCDPort__2__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__2__PC CYREG_PRT2_PC
#define LCD_LCDPort__2__PC2 CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__PS CYREG_PRT2_PS
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__DM__MASK 0xE00u
#define LCD_LCDPort__3__DM__SHIFT 9u
#define LCD_LCDPort__3__DR CYREG_PRT2_DR
#define LCD_LCDPort__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__3__HSIOM_MASK 0x0000F000u
#define LCD_LCDPort__3__HSIOM_SHIFT 12u
#define LCD_LCDPort__3__INTCFG CYREG_PRT2_INTCFG
#define LCD_LCDPort__3__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__3__PC CYREG_PRT2_PC
#define LCD_LCDPort__3__PC2 CYREG_PRT2_PC2
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__PS CYREG_PRT2_PS
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__DM__MASK 0x7000u
#define LCD_LCDPort__4__DM__SHIFT 12u
#define LCD_LCDPort__4__DR CYREG_PRT2_DR
#define LCD_LCDPort__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__4__HSIOM_MASK 0x000F0000u
#define LCD_LCDPort__4__HSIOM_SHIFT 16u
#define LCD_LCDPort__4__INTCFG CYREG_PRT2_INTCFG
#define LCD_LCDPort__4__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__4__PC CYREG_PRT2_PC
#define LCD_LCDPort__4__PC2 CYREG_PRT2_PC2
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__PS CYREG_PRT2_PS
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__DM__MASK 0x38000u
#define LCD_LCDPort__5__DM__SHIFT 15u
#define LCD_LCDPort__5__DR CYREG_PRT2_DR
#define LCD_LCDPort__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__5__HSIOM_MASK 0x00F00000u
#define LCD_LCDPort__5__HSIOM_SHIFT 20u
#define LCD_LCDPort__5__INTCFG CYREG_PRT2_INTCFG
#define LCD_LCDPort__5__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__5__PC CYREG_PRT2_PC
#define LCD_LCDPort__5__PC2 CYREG_PRT2_PC2
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__PS CYREG_PRT2_PS
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__DM__MASK 0x1C0000u
#define LCD_LCDPort__6__DM__SHIFT 18u
#define LCD_LCDPort__6__DR CYREG_PRT2_DR
#define LCD_LCDPort__6__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__6__HSIOM_MASK 0x0F000000u
#define LCD_LCDPort__6__HSIOM_SHIFT 24u
#define LCD_LCDPort__6__INTCFG CYREG_PRT2_INTCFG
#define LCD_LCDPort__6__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__6__PC CYREG_PRT2_PC
#define LCD_LCDPort__6__PC2 CYREG_PRT2_PC2
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__PS CYREG_PRT2_PS
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INTCFG CYREG_PRT2_INTCFG
#define LCD_LCDPort__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__PC CYREG_PRT2_PC
#define LCD_LCDPort__PC2 CYREG_PRT2_PC2
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u

/* LM35 */
#define LM35__0__DM__MASK 0x07u
#define LM35__0__DM__SHIFT 0u
#define LM35__0__DR CYREG_PRT3_DR
#define LM35__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LM35__0__HSIOM_MASK 0x0000000Fu
#define LM35__0__HSIOM_SHIFT 0u
#define LM35__0__INTCFG CYREG_PRT3_INTCFG
#define LM35__0__INTSTAT CYREG_PRT3_INTSTAT
#define LM35__0__MASK 0x01u
#define LM35__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define LM35__0__OUT_SEL_SHIFT 0u
#define LM35__0__OUT_SEL_VAL 3u
#define LM35__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LM35__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LM35__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LM35__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LM35__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LM35__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LM35__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LM35__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LM35__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LM35__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LM35__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LM35__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LM35__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LM35__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LM35__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LM35__0__PC CYREG_PRT3_PC
#define LM35__0__PC2 CYREG_PRT3_PC2
#define LM35__0__PORT 3u
#define LM35__0__PS CYREG_PRT3_PS
#define LM35__0__SHIFT 0u
#define LM35__DR CYREG_PRT3_DR
#define LM35__INTCFG CYREG_PRT3_INTCFG
#define LM35__INTSTAT CYREG_PRT3_INTSTAT
#define LM35__MASK 0x01u
#define LM35__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LM35__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LM35__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LM35__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LM35__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LM35__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LM35__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LM35__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LM35__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LM35__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LM35__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LM35__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LM35__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LM35__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LM35__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LM35__PC CYREG_PRT3_PC
#define LM35__PC2 CYREG_PRT3_PC2
#define LM35__PORT 3u
#define LM35__PS CYREG_PRT3_PS
#define LM35__SHIFT 0u

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL_01
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL_01
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK_01
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK_01
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A0_01
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A1_01
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D0_01
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D1_01
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F0_01
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F1_01
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define UART_BUART_sRX_RxSts__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK_00
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A1_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D1_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F1_03
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A0_02
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A1_02
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D0_02
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D1_02
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F0_02
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F1_02
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK_02
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST_02
#define UART_IntClock__DIVIDER_MASK 0x0000FFFFu
#define UART_IntClock__ENABLE CYREG_CLK_DIVIDER_C01
#define UART_IntClock__ENABLE_MASK 0x80000000u
#define UART_IntClock__MASK 0x80000000u
#define UART_IntClock__REGISTER CYREG_CLK_DIVIDER_C01

/* PWM_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_2 */
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x20000u
#define isr_1__INTC_NUMBER 17u
#define isr_1__INTC_PRIOR_MASK 0xC000u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_rx */
#define isr_rx__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_rx__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_rx__INTC_MASK 0x01u
#define isr_rx__INTC_NUMBER 0u
#define isr_rx__INTC_PRIOR_MASK 0xC0u
#define isr_rx__INTC_PRIOR_NUM 3u
#define isr_rx__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_rx__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_rx__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_A00

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_B00

/* Clock_3 */
#define Clock_3__DIVIDER_MASK 0x0000FFFFu
#define Clock_3__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_3__ENABLE_MASK 0x80000000u
#define Clock_3__MASK 0x80000000u
#define Clock_3__REGISTER CYREG_CLK_DIVIDER_C00

/* Timer_1 */
#define Timer_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Timer_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Timer_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Timer_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* rx_uart */
#define rx_uart__0__DM__MASK 0x1C0000u
#define rx_uart__0__DM__SHIFT 18u
#define rx_uart__0__DR CYREG_PRT1_DR
#define rx_uart__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define rx_uart__0__HSIOM_MASK 0x0F000000u
#define rx_uart__0__HSIOM_SHIFT 24u
#define rx_uart__0__INTCFG CYREG_PRT1_INTCFG
#define rx_uart__0__INTSTAT CYREG_PRT1_INTSTAT
#define rx_uart__0__MASK 0x40u
#define rx_uart__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define rx_uart__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define rx_uart__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define rx_uart__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define rx_uart__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define rx_uart__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define rx_uart__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define rx_uart__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define rx_uart__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define rx_uart__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define rx_uart__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define rx_uart__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define rx_uart__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define rx_uart__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define rx_uart__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define rx_uart__0__PC CYREG_PRT1_PC
#define rx_uart__0__PC2 CYREG_PRT1_PC2
#define rx_uart__0__PORT 1u
#define rx_uart__0__PS CYREG_PRT1_PS
#define rx_uart__0__SHIFT 6u
#define rx_uart__DR CYREG_PRT1_DR
#define rx_uart__INTCFG CYREG_PRT1_INTCFG
#define rx_uart__INTSTAT CYREG_PRT1_INTSTAT
#define rx_uart__MASK 0x40u
#define rx_uart__PA__CFG0 CYREG_UDB_PA1_CFG0
#define rx_uart__PA__CFG1 CYREG_UDB_PA1_CFG1
#define rx_uart__PA__CFG10 CYREG_UDB_PA1_CFG10
#define rx_uart__PA__CFG11 CYREG_UDB_PA1_CFG11
#define rx_uart__PA__CFG12 CYREG_UDB_PA1_CFG12
#define rx_uart__PA__CFG13 CYREG_UDB_PA1_CFG13
#define rx_uart__PA__CFG14 CYREG_UDB_PA1_CFG14
#define rx_uart__PA__CFG2 CYREG_UDB_PA1_CFG2
#define rx_uart__PA__CFG3 CYREG_UDB_PA1_CFG3
#define rx_uart__PA__CFG4 CYREG_UDB_PA1_CFG4
#define rx_uart__PA__CFG5 CYREG_UDB_PA1_CFG5
#define rx_uart__PA__CFG6 CYREG_UDB_PA1_CFG6
#define rx_uart__PA__CFG7 CYREG_UDB_PA1_CFG7
#define rx_uart__PA__CFG8 CYREG_UDB_PA1_CFG8
#define rx_uart__PA__CFG9 CYREG_UDB_PA1_CFG9
#define rx_uart__PC CYREG_PRT1_PC
#define rx_uart__PC2 CYREG_PRT1_PC2
#define rx_uart__PORT 1u
#define rx_uart__PS CYREG_PRT1_PS
#define rx_uart__SHIFT 6u

/* tx_uart */
#define tx_uart__0__DM__MASK 0xE00000u
#define tx_uart__0__DM__SHIFT 21u
#define tx_uart__0__DR CYREG_PRT1_DR
#define tx_uart__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define tx_uart__0__HSIOM_MASK 0xF0000000u
#define tx_uart__0__HSIOM_SHIFT 28u
#define tx_uart__0__INTCFG CYREG_PRT1_INTCFG
#define tx_uart__0__INTSTAT CYREG_PRT1_INTSTAT
#define tx_uart__0__MASK 0x80u
#define tx_uart__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define tx_uart__0__OUT_SEL_SHIFT 14u
#define tx_uart__0__OUT_SEL_VAL 2u
#define tx_uart__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define tx_uart__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define tx_uart__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define tx_uart__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define tx_uart__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define tx_uart__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define tx_uart__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define tx_uart__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define tx_uart__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define tx_uart__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define tx_uart__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define tx_uart__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define tx_uart__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define tx_uart__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define tx_uart__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define tx_uart__0__PC CYREG_PRT1_PC
#define tx_uart__0__PC2 CYREG_PRT1_PC2
#define tx_uart__0__PORT 1u
#define tx_uart__0__PS CYREG_PRT1_PS
#define tx_uart__0__SHIFT 7u
#define tx_uart__DR CYREG_PRT1_DR
#define tx_uart__INTCFG CYREG_PRT1_INTCFG
#define tx_uart__INTSTAT CYREG_PRT1_INTSTAT
#define tx_uart__MASK 0x80u
#define tx_uart__PA__CFG0 CYREG_UDB_PA1_CFG0
#define tx_uart__PA__CFG1 CYREG_UDB_PA1_CFG1
#define tx_uart__PA__CFG10 CYREG_UDB_PA1_CFG10
#define tx_uart__PA__CFG11 CYREG_UDB_PA1_CFG11
#define tx_uart__PA__CFG12 CYREG_UDB_PA1_CFG12
#define tx_uart__PA__CFG13 CYREG_UDB_PA1_CFG13
#define tx_uart__PA__CFG14 CYREG_UDB_PA1_CFG14
#define tx_uart__PA__CFG2 CYREG_UDB_PA1_CFG2
#define tx_uart__PA__CFG3 CYREG_UDB_PA1_CFG3
#define tx_uart__PA__CFG4 CYREG_UDB_PA1_CFG4
#define tx_uart__PA__CFG5 CYREG_UDB_PA1_CFG5
#define tx_uart__PA__CFG6 CYREG_UDB_PA1_CFG6
#define tx_uart__PA__CFG7 CYREG_UDB_PA1_CFG7
#define tx_uart__PA__CFG8 CYREG_UDB_PA1_CFG8
#define tx_uart__PA__CFG9 CYREG_UDB_PA1_CFG9
#define tx_uart__PC CYREG_PRT1_PC
#define tx_uart__PC2 CYREG_PRT1_PC2
#define tx_uart__PORT 1u
#define tx_uart__PS CYREG_PRT1_PS
#define tx_uart__SHIFT 7u

/* Pin_7Seg */
#define Pin_7Seg__0__DM__MASK 0x07u
#define Pin_7Seg__0__DM__SHIFT 0u
#define Pin_7Seg__0__DR CYREG_PRT0_DR
#define Pin_7Seg__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7Seg__0__HSIOM_MASK 0x0000000Fu
#define Pin_7Seg__0__HSIOM_SHIFT 0u
#define Pin_7Seg__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__0__MASK 0x01u
#define Pin_7Seg__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__0__PC CYREG_PRT0_PC
#define Pin_7Seg__0__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__0__PORT 0u
#define Pin_7Seg__0__PS CYREG_PRT0_PS
#define Pin_7Seg__0__SHIFT 0u
#define Pin_7Seg__1__DM__MASK 0x38u
#define Pin_7Seg__1__DM__SHIFT 3u
#define Pin_7Seg__1__DR CYREG_PRT0_DR
#define Pin_7Seg__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7Seg__1__HSIOM_MASK 0x000000F0u
#define Pin_7Seg__1__HSIOM_SHIFT 4u
#define Pin_7Seg__1__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__1__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__1__MASK 0x02u
#define Pin_7Seg__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__1__PC CYREG_PRT0_PC
#define Pin_7Seg__1__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__1__PORT 0u
#define Pin_7Seg__1__PS CYREG_PRT0_PS
#define Pin_7Seg__1__SHIFT 1u
#define Pin_7Seg__2__DM__MASK 0x1C0u
#define Pin_7Seg__2__DM__SHIFT 6u
#define Pin_7Seg__2__DR CYREG_PRT0_DR
#define Pin_7Seg__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7Seg__2__HSIOM_MASK 0x00000F00u
#define Pin_7Seg__2__HSIOM_SHIFT 8u
#define Pin_7Seg__2__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__2__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__2__MASK 0x04u
#define Pin_7Seg__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__2__PC CYREG_PRT0_PC
#define Pin_7Seg__2__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__2__PORT 0u
#define Pin_7Seg__2__PS CYREG_PRT0_PS
#define Pin_7Seg__2__SHIFT 2u
#define Pin_7Seg__3__DM__MASK 0xE00u
#define Pin_7Seg__3__DM__SHIFT 9u
#define Pin_7Seg__3__DR CYREG_PRT0_DR
#define Pin_7Seg__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7Seg__3__HSIOM_MASK 0x0000F000u
#define Pin_7Seg__3__HSIOM_SHIFT 12u
#define Pin_7Seg__3__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__3__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__3__MASK 0x08u
#define Pin_7Seg__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__3__PC CYREG_PRT0_PC
#define Pin_7Seg__3__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__3__PORT 0u
#define Pin_7Seg__3__PS CYREG_PRT0_PS
#define Pin_7Seg__3__SHIFT 3u
#define Pin_7Seg__4__DM__MASK 0x7000u
#define Pin_7Seg__4__DM__SHIFT 12u
#define Pin_7Seg__4__DR CYREG_PRT0_DR
#define Pin_7Seg__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7Seg__4__HSIOM_MASK 0x000F0000u
#define Pin_7Seg__4__HSIOM_SHIFT 16u
#define Pin_7Seg__4__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__4__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__4__MASK 0x10u
#define Pin_7Seg__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__4__PC CYREG_PRT0_PC
#define Pin_7Seg__4__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__4__PORT 0u
#define Pin_7Seg__4__PS CYREG_PRT0_PS
#define Pin_7Seg__4__SHIFT 4u
#define Pin_7Seg__5__DM__MASK 0x38000u
#define Pin_7Seg__5__DM__SHIFT 15u
#define Pin_7Seg__5__DR CYREG_PRT0_DR
#define Pin_7Seg__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7Seg__5__HSIOM_MASK 0x00F00000u
#define Pin_7Seg__5__HSIOM_SHIFT 20u
#define Pin_7Seg__5__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__5__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__5__MASK 0x20u
#define Pin_7Seg__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__5__PC CYREG_PRT0_PC
#define Pin_7Seg__5__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__5__PORT 0u
#define Pin_7Seg__5__PS CYREG_PRT0_PS
#define Pin_7Seg__5__SHIFT 5u
#define Pin_7Seg__6__DM__MASK 0x1C0000u
#define Pin_7Seg__6__DM__SHIFT 18u
#define Pin_7Seg__6__DR CYREG_PRT0_DR
#define Pin_7Seg__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7Seg__6__HSIOM_MASK 0x0F000000u
#define Pin_7Seg__6__HSIOM_SHIFT 24u
#define Pin_7Seg__6__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__6__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__6__MASK 0x40u
#define Pin_7Seg__6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__6__PC CYREG_PRT0_PC
#define Pin_7Seg__6__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__6__PORT 0u
#define Pin_7Seg__6__PS CYREG_PRT0_PS
#define Pin_7Seg__6__SHIFT 6u
#define Pin_7Seg__7__DM__MASK 0xE00000u
#define Pin_7Seg__7__DM__SHIFT 21u
#define Pin_7Seg__7__DR CYREG_PRT0_DR
#define Pin_7Seg__7__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7Seg__7__HSIOM_MASK 0xF0000000u
#define Pin_7Seg__7__HSIOM_SHIFT 28u
#define Pin_7Seg__7__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__7__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__7__MASK 0x80u
#define Pin_7Seg__7__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__7__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__7__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__7__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__7__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__7__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__7__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__7__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__7__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__7__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__7__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__7__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__7__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__7__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__7__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__7__PC CYREG_PRT0_PC
#define Pin_7Seg__7__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__7__PORT 0u
#define Pin_7Seg__7__PS CYREG_PRT0_PS
#define Pin_7Seg__7__SHIFT 7u
#define Pin_7Seg__DR CYREG_PRT0_DR
#define Pin_7Seg__INTCFG CYREG_PRT0_INTCFG
#define Pin_7Seg__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_7Seg__MASK 0xFFu
#define Pin_7Seg__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7Seg__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7Seg__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7Seg__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7Seg__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7Seg__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7Seg__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7Seg__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7Seg__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7Seg__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7Seg__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7Seg__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7Seg__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7Seg__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7Seg__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7Seg__PC CYREG_PRT0_PC
#define Pin_7Seg__PC2 CYREG_PRT0_PC2
#define Pin_7Seg__PORT 0u
#define Pin_7Seg__PS CYREG_PRT0_PS
#define Pin_7Seg__SHIFT 0u

/* Pin_Ctrl */
#define Pin_Ctrl__0__DM__MASK 0x07u
#define Pin_Ctrl__0__DM__SHIFT 0u
#define Pin_Ctrl__0__DR CYREG_PRT1_DR
#define Pin_Ctrl__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Ctrl__0__HSIOM_MASK 0x0000000Fu
#define Pin_Ctrl__0__HSIOM_SHIFT 0u
#define Pin_Ctrl__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Ctrl__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Ctrl__0__MASK 0x01u
#define Pin_Ctrl__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Ctrl__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Ctrl__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Ctrl__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Ctrl__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Ctrl__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Ctrl__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Ctrl__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Ctrl__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Ctrl__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Ctrl__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Ctrl__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Ctrl__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Ctrl__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Ctrl__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Ctrl__0__PC CYREG_PRT1_PC
#define Pin_Ctrl__0__PC2 CYREG_PRT1_PC2
#define Pin_Ctrl__0__PORT 1u
#define Pin_Ctrl__0__PS CYREG_PRT1_PS
#define Pin_Ctrl__0__SHIFT 0u
#define Pin_Ctrl__1__DM__MASK 0x38u
#define Pin_Ctrl__1__DM__SHIFT 3u
#define Pin_Ctrl__1__DR CYREG_PRT1_DR
#define Pin_Ctrl__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Ctrl__1__HSIOM_MASK 0x000000F0u
#define Pin_Ctrl__1__HSIOM_SHIFT 4u
#define Pin_Ctrl__1__INTCFG CYREG_PRT1_INTCFG
#define Pin_Ctrl__1__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Ctrl__1__MASK 0x02u
#define Pin_Ctrl__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Ctrl__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Ctrl__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Ctrl__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Ctrl__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Ctrl__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Ctrl__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Ctrl__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Ctrl__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Ctrl__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Ctrl__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Ctrl__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Ctrl__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Ctrl__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Ctrl__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Ctrl__1__PC CYREG_PRT1_PC
#define Pin_Ctrl__1__PC2 CYREG_PRT1_PC2
#define Pin_Ctrl__1__PORT 1u
#define Pin_Ctrl__1__PS CYREG_PRT1_PS
#define Pin_Ctrl__1__SHIFT 1u
#define Pin_Ctrl__2__DM__MASK 0x1C0u
#define Pin_Ctrl__2__DM__SHIFT 6u
#define Pin_Ctrl__2__DR CYREG_PRT1_DR
#define Pin_Ctrl__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Ctrl__2__HSIOM_MASK 0x00000F00u
#define Pin_Ctrl__2__HSIOM_SHIFT 8u
#define Pin_Ctrl__2__INTCFG CYREG_PRT1_INTCFG
#define Pin_Ctrl__2__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Ctrl__2__MASK 0x04u
#define Pin_Ctrl__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Ctrl__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Ctrl__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Ctrl__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Ctrl__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Ctrl__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Ctrl__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Ctrl__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Ctrl__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Ctrl__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Ctrl__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Ctrl__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Ctrl__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Ctrl__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Ctrl__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Ctrl__2__PC CYREG_PRT1_PC
#define Pin_Ctrl__2__PC2 CYREG_PRT1_PC2
#define Pin_Ctrl__2__PORT 1u
#define Pin_Ctrl__2__PS CYREG_PRT1_PS
#define Pin_Ctrl__2__SHIFT 2u
#define Pin_Ctrl__3__DM__MASK 0xE00u
#define Pin_Ctrl__3__DM__SHIFT 9u
#define Pin_Ctrl__3__DR CYREG_PRT1_DR
#define Pin_Ctrl__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Ctrl__3__HSIOM_MASK 0x0000F000u
#define Pin_Ctrl__3__HSIOM_SHIFT 12u
#define Pin_Ctrl__3__INTCFG CYREG_PRT1_INTCFG
#define Pin_Ctrl__3__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Ctrl__3__MASK 0x08u
#define Pin_Ctrl__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Ctrl__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Ctrl__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Ctrl__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Ctrl__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Ctrl__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Ctrl__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Ctrl__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Ctrl__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Ctrl__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Ctrl__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Ctrl__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Ctrl__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Ctrl__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Ctrl__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Ctrl__3__PC CYREG_PRT1_PC
#define Pin_Ctrl__3__PC2 CYREG_PRT1_PC2
#define Pin_Ctrl__3__PORT 1u
#define Pin_Ctrl__3__PS CYREG_PRT1_PS
#define Pin_Ctrl__3__SHIFT 3u
#define Pin_Ctrl__DR CYREG_PRT1_DR
#define Pin_Ctrl__INTCFG CYREG_PRT1_INTCFG
#define Pin_Ctrl__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Ctrl__MASK 0x0Fu
#define Pin_Ctrl__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Ctrl__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Ctrl__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Ctrl__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Ctrl__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Ctrl__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Ctrl__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Ctrl__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Ctrl__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Ctrl__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Ctrl__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Ctrl__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Ctrl__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Ctrl__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Ctrl__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Ctrl__PC CYREG_PRT1_PC
#define Pin_Ctrl__PC2 CYREG_PRT1_PC2
#define Pin_Ctrl__PORT 1u
#define Pin_Ctrl__PS CYREG_PRT1_PS
#define Pin_Ctrl__SHIFT 0u

/* Pin_pwm1 */
#define Pin_pwm1__0__DM__MASK 0x38u
#define Pin_pwm1__0__DM__SHIFT 3u
#define Pin_pwm1__0__DR CYREG_PRT3_DR
#define Pin_pwm1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_pwm1__0__HSIOM_MASK 0x000000F0u
#define Pin_pwm1__0__HSIOM_SHIFT 4u
#define Pin_pwm1__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_pwm1__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_pwm1__0__MASK 0x02u
#define Pin_pwm1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_pwm1__0__OUT_SEL_SHIFT 2u
#define Pin_pwm1__0__OUT_SEL_VAL 0u
#define Pin_pwm1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_pwm1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_pwm1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_pwm1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_pwm1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_pwm1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_pwm1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_pwm1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_pwm1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_pwm1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_pwm1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_pwm1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_pwm1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_pwm1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_pwm1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_pwm1__0__PC CYREG_PRT3_PC
#define Pin_pwm1__0__PC2 CYREG_PRT3_PC2
#define Pin_pwm1__0__PORT 3u
#define Pin_pwm1__0__PS CYREG_PRT3_PS
#define Pin_pwm1__0__SHIFT 1u
#define Pin_pwm1__DR CYREG_PRT3_DR
#define Pin_pwm1__INTCFG CYREG_PRT3_INTCFG
#define Pin_pwm1__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_pwm1__MASK 0x02u
#define Pin_pwm1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_pwm1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_pwm1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_pwm1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_pwm1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_pwm1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_pwm1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_pwm1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_pwm1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_pwm1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_pwm1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_pwm1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_pwm1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_pwm1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_pwm1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_pwm1__PC CYREG_PRT3_PC
#define Pin_pwm1__PC2 CYREG_PRT3_PC2
#define Pin_pwm1__PORT 3u
#define Pin_pwm1__PS CYREG_PRT3_PS
#define Pin_pwm1__SHIFT 1u

/* Pin_pwm2 */
#define Pin_pwm2__0__DM__MASK 0x7000u
#define Pin_pwm2__0__DM__SHIFT 12u
#define Pin_pwm2__0__DR CYREG_PRT3_DR
#define Pin_pwm2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_pwm2__0__HSIOM_MASK 0x000F0000u
#define Pin_pwm2__0__HSIOM_SHIFT 16u
#define Pin_pwm2__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_pwm2__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_pwm2__0__MASK 0x10u
#define Pin_pwm2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_pwm2__0__OUT_SEL_SHIFT 8u
#define Pin_pwm2__0__OUT_SEL_VAL -1u
#define Pin_pwm2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_pwm2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_pwm2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_pwm2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_pwm2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_pwm2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_pwm2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_pwm2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_pwm2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_pwm2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_pwm2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_pwm2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_pwm2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_pwm2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_pwm2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_pwm2__0__PC CYREG_PRT3_PC
#define Pin_pwm2__0__PC2 CYREG_PRT3_PC2
#define Pin_pwm2__0__PORT 3u
#define Pin_pwm2__0__PS CYREG_PRT3_PS
#define Pin_pwm2__0__SHIFT 4u
#define Pin_pwm2__DR CYREG_PRT3_DR
#define Pin_pwm2__INTCFG CYREG_PRT3_INTCFG
#define Pin_pwm2__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_pwm2__MASK 0x10u
#define Pin_pwm2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_pwm2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_pwm2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_pwm2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_pwm2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_pwm2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_pwm2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_pwm2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_pwm2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_pwm2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_pwm2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_pwm2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_pwm2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_pwm2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_pwm2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_pwm2__PC CYREG_PRT3_PC
#define Pin_pwm2__PC2 CYREG_PRT3_PC2
#define Pin_pwm2__PORT 3u
#define Pin_pwm2__PS CYREG_PRT3_PS
#define Pin_pwm2__SHIFT 4u

/* Miscellaneous */
#define CY_PROJECT_NAME "Ds1307"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
