.model test_1130_SR16_DFF_xcos
.inputs net12_1 net8_1 net2_1 net11_1 vcc gnd
.outputs net7_1 net7_3 net7_5 net7_7 net7_9 net7_11 net7_13 net7_15 net16_1
  
# Shift register 1input 16outputs
.subckt in2in_x1 in[0]=net2_fbout in[1]=net2_1 in[2]=net2_internal out[0]=net2_fbout
  
.subckt sftreg2 in[0]=net13_1 in[1]=net1_1 in[2]=net10_1 out[0]=net2_internal out[1]=net16_1 out[2]=net5_1 out[3]=net4_1 out[4]=net7_1 out[5]=net7_2 out[6]=net7_3 out[7]=net7_4 out[8]=net7_5 out[9]=net7_6 out[10]=net7_7 out[11]=net7_8 out[12]=net7_9 out[13]=net7_10 out[14]=net7_11 out[15]=net7_12 out[16]=net7_13 out[17]=net7_14 out[18]=net7_15 out[19]=net7_16 #sftreg2_fg =0
  
# gnd_dig
.subckt tgate in[0]=vcc in[1]=gnd out=net1_1
  
# vdd_dig
.subckt tgate in[0]=vcc in[1]=vcc out=net3_1
  
# TGATE
.subckt tgate in[0]=net15_1 in[1]=net6_1 out=net9_1
  
# vdd_dig
.subckt tgate in[0]=vcc in[1]=vcc out=net15_1

# D Flip Flop 
.subckt tgate in[0]=vcc in[1]=gnd out=net4_infix2_1
  
.subckt tgate in[0]=vcc in[1]=gnd out=net4_infix3_1
  
.subckt tgate in[0]=vcc in[1]=gnd out=net4_infix4_1
  
.names net4_1 net4_infix2_1 net4_infix3_1 net4_infix4_1 net4_internal_1
1--- 1
  
.subckt latch_custom D[0]=net4_internal_1 clk[0]=net14_1 reset[0]=net3_1 Q[0]=net6_1

# LOOKUP Table-> 2 Input OR
.subckt tgate in[0]=vcc in[1]=gnd out=net9_infix3_1
  
.subckt tgate in[0]=vcc in[1]=gnd out=net9_infix4_1
  
.names net9_1 net8_1 net9_infix3_1 net9_infix4_1 net10_1
01-- 1
10-- 1
11-- 1
  
# LOOKUP Table-> 2 Input OR
.subckt tgate in[0]=vcc in[1]=gnd out=net11_infix3_1
  
.subckt tgate in[0]=vcc in[1]=gnd out=net11_infix4_1
  
.names net11_1 net12_1 net11_infix3_1 net11_infix4_1 net13_1
01-- 1
10-- 1
11-- 1
  
# LOOKUP Table-> 1 Input INV
.subckt tgate in[0]=vcc in[1]=gnd out=net16_infix2_1
  
.subckt tgate in[0]=vcc in[1]=gnd out=net16_infix3_1
  
.subckt tgate in[0]=vcc in[1]=gnd out=net16_infix4_1
  
.names net16_1 net16_infix2_1 net16_infix3_1 net16_infix4_1 net14_1
0--- 1
 1
  
.end
