Name,Type,Page,Page Number,Schematic,PartPin,LocationX,LocationY,Zone,IREF
"USB_SLCS","OffPage","10 USB PHY","10","MAIN","U7.40","610","350","4C","{4}"
"USB_SLCS","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B9","540","440","4C","{10}"
"USB_CLKOUT","OffPage","10 USB PHY","10","MAIN","U7.54","610","260","4D","{4}"
"USB_CLKOUT","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C9","540","450","4C","{10}"
"USB_FD12","OffPage","10 USB PHY","10","MAIN","U7.49","610","560","4C","{4}"
"USB_FD12","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.D9","540","460","4C","{10}"
"USB_FIFOADR0","OffPage","10 USB PHY","10","MAIN","U7.37","610","400","4C","{4}"
"USB_FIFOADR0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A8","540","470","4C","{10}"
"USB_PKTEND","OffPage","10 USB PHY","10","MAIN","U7.39","610","390","4C","{4}"
"USB_PKTEND","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B8","540","480","4C","{10}"
"USB_SLOE","OffPage","10 USB PHY","10","MAIN","U7.35","610","380","4C","{4}"
"USB_SLOE","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C8","540","510","4C","{10}"
"USB_FD1","OffPage","10 USB PHY","10","MAIN","U7.19","610","450","4C","{4}"
"USB_FD1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.D8","540","520","4C","{10}"
"FPGA_PROG_B","OffPage","10 USB PHY","10","MAIN","R102.1","910","340","3C","{5}"
"FPGA_PROG_B","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V2","500","200","4D","{10}"
"USB_FLAGC","OffPage","10 USB PHY","10","MAIN","U7.31","610","320","4C","{4}"
"USB_FLAGC","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A7","540","530","4C","{10}"
"QSPI_CS","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V3","500","210","4D","{8}"
"QSPI_CS","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R44.2,U4.7","170","320","5C","{5}"
"USB_FLAGB","OffPage","10 USB PHY","10","MAIN","U7.30","610","310","4C","{4}"
"USB_FLAGB","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C7","540","540","4C","{10}"
"FPGA_INT_B","OffPage","10 USB PHY","10","MAIN","R95.2,R97.2","910","220","3D","{5}"
"FPGA_INT_B","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U3","500","220","4D","{10}"
"USB_FLAGA","OffPage","10 USB PHY","10","MAIN","U7.29","610","300","4C","{4}"
"USB_FLAGA","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A6","540","570","4B","{10}"
"EEPROM_I2C_SCL","OffPage","11 EEPROM RTC","11","MAIN","R128.2,U11.6","410","290","4C","{5}"
"EEPROM_I2C_SCL","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.P6","500","230","4D","{11}"
"USB_SLRD","OffPage","10 USB PHY","10","MAIN","U7.1","610","370","4C","{4}"
"USB_SLRD","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B6","540","580","4B","{10}"
"EEPROM_I2C_SDA","OffPage","11 EEPROM RTC","11","MAIN","R129.2,U11.5","410","310","4C","{5}"
"EEPROM_I2C_SDA","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.N5","500","240","4D","{11}"
"LED4","OffPage","10 USB PHY","10","MAIN","R103.2","910","530","3C","{5}"
"LED4","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T4","500","260","4D","{10}"
"USB_SLWR","OffPage","10 USB PHY","10","MAIN","U7.2","610","360","4C","{4}"
"USB_SLWR","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A5","540","610","4B","{10}"
"USB_FD6","OffPage","10 USB PHY","10","MAIN","U7.24","610","500","4C","{4}"
"USB_FD6","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C5","540","620","4B","{10}"
"USB_FD0","OffPage","10 USB PHY","10","MAIN","U7.18","610","440","4C","{4}"
"USB_FD0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A4","540","630","4B","{10}"
"LED3","OffPage","10 USB PHY","10","MAIN","R105.2","910","520","3C","{5}"
"LED3","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T3","500","270","4D","{10}"
"USB_FD2","OffPage","10 USB PHY","10","MAIN","U7.20","610","460","4C","{4}"
"USB_FD2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B4","540","640","4B","{10}"
"LED2","OffPage","10 USB PHY","10","MAIN","R106.2","910","510","3C","{5}"
"LED2","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.R3","500","280","4C","{10}"
"LED1","OffPage","10 USB PHY","10","MAIN","R107.2","910","500","3C","{5}"
"LED1","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V5","500","290","4C","{10}"
"KEY4","OffPage","10 USB PHY","10","MAIN","R124.1","910","750","3B","{5}"
"KEY4","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U5","500","300","4C","{10}"
"USB_FD4","OffPage","10 USB PHY","10","MAIN","U7.22","610","480","4C","{4}"
"USB_FD4","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A3","540","650","4B","{10}"
"KEY3","OffPage","10 USB PHY","10","MAIN","R121.1","910","700","3B","{5}"
"KEY3","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T5","500","310","4C","{10}"
"USB_FD7","OffPage","10 USB PHY","10","MAIN","U7.25","610","510","4C","{4}"
"USB_FD7","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B3","540","660","4B","{10}"
"KEY2","OffPage","10 USB PHY","10","MAIN","R117.1","910","650","3B","{5}"
"KEY2","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.R5","500","320","4C","{10}"
"USB_IFCLK","OffPage","10 USB PHY","10","MAIN","U7.13","610","270","4D","{4}"
"USB_IFCLK","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C6","540","670","4B","{10}"
"KEY1","OffPage","10 USB PHY","10","MAIN","R112.1","910","600","3B","{5}"
"KEY1","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.P7","500","330","4C","{10}"
"RTC_I2C_SCL","OffPage","11 EEPROM RTC","11","MAIN","R125.2,U10.16,U12.7","1120","390","2C","{5,11}"
"RTC_I2C_SCL","OffPage","11 EEPROM RTC","11","MAIN","R125.2,U10.16,U12.7","1180","190","2D","{5,11}"
"RTC_I2C_SCL","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.N6","500","340","4C","{11}"
"UART_CTS","OffPage","11 EEPROM RTC","11","MAIN","U13.23","530","640","4B","{4}"
"UART_CTS","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.D6","540","680","4B","{11}"
"RTC_RESET","OffPage","11 EEPROM RTC","11","MAIN","R127.1,U10.4,U12.5","900","250","3D","{5,11}"
"RTC_RESET","OffPage","11 EEPROM RTC","11","MAIN","R127.1,U10.4,U12.5","1120","410","2C","{5,11}"
"RTC_RESET","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T7","500","350","4C","{11}"
"RTC_I2C_SDA","OffPage","11 EEPROM RTC","11","MAIN","R126.2,U10.15,U12.6","1180","200","2D","{5,11}"
"RTC_I2C_SDA","OffPage","11 EEPROM RTC","11","MAIN","R126.2,U10.15,U12.6","1120","400","2C","{5,11}"
"RTC_I2C_SDA","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.R7","500","360","4C","{11}"
"UART_RTS","OffPage","11 EEPROM RTC","11","MAIN","U13.24","530","630","4B","{4}"
"UART_RTS","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A2","540","690","4B","{11}"
"IO2_L45N","OffPage","12 VGA","12","MAIN","J7.23","290","790","5B","{5}"
"IO2_L45N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V6","500","370","4C","{12}"
"UART_RXD","OffPage","11 EEPROM RTC","11","MAIN","U13.26","530","610","4B","{4}"
"UART_RXD","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B2","540","700","4B","{11}"
"UART_TXD","OffPage","11 EEPROM RTC","11","MAIN","U13.25","530","620","4B","{4}"
"UART_TXD","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C4","540","710","4B","{11}"
"SD_DAT2","OffPage","11 EEPROM RTC","11","MAIN","R130.1,U14.1","990","790","2B","{4}"
"SD_DAT2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.P16","1290","170","2D","{11}"
"SD_CMD","OffPage","11 EEPROM RTC","11","MAIN","R132.1,U14.3","990","770","2B","{4}"
"SD_CMD","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.P15","1290","180","2D","{11}"
"IO2_L45P","OffPage","12 VGA","12","MAIN","J7.24","540","790","4B","{5}"
"IO2_L45P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T6","500","380","4C","{12}"
"SD_CD_N","OffPage","11 EEPROM RTC","11","MAIN","R135.1,U14.9","990","700","2B","{4}"
"SD_CD_N","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.M13","1290","190","2D","{11}"
"IO2_L44N","OffPage","12 VGA","12","MAIN","J7.17","290","760","5B","{5}"
"IO2_L44N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.P8","500","390","4C","{12}"
"SD_DAT3","OffPage","11 EEPROM RTC","11","MAIN","R131.1,U14.2","990","780","2B","{4}"
"SD_DAT3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.L14","1290","200","2D","{11}"
"IO2_L44P","OffPage","12 VGA","12","MAIN","J7.18","540","760","4B","{5}"
"IO2_L44P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.N7","500","400","4C","{12}"
"IO2_L43N","OffPage","12 VGA","12","MAIN","J7.21","290","780","5B","{5}"
"IO2_L43N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V7","500","410","4C","{12}"
"IO2_L43P","OffPage","12 VGA","12","MAIN","J7.22","540","780","4B","{5}"
"IO2_L43P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U7","500","420","4C","{12}"
"IO2_L41N","OffPage","12 VGA","12","MAIN","J7.19","290","770","5B","{5}"
"IO2_L41N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V8","500","430","4C","{12}"
"SD_DAT0","OffPage","11 EEPROM RTC","11","MAIN","R133.1,U14.7","990","730","2B","{4}"
"SD_DAT0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.N14","1290","210","2D","{11}"
"IO2_L41P","OffPage","12 VGA","12","MAIN","J7.20","540","770","4B","{5}"
"IO2_L41P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U8","500","440","4C","{12}"
"SD_DAT1","OffPage","11 EEPROM RTC","11","MAIN","R134.1,U14.8","990","720","2B","{4}"
"SD_DAT1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.M14","1290","220","2D","{11}"
"SD_CLK","OffPage","11 EEPROM RTC","11","MAIN","U14.5","990","750","2B","{4}"
"SD_CLK","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.U18","1290","230","2D","{11}"
"IO2_40N","OffPage","12 VGA","12","MAIN","J7.31","290","830","5B","{5}"
"IO2_40N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.N8","500","450","4C","{12}"
"CMOS_VSYNC","OffPage","12 VGA","12","MAIN","J5.5","910","170","3D","{4}"
"CMOS_VSYNC","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.U17","1290","240","2D","{12}"
"IO2_40P","OffPage","12 VGA","12","MAIN","J7.32","540","830","4B","{5}"
"IO2_40P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.M8","500","460","4C","{12}"
"CMOS_HREF","OffPage","12 VGA","12","MAIN","J5.6","1130","170","2D","{4}"
"CMOS_HREF","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.T18","1290","250","2D","{12}"
"IO2_32N_GCLK","OffPage","12 VGA","12","MAIN","J7.33","290","840","5B","{5}"
"IO2_32N_GCLK","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V9","500","470","4C","{12}"
"IO2_32P_GCLK","OffPage","12 VGA","12","MAIN","J7.34","540","840","4B","{5}"
"IO2_32P_GCLK","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T9","500","480","4C","{12}"
"CMOS_SCLK","OffPage","12 VGA","12","MAIN","J5.3,R140.2","910","160","3D","{4}"
"CMOS_SCLK","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.T17","1290","260","2D","{12}"
"CMOS_SDAT","OffPage","12 VGA","12","MAIN","J5.4,R141.2","1130","160","2D","{4}"
"CMOS_SDAT","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.N16","1290","270","2D","{12}"
"IO2_31N_GCLK","OffPage","12 VGA","12","MAIN","J7.35","290","850","5B","{5}"
"IO2_31N_GCLK","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T8","500","490","4C","{12}"
"IO2_31P_GCLK","OffPage","12 VGA","12","MAIN","J7.36","540","850","4B","{5}"
"IO2_31P_GCLK","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.R8","500","500","4C","{12}"
"FPGA_TCK","OffPage","06 FPGA POWER CONFIG","6","MAIN","U1H.A17","1450","180","1D","{8}"
"FPGA_TCK","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R53.2","400","880","4A","{6}"
"FPGA_TDI","OffPage","06 FPGA POWER CONFIG","6","MAIN","U1H.D15","1450","190","1D","{8}"
"FPGA_TDI","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R55.2","400","900","4A","{6}"
"FPGA_TMS","OffPage","06 FPGA POWER CONFIG","6","MAIN","U1H.B18","1450","200","1D","{8}"
"FPGA_TMS","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R52.2","400","870","4A","{6}"
"FPGA_TDO","OffPage","06 FPGA POWER CONFIG","6","MAIN","U1H.D16","1450","210","1D","{8}"
"FPGA_TDO","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R54.2","400","890","4A","{6}"
"FPGA_GCLK1","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V10","500","510","4C","{8}"
"FPGA_GCLK1","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R43.2","1040","200","2D","{5}"
"SMA_CLK","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U10","500","520","4C","{8}"
"SMA_CLK","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R49.2","1040","320","2C","{5}"
"IO2_29N_GCLK","OffPage","12 VGA","12","MAIN","J7.15","290","750","5B","{5}"
"IO2_29N_GCLK","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T10","500","530","4C","{12}"
"IO2_29P_GCLK","OffPage","12 VGA","12","MAIN","J7.16","540","750","4B","{5}"
"IO2_29P_GCLK","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.R10","500","540","4C","{12}"
"IO2_23N","OffPage","12 VGA","12","MAIN","J7.13","290","740","5B","{5}"
"IO2_23N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V11","500","550","4C","{12}"
"IO2_23P","OffPage","12 VGA","12","MAIN","J7.14","540","740","4B","{5}"
"IO2_23P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U11","500","560","4C","{12}"
"IO2_22N","OffPage","12 VGA","12","MAIN","J7.29","290","820","5B","{5}"
"IO2_22N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.N9","500","570","4B","{12}"
"CMOS_D6","OffPage","12 VGA","12","MAIN","J5.10","1130","190","2D","{4}"
"CMOS_D6","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.N15","1290","280","2C","{12}"
"IO2_22P","OffPage","12 VGA","12","MAIN","J7.30","540","820","4B","{5}"
"IO2_22P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.M10","500","580","4B","{12}"
"CMOS_D7","OffPage","12 VGA","12","MAIN","J5.9","910","190","3D","{4}"
"CMOS_D7","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.P18","1290","290","2C","{12}"
"IO2_20N","OffPage","12 VGA","12","MAIN","J7.25","290","800","5B","{5}"
"IO2_20N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.P11","500","590","4B","{12}"
"CMOS_D4","OffPage","12 VGA","12","MAIN","J5.12","1130","200","2D","{4}"
"CMOS_D4","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.P17","1290","300","2C","{12}"
"IO2_20P","OffPage","12 VGA","12","MAIN","J7.26","540","800","4B","{5}"
"IO2_20P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.N10","500","600","4B","{12}"
"CMOS_D5","OffPage","12 VGA","12","MAIN","J5.11","910","200","3D","{4}"
"CMOS_D5","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.N18","1290","310","2C","{12}"
"CMOS_D2","OffPage","12 VGA","12","MAIN","J5.14","1130","210","2D","{4}"
"CMOS_D2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.N17","1290","320","2C","{12}"
"CMOS_D3","OffPage","12 VGA","12","MAIN","J5.13","910","210","3D","{4}"
"CMOS_D3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.M18","1290","330","2C","{12}"
"CMOS_D0","OffPage","12 VGA","12","MAIN","J5.16","1130","220","2D","{4}"
"CMOS_D0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.M16","1290","340","2C","{12}"
"CMOS_D1","OffPage","12 VGA","12","MAIN","J5.15","910","220","3D","{4}"
"CMOS_D1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.L18","1290","350","2C","{12}"
"IO2_19N","OffPage","12 VGA","12","MAIN","J7.11","290","730","5B","{5}"
"IO2_19N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V12","500","610","4B","{12}"
"CMOS_PWDN","OffPage","12 VGA","12","MAIN","J5.18","1130","230","2D","{4}"
"CMOS_PWDN","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.L17","1290","360","2C","{12}"
"IO2_19P","OffPage","12 VGA","12","MAIN","J7.12","540","730","4B","{5}"
"IO2_19P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T12","500","620","4B","{12}"
"CMOS_RESET","OffPage","12 VGA","12","MAIN","J5.17","910","230","3D","{4}"
"CMOS_RESET","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.K18","1290","370","2C","{12}"
"IO2_16N","OffPage","12 VGA","12","MAIN","J7.27","290","810","5B","{5}"
"IO2_16N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T11","500","630","4B","{12}"
"IO2_16P","OffPage","12 VGA","12","MAIN","J7.28","540","810","4B","{5}"
"IO2_16P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.R11","500","640","4B","{12}"
"E_TXEN","OffPage","09 ETHERNET PHY","9","MAIN","U5.35","220","360","5C","{4}"
"E_TXEN","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.K17","1290","380","2C","{9}"
"IO2_15N","OffPage","12 VGA","12","MAIN","J7.3","290","690","5B","{5}"
"IO2_15N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.N11","500","650","4B","{12}"
"IO2_15P","OffPage","12 VGA","12","MAIN","J7.4","540","690","4B","{5}"
"IO2_15P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.M11","500","660","4B","{12}"
"CMOS_PCLK","OffPage","12 VGA","12","MAIN","J5.7","910","180","3D","{4}"
"CMOS_PCLK","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.H18","1290","410","2C","{12}"
"CMOS_XCLK","OffPage","12 VGA","12","MAIN","J5.8","1130","180","2D","{4}"
"CMOS_XCLK","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.H17","1290","420","2C","{12}"
"IO2_14N","OffPage","12 VGA","12","MAIN","J7.9","290","720","5B","{5}"
"IO2_14N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V13","500","670","4B","{12}"
"IO2_14P","OffPage","12 VGA","12","MAIN","J7.10","540","720","4B","{5}"
"IO2_14P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U13","500","680","4B","{12}"
"E_TXER","OffPage","09 ETHERNET PHY","9","MAIN","R57.2,U5.47","220","370","5C","{4}"
"E_TXER","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.J18","1290","390","2C","{9}"
"E_RESET","OffPage","09 ETHERNET PHY","9","MAIN","U5.38","220","640","5B","{4}"
"E_RESET","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.J16","1290","400","2C","{9}"
"E_RXC","OffPage","09 ETHERNET PHY","9","MAIN","R64.1","220","480","5C","{4}"
"E_RXC","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.L16","1290","430","2C","{9}"
"E_GTXC","OffPage","09 ETHERNET PHY","9","MAIN","U5.34","220","340","5C","{4}"
"E_GTXC","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.L15","1290","440","2C","{9}"
"E_TXC","OffPage","09 ETHERNET PHY","9","MAIN","R60.1","220","350","5C","{4}"
"E_TXC","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.K16","1290","450","2C","{9}"
"QSPI_MISO3","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V14","500","710","4B","{8}"
"QSPI_MISO3","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R45.2,U4.1","170","260","5D","{5}"
"QSPI_MISO2","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T14","500","720","4B","{8}"
"QSPI_MISO2","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R51.2","580","330","4C","{5}"
"IO2_5N","OffPage","12 VGA","12","MAIN","J7.7","290","710","5B","{5}"
"IO2_5N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V15","500","730","4B","{12}"
"IO2_5P","OffPage","12 VGA","12","MAIN","J7.8","540","710","4B","{5}"
"IO2_5P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U15","500","740","4B","{12}"
"E_TXD7","OffPage","09 ETHERNET PHY","9","MAIN","U5.46","220","460","5C","{4}"
"E_TXD7","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.K15","1290","460","2C","{9}"
"E_TXD6","OffPage","09 ETHERNET PHY","9","MAIN","U5.45","220","450","5C","{4}"
"E_TXD6","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.L13","1290","470","2C","{9}"
"QSPI_MISO0","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.T13","500","750","4B","{8}"
"QSPI_MISO0","OffPage","08 FLASH CLOCK JTAG","8","MAIN","U4.15","580","270","4D","{5}"
"QSPI_MISO1","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.R13","500","760","4B","{8}"
"QSPI_MISO1","OffPage","08 FLASH CLOCK JTAG","8","MAIN","R50.1","170","330","5C","{5}"
"IO2_2N","OffPage","12 VGA","12","MAIN","J7.5","290","700","5B","{5}"
"IO2_2N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V16","500","770","4B","{12}"
"DDR3_DQ[15..0]","OffPage","07 DDR3","7","MAIN","","1470","190","1D","{5}"
"DDR3_DQ[15..0]","OffPage","05 FPGA BANK2 BANK3","5","MAIN","","1460","520","1C","{7}"
"IO2_2P","OffPage","12 VGA","12","MAIN","J7.6","540","700","4B","{5}"
"IO2_2P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.U16","500","780","4B","{12}"
"E_TXD5","OffPage","09 ETHERNET PHY","9","MAIN","U5.44","220","440","5C","{4}"
"E_TXD5","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.L12","1290","480","2C","{9}"
"QSPI_CLK","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.R15","500","800","4B","{8}"
"QSPI_CLK","OffPage","08 FLASH CLOCK JTAG","8","MAIN","U4.16","580","260","4D","{5}"
"FPGA_DONE","OffPage","10 USB PHY","10","MAIN","D1.1,R93.2","910","140","3D","{5}"
"FPGA_DONE","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1C.V17","500","810","4B","{10}"
"E_TXD4","OffPage","09 ETHERNET PHY","9","MAIN","U5.43","220","430","5C","{4}"
"E_TXD4","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.K14","1290","490","2C","{9}"
"DDR3_RESET_N","OffPage","07 DDR3","7","MAIN","R37.1,U2.T2","860","530","3C","{5}"
"DDR3_RESET_N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.E4","1270","290","2C","{7}"
"E_TXD3","OffPage","09 ETHERNET PHY","9","MAIN","U5.41","220","420","5C","{4}"
"E_TXD3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.J13","1290","500","2C","{9}"
"E_TXD2","OffPage","09 ETHERNET PHY","9","MAIN","U5.40","220","410","5C","{4}"
"E_TXD2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.G18","1290","510","2C","{9}"
"E_TXD1","OffPage","09 ETHERNET PHY","9","MAIN","U5.39","220","400","5C","{4}"
"E_TXD1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.G16","1290","520","2C","{9}"
"E_TXD0","OffPage","09 ETHERNET PHY","9","MAIN","U5.36","220","390","5C","{4}"
"E_TXD0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.H16","1290","530","2C","{9}"
"DDR3_A[14..0]","OffPage","07 DDR3","7","MAIN","","820","190","3D","{5}"
"DDR3_A[14..0]","OffPage","05 FPGA BANK2 BANK3","5","MAIN","","1460","200","1D","{7}"
"E_RXDV","OffPage","09 ETHERNET PHY","9","MAIN","R65.1,R83.2","220","490","5C","{4}"
"E_RXDV","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.H15","1290","540","2C","{9}"
"E_RXER","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.H14","1290","550","2C","{9}"
"E_RXER","OffPage","09 ETHERNET PHY","9","MAIN","R66.1,R86.2","220","500","5C","{4}"
"DDR3_CKE","OffPage","07 DDR3","7","MAIN","R35.1,U2.K9","860","440","3C","{5}"
"DDR3_CKE","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.H7","1270","310","2C","{7}"
"E_RXD7","OffPage","09 ETHERNET PHY","9","MAIN","R74.1,R85.2","220","590","5B","{4}"
"E_RXD7","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.H13","1290","560","2C","{9}"
"E_RXD6","OffPage","09 ETHERNET PHY","9","MAIN","R73.1,R88.2,R91.1","220","580","5B","{4}"
"E_RXD6","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.F18","1290","570","2B","{9}"
"E_RXD5","OffPage","09 ETHERNET PHY","9","MAIN","R72.1,R87.2,R90.1","220","570","5B","{4}"
"E_RXD5","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.F17","1290","580","2B","{9}"
"E_RXD4","OffPage","09 ETHERNET PHY","9","MAIN","R71.1,R84.2","220","560","5C","{4}"
"E_RXD4","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.K13","1290","590","2B","{9}"
"E_RXD3","OffPage","09 ETHERNET PHY","9","MAIN","R70.1","220","550","5C","{4}"
"E_RXD3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.K12","1290","600","2B","{9}"
"E_RXD2","OffPage","09 ETHERNET PHY","9","MAIN","R69.1","220","540","5C","{4}"
"E_RXD2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.E18","1290","610","2B","{9}"
"E_RXD1","OffPage","09 ETHERNET PHY","9","MAIN","R68.1","220","530","5C","{4}"
"E_RXD1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.E16","1290","620","2B","{9}"
"E_RXD0","OffPage","09 ETHERNET PHY","9","MAIN","R67.1","220","520","5C","{4}"
"E_RXD0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.G13","1290","630","2B","{9}"
"E_COL","OffPage","09 ETHERNET PHY","9","MAIN","R76.1,R89.2,R92.1,U5.31","220","610","5B","{4}"
"E_COL","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.H12","1290","640","2B","{9}"
"E_CRS","OffPage","09 ETHERNET PHY","9","MAIN","R77.1,U5.32","220","620","5B","{4}"
"E_CRS","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.D18","1290","650","2B","{9}"
"E_MDC","OffPage","09 ETHERNET PHY","9","MAIN","R58.2,U5.53","220","310","5C","{4}"
"E_MDC","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.D17","1290","660","2B","{9}"
"DDR3_BA2","OffPage","07 DDR3","7","MAIN","R29.2,U2.M3","860","390","3C","{5}"
"DDR3_BA2","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.E1","1270","360","2C","{7}"
"DDR3_WE_N","OffPage","07 DDR3","7","MAIN","R30.2,U2.L3","860","490","3C","{5}"
"DDR3_WE_N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.E3","1270","370","2C","{7}"
"E_MDIO","OffPage","09 ETHERNET PHY","9","MAIN","R59.2,U5.54","220","320","5C","{4}"
"E_MDIO","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.G14","1290","670","2B","{9}"
"DDR3_BA1","OffPage","07 DDR3","7","MAIN","R28.2,U2.N8","860","380","3C","{5}"
"DDR3_BA1","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.F1","1270","400","2C","{7}"
"DDR3_BA0","OffPage","07 DDR3","7","MAIN","R27.2,U2.M2","860","370","3C","{5}"
"DDR3_BA0","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.F2","1270","410","2C","{7}"
"VGA_R4","OffPage","12 VGA","12","MAIN","R138.1,R138.2","130","80","5D","{4}"
"VGA_R4","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.F14","1290","680","2B","{12}"
"VGA_VS","OffPage","12 VGA","12","MAIN","R147.1","570","220","4D","{4}"
"VGA_VS","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.C18","1290","690","2B","{12}"
"VGA_HS","OffPage","12 VGA","12","MAIN","R146.1","570","210","4D","{4}"
"VGA_HS","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.C17","1290","700","2B","{12}"
"VGA_B2","OffPage","12 VGA","12","MAIN","R150.1","130","370","5C","{4}"
"VGA_B2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.F16","1290","710","2B","{12}"
"VGA_B3","OffPage","12 VGA","12","MAIN","R148.3","130","320","5C","{4}"
"VGA_B3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1B.F15","1290","720","2B","{12}"
"VGA_B1","OffPage","12 VGA","12","MAIN","R150.3","130","390","5C","{4}"
"VGA_B1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A16","540","130","4D","{12}"
"DDR3_CLK_N","OffPage","07 DDR3","7","MAIN","R33.1,U2.K7","860","430","3C","{5}"
"DDR3_CLK_N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.G1","1270","440","2C","{7}"
"DDR3_CLK_P","OffPage","07 DDR3","7","MAIN","R33.2,U2.J7","860","420","3C","{5}"
"DDR3_CLK_P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.G3","1270","450","2C","{7}"
"VGA_B4","OffPage","12 VGA","12","MAIN","R148.1,R148.2","130","300","5C","{4}"
"VGA_B4","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B16","540","140","4D","{12}"
"DDR3_ODT","OffPage","07 DDR3","7","MAIN","R36.1,U2.K1","860","510","3C","{5}"
"DDR3_ODT","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.K6","1270","460","2C","{7}"
"VGA_G0","OffPage","12 VGA","12","MAIN","R149.1","380","290","4C","{4}"
"VGA_G0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C14","540","150","4D","{12}"
"VGA_R1","OffPage","12 VGA","12","MAIN","R142.3","130","170","5D","{4}"
"VGA_R1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.D14","540","160","4D","{12}"
"VGA_G1","OffPage","12 VGA","12","MAIN","R145.1","380","220","4D","{4}"
"VGA_G1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A15","540","170","4D","{12}"
"VGA_G4","OffPage","12 VGA","12","MAIN","R139.3","380","100","4D","{4}"
"VGA_G4","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C15","540","180","4D","{12}"
"VGA_R3","OffPage","12 VGA","12","MAIN","R138.3","130","100","5D","{4}"
"VGA_R3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.E13","540","190","4D","{12}"
"VGA_R0","OffPage","12 VGA","12","MAIN","R144.1","130","220","5D","{4}"
"VGA_R0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.F13","540","200","4D","{12}"
"DDR3_CAS_N","OffPage","07 DDR3","7","MAIN","R32.2,U2.K3","860","480","3C","{5}"
"DDR3_CAS_N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.K5","1270","500","2C","{7}"
"DDR3_RAS_N","OffPage","07 DDR3","7","MAIN","R31.2,U2.J3","860","470","3C","{5}"
"DDR3_RAS_N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.L5","1270","510","2C","{7}"
"VGA_G5","OffPage","12 VGA","12","MAIN","R139.1,R139.2","380","80","4D","{4}"
"VGA_G5","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A14","540","210","4D","{12}"
"DDR3_LDM","OffPage","07 DDR3","7","MAIN","U2.E7","1370","440","1C","{5}"
"DDR3_LDM","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.K3","1270","520","2C","{7}"
"DDR3_UDM","OffPage","07 DDR3","7","MAIN","U2.D3","1370","450","1C","{5}"
"DDR3_UDM","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.K4","1270","530","2C","{7}"
"VGA_B0","OffPage","12 VGA","12","MAIN","R152.1","130","440","5C","{4}"
"VGA_B0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B14","540","220","4D","{12}"
"PMOD_GPIO7","OffPage","12 VGA","12","MAIN","J6.6","1150","660","2B","{4}"
"PMOD_GPIO7","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.E12","540","230","4D","{12}"
"PMOD_GPIO6","OffPage","12 VGA","12","MAIN","J6.4","1150","650","2B","{4}"
"PMOD_GPIO6","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.F12","540","240","4D","{12}"
"DDR3_LDQS_N","OffPage","07 DDR3","7","MAIN","U2.G3","1370","390","1C","{5}"
"DDR3_LDQS_N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.L3","1270","580","2B","{7}"
"VGA_G3","OffPage","12 VGA","12","MAIN","R143.1","380","150","4D","{4}"
"VGA_G3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A13","540","250","4D","{12}"
"DDR3_LDQS_P","OffPage","07 DDR3","7","MAIN","U2.F3","1370","380","1C","{5}"
"DDR3_LDQS_P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.L4","1270","590","2B","{7}"
"VGA_R2","OffPage","12 VGA","12","MAIN","R142.1","130","150","5D","{4}"
"VGA_R2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C13","540","260","4D","{12}"
"PMOD_GPIO5","OffPage","12 VGA","12","MAIN","J6.8","1150","670","2B","{4}"
"PMOD_GPIO5","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C12","540","270","4D","{12}"
"PMOD_GPIO4","OffPage","12 VGA","12","MAIN","J6.7","970","670","3B","{4}"
"PMOD_GPIO4","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.D12","540","280","4C","{12}"
"PMOD_GPIO3","OffPage","12 VGA","12","MAIN","J6.5","970","660","3B","{4}"
"PMOD_GPIO3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.E11","540","290","4C","{12}"
"PMOD_GPIO2","OffPage","12 VGA","12","MAIN","J6.3","970","650","3B","{4}"
"PMOD_GPIO2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.F11","540","300","4C","{12}"
"VGA_G2","OffPage","12 VGA","12","MAIN","R143.3","380","170","4D","{4}"
"VGA_G2","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A12","540","310","4C","{12}"
"USB_FD15","OffPage","10 USB PHY","10","MAIN","U7.52","610","590","4B","{4}"
"USB_FD15","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B12","540","320","4C","{10}"
"PMOD_GPIO1","OffPage","12 VGA","12","MAIN","J6.2","1150","640","2B","{4}"
"PMOD_GPIO1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.F10","540","330","4C","{12}"
"PMOD_GPIO0","OffPage","12 VGA","12","MAIN","J6.1","970","640","3B","{4}"
"PMOD_GPIO0","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.G11","540","340","4C","{12}"
"USB_FD14","OffPage","10 USB PHY","10","MAIN","U7.51","610","580","4B","{4}"
"USB_FD14","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A11","540","350","4C","{10}"
"DDR3_UDQS_N","OffPage","07 DDR3","7","MAIN","U2.B7","1370","420","1C","{5}"
"DDR3_UDQS_N","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.P1","1270","680","2B","{7}"
"USB_FD13","OffPage","10 USB PHY","10","MAIN","U7.50","610","570","4B","{4}"
"USB_FD13","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.B11","540","360","4C","{10}"
"USB_FD5","OffPage","10 USB PHY","10","MAIN","U7.23","610","490","4C","{4}"
"USB_FD5","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.F9","540","370","4C","{10}"
"USB_FD3","OffPage","10 USB PHY","10","MAIN","U7.21","610","470","4C","{4}"
"USB_FD3","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.G9","540","380","4C","{10}"
"DDR3_UDQS_P","OffPage","07 DDR3","7","MAIN","U2.C7","1370","410","1C","{5}"
"DDR3_UDQS_P","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.P2","1270","690","2B","{7}"
"USB_FD8","OffPage","10 USB PHY","10","MAIN","U7.45","610","520","4C","{4}"
"USB_FD8","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A10","540","390","4C","{10}"
"USB_FD11","OffPage","10 USB PHY","10","MAIN","U7.48","610","550","4C","{4}"
"USB_FD11","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C10","540","400","4C","{10}"
"USB_FD10","OffPage","10 USB PHY","10","MAIN","U7.47","610","540","4C","{4}"
"USB_FD10","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.C11","540","410","4C","{10}"
"USB_FD9","OffPage","10 USB PHY","10","MAIN","U7.46","610","530","4C","{4}"
"USB_FD9","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.D11","540","420","4C","{10}"
"USB_FIFOADR1","OffPage","10 USB PHY","10","MAIN","U7.38","610","410","4C","{4}"
"USB_FIFOADR1","OffPage","04 FPGA BANK0 BANK1","4","MAIN","U1A.A9","540","430","4C","{10}"
"CPU_RESET","OffPage","10 USB PHY","10","MAIN","R100.1","910","290","3C","{5}"
"CPU_RESET","OffPage","05 FPGA BANK2 BANK3","5","MAIN","U1D.N4","1270","790","2B","{10}"
