

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Stream_Batch'
================================================================
* Date:           Fri Nov  8 14:15:36 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_6
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.173 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   246072|   246072|  2.461 ms|  2.461 ms|  246072|  246072|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_249_1  |   246070|   246070|         8|          1|          1|  246064|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.59>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sf = alloca i32 1"   --->   Operation 11 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_i5_i3_765 = alloca i32 1"   --->   Operation 13 'alloca' 'add_i5_i3_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca i32 1"   --->   Operation 14 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputBuf_V_1 = alloca i32 1"   --->   Operation 15 'alloca' 'inputBuf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inputBuf_V_2 = alloca i32 1"   --->   Operation 16 'alloca' 'inputBuf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputBuf_V_3 = alloca i32 1"   --->   Operation 17 'alloca' 'inputBuf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputBuf_V_4 = alloca i32 1"   --->   Operation 18 'alloca' 'inputBuf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputBuf_V_5 = alloca i32 1"   --->   Operation 19 'alloca' 'inputBuf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputBuf_V_6 = alloca i32 1"   --->   Operation 20 'alloca' 'inputBuf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_V_7 = alloca i32 1"   --->   Operation 21 'alloca' 'inputBuf_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_V_8 = alloca i32 1"   --->   Operation 22 'alloca' 'inputBuf_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_V_9 = alloca i32 1"   --->   Operation 23 'alloca' 'inputBuf_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_V_10 = alloca i32 1"   --->   Operation 24 'alloca' 'inputBuf_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inputBuf_V_11 = alloca i32 1"   --->   Operation 25 'alloca' 'inputBuf_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf_V_12 = alloca i32 1"   --->   Operation 26 'alloca' 'inputBuf_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_V_13 = alloca i32 1"   --->   Operation 27 'alloca' 'inputBuf_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_V_14 = alloca i32 1"   --->   Operation 28 'alloca' 'inputBuf_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_V_15 = alloca i32 1"   --->   Operation 29 'alloca' 'inputBuf_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_V_16 = alloca i32 1"   --->   Operation 30 'alloca' 'inputBuf_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_V_17 = alloca i32 1"   --->   Operation 31 'alloca' 'inputBuf_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_V_18 = alloca i32 1"   --->   Operation 32 'alloca' 'inputBuf_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_V_19 = alloca i32 1"   --->   Operation 33 'alloca' 'inputBuf_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_V_20 = alloca i32 1"   --->   Operation 34 'alloca' 'inputBuf_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_V_21 = alloca i32 1"   --->   Operation 35 'alloca' 'inputBuf_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_V_22 = alloca i32 1"   --->   Operation 36 'alloca' 'inputBuf_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuf_V_23 = alloca i32 1"   --->   Operation 37 'alloca' 'inputBuf_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputBuf_V_24 = alloca i32 1"   --->   Operation 38 'alloca' 'inputBuf_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputBuf_V_25 = alloca i32 1"   --->   Operation 39 'alloca' 'inputBuf_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%nf_1 = alloca i32 1"   --->   Operation 40 'alloca' 'nf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln249 = store i32 0, i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 44 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln249 = store i18 0, i18 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 45 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln249 = store i32 0, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 46 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 47 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sf_1 = load i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 48 'load' 'sf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = load i18 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 49 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%nf_2 = load i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 50 'load' 'nf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.43ns)   --->   "%icmp_ln249 = icmp_eq  i18 %i_1, i18 246064" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 51 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 246064, i64 246064, i64 246064"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%i_2 = add i18 %i_1, i18 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 53 'add' 'i_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %for.body.split, void %for.end92" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 54 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:250]   --->   Operation 55 'specpipeline' 'specpipeline_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 56 'specloopname' 'specloopname_ln231' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln253 = icmp_eq  i32 %nf_2, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:253]   --->   Operation 57 'icmp' 'icmp_ln253' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %if.else, void %if.then" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:253]   --->   Operation 58 'br' 'br_ln253' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inputBuf_V_load = load i24 %inputBuf_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 59 'load' 'inputBuf_V_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%inputBuf_V_1_load = load i24 %inputBuf_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 60 'load' 'inputBuf_V_1_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inputBuf_V_2_load = load i24 %inputBuf_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 61 'load' 'inputBuf_V_2_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%inputBuf_V_3_load = load i24 %inputBuf_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 62 'load' 'inputBuf_V_3_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%inputBuf_V_4_load = load i24 %inputBuf_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 63 'load' 'inputBuf_V_4_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inputBuf_V_5_load = load i24 %inputBuf_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 64 'load' 'inputBuf_V_5_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%inputBuf_V_6_load = load i24 %inputBuf_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 65 'load' 'inputBuf_V_6_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%inputBuf_V_7_load = load i24 %inputBuf_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 66 'load' 'inputBuf_V_7_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputBuf_V_8_load = load i24 %inputBuf_V_8" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 67 'load' 'inputBuf_V_8_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inputBuf_V_9_load = load i24 %inputBuf_V_9" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 68 'load' 'inputBuf_V_9_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inputBuf_V_10_load = load i24 %inputBuf_V_10" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 69 'load' 'inputBuf_V_10_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inputBuf_V_11_load = load i24 %inputBuf_V_11" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 70 'load' 'inputBuf_V_11_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_V_12_load = load i24 %inputBuf_V_12" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 71 'load' 'inputBuf_V_12_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_V_13_load = load i24 %inputBuf_V_13" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 72 'load' 'inputBuf_V_13_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_V_14_load = load i24 %inputBuf_V_14" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 73 'load' 'inputBuf_V_14_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%inputBuf_V_15_load = load i24 %inputBuf_V_15" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 74 'load' 'inputBuf_V_15_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inputBuf_V_16_load = load i24 %inputBuf_V_16" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 75 'load' 'inputBuf_V_16_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%inputBuf_V_17_load = load i24 %inputBuf_V_17" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 76 'load' 'inputBuf_V_17_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%inputBuf_V_18_load = load i24 %inputBuf_V_18" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 77 'load' 'inputBuf_V_18_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%inputBuf_V_19_load = load i24 %inputBuf_V_19" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 78 'load' 'inputBuf_V_19_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%inputBuf_V_20_load = load i24 %inputBuf_V_20" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 79 'load' 'inputBuf_V_20_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%inputBuf_V_21_load = load i24 %inputBuf_V_21" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 80 'load' 'inputBuf_V_21_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%inputBuf_V_22_load = load i24 %inputBuf_V_22" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 81 'load' 'inputBuf_V_22_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%inputBuf_V_23_load = load i24 %inputBuf_V_23" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 82 'load' 'inputBuf_V_23_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%inputBuf_V_24_load = load i24 %inputBuf_V_24" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 83 'load' 'inputBuf_V_24_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%inputBuf_V_25_load = load i24 %inputBuf_V_25" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 84 'load' 'inputBuf_V_25_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i32 %sf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 85 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (3.20ns)   --->   "%tmp = mux i24 @_ssdm_op_Mux.ap_auto.26i24.i5, i24 %inputBuf_V_load, i24 %inputBuf_V_1_load, i24 %inputBuf_V_2_load, i24 %inputBuf_V_3_load, i24 %inputBuf_V_4_load, i24 %inputBuf_V_5_load, i24 %inputBuf_V_6_load, i24 %inputBuf_V_7_load, i24 %inputBuf_V_8_load, i24 %inputBuf_V_9_load, i24 %inputBuf_V_10_load, i24 %inputBuf_V_11_load, i24 %inputBuf_V_12_load, i24 %inputBuf_V_13_load, i24 %inputBuf_V_14_load, i24 %inputBuf_V_15_load, i24 %inputBuf_V_16_load, i24 %inputBuf_V_17_load, i24 %inputBuf_V_18_load, i24 %inputBuf_V_19_load, i24 %inputBuf_V_20_load, i24 %inputBuf_V_21_load, i24 %inputBuf_V_22_load, i24 %inputBuf_V_23_load, i24 %inputBuf_V_24_load, i24 %inputBuf_V_25_load, i5 %trunc_ln261" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 86 'mux' 'tmp' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%inElem = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in0_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:255]   --->   Operation 88 'read' 'inElem' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %sf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 89 'trunc' 'trunc_ln257' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.95ns)   --->   "%switch_ln257 = switch i5 %trunc_ln257, void %arrayidx.case.25, i5 0, void %arrayidx.case.0, i5 1, void %arrayidx.case.1, i5 2, void %arrayidx.case.2, i5 3, void %arrayidx.case.3, i5 4, void %arrayidx.case.4, i5 5, void %arrayidx.case.5, i5 6, void %arrayidx.case.6, i5 7, void %arrayidx.case.7, i5 8, void %arrayidx.case.8, i5 9, void %arrayidx.case.9, i5 10, void %arrayidx.case.10, i5 11, void %arrayidx.case.11, i5 12, void %arrayidx.case.12, i5 13, void %arrayidx.case.13, i5 14, void %arrayidx.case.14, i5 15, void %arrayidx.case.15, i5 16, void %arrayidx.case.16, i5 17, void %arrayidx.case.17, i5 18, void %arrayidx.case.18, i5 19, void %arrayidx.case.19, i5 20, void %arrayidx.case.20, i5 21, void %arrayidx.case.21, i5 22, void %arrayidx.case.22, i5 23, void %arrayidx.case.23, i5 24, void %if.then.for.inc_crit_edge" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 90 'switch' 'switch_ln257' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.95>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_24" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 91 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 24)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 92 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 24)> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_23" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 93 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 23)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 94 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 23)> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_22" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 95 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 22)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 96 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 22)> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_21" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 97 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 21)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 98 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 21)> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_20" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 99 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 20)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 100 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 20)> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_19" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 101 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 19)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 102 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 19)> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_18" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 103 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 18)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 104 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 18)> <Delay = 1.58>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_17" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 105 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 17)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 106 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 17)> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_16" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 107 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 16)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 108 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 16)> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_15" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 109 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 15)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 110 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 15)> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_14" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 111 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 14)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 112 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 14)> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_13" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 113 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 13)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 114 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 13)> <Delay = 1.58>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_12" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 115 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 12)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 116 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 12)> <Delay = 1.58>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_11" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 117 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 11)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 118 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 11)> <Delay = 1.58>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_10" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 119 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 10)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 120 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 10)> <Delay = 1.58>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_9" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 121 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 9)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 122 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 9)> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_8" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 123 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 8)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 124 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 8)> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 125 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 7)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 126 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 7)> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 127 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 6)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 128 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 6)> <Delay = 1.58>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 129 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 5)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 130 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 5)> <Delay = 1.58>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 131 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 4)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 132 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 4)> <Delay = 1.58>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 133 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 3)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 134 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 3)> <Delay = 1.58>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 135 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 2)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 136 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 2)> <Delay = 1.58>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 137 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 1)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 138 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 1)> <Delay = 1.58>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 139 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 0)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 140 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 0)> <Delay = 1.58>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln257 = store i24 %inElem, i24 %inputBuf_V_25" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 141 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 31) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 30) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 29) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 28) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 27) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 26) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 25)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 142 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 31) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 30) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 29) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 28) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 27) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 26) | (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 25)> <Delay = 1.58>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%W_packed_V = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %weights_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:265]   --->   Operation 143 'read' 'W_packed_V' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 144 [1/1] (2.47ns)   --->   "%icmp_ln272 = icmp_eq  i32 %sf_1, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 144 'icmp' 'icmp_ln272' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%local_temp_V = trunc i64 %W_packed_V"   --->   Operation 145 'trunc' 'local_temp_V' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%local_temp_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 8, i32 15"   --->   Operation 146 'partselect' 'local_temp_V_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%local_temp_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 16, i32 23"   --->   Operation 147 'partselect' 'local_temp_V_9' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%local_temp_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 24, i32 31"   --->   Operation 148 'partselect' 'local_temp_V_10' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%local_temp_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 32, i32 39"   --->   Operation 149 'partselect' 'local_temp_V_11' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%local_temp_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 40, i32 47"   --->   Operation 150 'partselect' 'local_temp_V_12' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%local_temp_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 48, i32 55"   --->   Operation 151 'partselect' 'local_temp_V_13' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%local_temp_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 56, i32 63"   --->   Operation 152 'partselect' 'local_temp_V_14' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (2.55ns)   --->   "%sf_2 = add i32 %sf_1, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 153 'add' 'sf_2' <Predicate = (!icmp_ln249)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln290 = icmp_eq  i32 %sf_2, i32 26" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 154 'icmp' 'icmp_ln290' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %for.inc.for.inc90_crit_edge, void %for.body.i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 155 'br' 'br_ln290' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln290 = store i32 %sf_2, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 156 'store' 'store_ln290' <Predicate = (!icmp_ln249 & !icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln290 = br void %for.inc90" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 157 'br' 'br_ln290' <Predicate = (!icmp_ln249 & !icmp_ln290)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_2, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 158 'add' 'nf' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (2.47ns)   --->   "%icmp_ln302 = icmp_eq  i32 %nf, i32 56" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 159 'icmp' 'icmp_ln302' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.69ns)   --->   "%nf_3 = select i1 %icmp_ln302, i32 0, i32 %nf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 160 'select' 'nf_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln306 = store i32 %nf_3, i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 161 'store' 'store_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln306 = store i32 0, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 162 'store' 'store_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln249 = store i18 %i_2, i18 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 163 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%inElem_1 = phi i24 %tmp, void %if.else, i24 %inElem, void %arrayidx.case.23, i24 %inElem, void %arrayidx.case.22, i24 %inElem, void %arrayidx.case.21, i24 %inElem, void %arrayidx.case.20, i24 %inElem, void %arrayidx.case.19, i24 %inElem, void %arrayidx.case.18, i24 %inElem, void %arrayidx.case.17, i24 %inElem, void %arrayidx.case.16, i24 %inElem, void %arrayidx.case.15, i24 %inElem, void %arrayidx.case.14, i24 %inElem, void %arrayidx.case.13, i24 %inElem, void %arrayidx.case.12, i24 %inElem, void %arrayidx.case.11, i24 %inElem, void %arrayidx.case.10, i24 %inElem, void %arrayidx.case.9, i24 %inElem, void %arrayidx.case.8, i24 %inElem, void %arrayidx.case.7, i24 %inElem, void %arrayidx.case.6, i24 %inElem, void %arrayidx.case.5, i24 %inElem, void %arrayidx.case.4, i24 %inElem, void %arrayidx.case.3, i24 %inElem, void %arrayidx.case.2, i24 %inElem, void %arrayidx.case.1, i24 %inElem, void %arrayidx.case.0, i24 %inElem, void %if.then.for.inc_crit_edge, i24 %inElem, void %arrayidx.case.25"   --->   Operation 164 'phi' 'inElem_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%r_V = trunc i24 %inElem_1"   --->   Operation 165 'trunc' 'r_V' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %local_temp_V"   --->   Operation 166 'sext' 'sext_ln186' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i3 %r_V"   --->   Operation 167 'zext' 'zext_ln186' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 168 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_3)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln186"   --->   Operation 168 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 3, i32 5"   --->   Operation 169 'partselect' 'r_V_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 6, i32 8"   --->   Operation 170 'partselect' 'r_V_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 9, i32 11"   --->   Operation 171 'partselect' 'r_V_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 12, i32 14"   --->   Operation 172 'partselect' 'r_V_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i8 %local_temp_V_11"   --->   Operation 173 'sext' 'sext_ln186_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i3 %r_V_4"   --->   Operation 174 'zext' 'zext_ln186_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 175 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln186_4"   --->   Operation 175 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 15, i32 17"   --->   Operation 176 'partselect' 'r_V_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%r_V_6 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 18, i32 20"   --->   Operation 177 'partselect' 'r_V_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%r_V_7 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 21, i32 23"   --->   Operation 178 'partselect' 'r_V_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln186_7 = sext i8 %local_temp_V_14"   --->   Operation 179 'sext' 'sext_ln186_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i3 %r_V_7"   --->   Operation 180 'zext' 'zext_ln186_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 181 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln186_7"   --->   Operation 181 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 182 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_3)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln186"   --->   Operation 182 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i8 %local_temp_V_9"   --->   Operation 183 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i3 %r_V_2"   --->   Operation 184 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 185 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln186_2"   --->   Operation 185 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln186_4"   --->   Operation 186 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln186_7"   --->   Operation 187 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 188 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_3)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln186"   --->   Operation 188 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_3)   --->   "%sext_ln628 = sext i11 %ret_V"   --->   Operation 189 'sext' 'sext_ln628' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i8 %local_temp_V_8"   --->   Operation 190 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i3 %r_V_1"   --->   Operation 191 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (4.17ns)   --->   "%ret_V_1 = mul i11 %sext_ln186_1, i11 %zext_ln186_1"   --->   Operation 192 'mul' 'ret_V_1' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln628_1 = sext i11 %ret_V_1"   --->   Operation 193 'sext' 'sext_ln628_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 194 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln186_2"   --->   Operation 194 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i8 %local_temp_V_10"   --->   Operation 195 'sext' 'sext_ln186_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i3 %r_V_3"   --->   Operation 196 'zext' 'zext_ln186_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (4.17ns)   --->   "%ret_V_3 = mul i11 %sext_ln186_3, i11 %zext_ln186_3"   --->   Operation 197 'mul' 'ret_V_3' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln628_3 = sext i11 %ret_V_3"   --->   Operation 198 'sext' 'sext_ln628_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 199 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln186_4"   --->   Operation 199 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%sext_ln628_4 = sext i11 %ret_V_4"   --->   Operation 200 'sext' 'sext_ln628_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i8 %local_temp_V_12"   --->   Operation 201 'sext' 'sext_ln186_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i3 %r_V_5"   --->   Operation 202 'zext' 'zext_ln186_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 203 [3/3] (1.05ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln186_5"   --->   Operation 203 'mul' 'ret_V_5' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln186_6 = sext i8 %local_temp_V_13"   --->   Operation 204 'sext' 'sext_ln186_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i3 %r_V_6"   --->   Operation 205 'zext' 'zext_ln186_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (4.17ns)   --->   "%ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln186_6"   --->   Operation 206 'mul' 'ret_V_6' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln628_5 = sext i11 %ret_V_6"   --->   Operation 207 'sext' 'sext_ln628_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln186_7"   --->   Operation 208 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%sext_ln840_1 = sext i11 %ret_V_7"   --->   Operation 209 'sext' 'sext_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 210 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4"   --->   Operation 210 'add' 'add_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_3 = add i12 %sext_ln628_3, i12 %sext_ln628"   --->   Operation 211 'add' 'add_ln840_3' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_4 = add i12 %sext_ln628_1, i12 %sext_ln840_1"   --->   Operation 212 'add' 'add_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 213 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln186_2"   --->   Operation 213 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_5)   --->   "%sext_ln628_2 = sext i11 %ret_V_2"   --->   Operation 214 'sext' 'sext_ln628_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 215 [2/3] (1.05ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln186_5"   --->   Operation 215 'mul' 'ret_V_5' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4"   --->   Operation 216 'add' 'add_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_3 = add i12 %sext_ln628_3, i12 %sext_ln628"   --->   Operation 217 'add' 'add_ln840_3' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_4 = add i12 %sext_ln628_1, i12 %sext_ln840_1"   --->   Operation 218 'add' 'add_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln840_4 = sext i12 %add_ln840_4"   --->   Operation 219 'sext' 'sext_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 220 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_5 = add i13 %sext_ln840_4, i13 %sext_ln628_2"   --->   Operation 220 'add' 'add_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.77>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%add_i5_i3_765_load = load i17 %add_i5_i3_765" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 221 'load' 'add_i5_i3_765_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.78ns)   --->   "%select_ln272 = select i1 %icmp_ln272, i17 0, i17 %add_i5_i3_765_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 222 'select' 'select_ln272' <Predicate = (!icmp_ln249)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln186_5"   --->   Operation 223 'mul' 'ret_V_5' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%sext_ln840 = sext i11 %ret_V_5"   --->   Operation 224 'sext' 'sext_ln840' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 225 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840 = add i17 %select_ln272, i17 %sext_ln840"   --->   Operation 225 'add' 'add_ln840' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln840_3 = sext i12 %add_ln840_3"   --->   Operation 226 'sext' 'sext_ln840_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 227 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_5 = add i13 %sext_ln840_4, i13 %sext_ln628_2"   --->   Operation 227 'add' 'add_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln840_5 = sext i13 %add_ln840_5"   --->   Operation 228 'sext' 'sext_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (1.67ns)   --->   "%add_ln840_6 = add i14 %sext_ln840_5, i14 %sext_ln840_3"   --->   Operation 229 'add' 'add_ln840_6' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%idxprom2_i = zext i32 %nf_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 230 'zext' 'idxprom2_i' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZL7threshs_0_addr = getelementptr i12 %p_ZL7threshs_0, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 231 'getelementptr' 'p_ZL7threshs_0_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 232 [2/2] (2.32ns)   --->   "%p_ZL7threshs_0_load = load i6 %p_ZL7threshs_0_addr"   --->   Operation 232 'load' 'p_ZL7threshs_0_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 56> <ROM>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZL7threshs_1_addr = getelementptr i13 %p_ZL7threshs_1, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 233 'getelementptr' 'p_ZL7threshs_1_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 234 [2/2] (2.32ns)   --->   "%p_ZL7threshs_1_load = load i6 %p_ZL7threshs_1_addr"   --->   Operation 234 'load' 'p_ZL7threshs_1_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 56> <ROM>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%p_ZL7threshs_2_addr = getelementptr i13 %p_ZL7threshs_2, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 235 'getelementptr' 'p_ZL7threshs_2_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 236 [2/2] (2.32ns)   --->   "%p_ZL7threshs_2_load = load i6 %p_ZL7threshs_2_addr"   --->   Operation 236 'load' 'p_ZL7threshs_2_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 56> <ROM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZL7threshs_3_addr = getelementptr i13 %p_ZL7threshs_3, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 237 'getelementptr' 'p_ZL7threshs_3_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 238 [2/2] (2.32ns)   --->   "%p_ZL7threshs_3_load = load i6 %p_ZL7threshs_3_addr"   --->   Operation 238 'load' 'p_ZL7threshs_3_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 56> <ROM>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL7threshs_4_addr = getelementptr i12 %p_ZL7threshs_4, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 239 'getelementptr' 'p_ZL7threshs_4_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 240 [2/2] (2.32ns)   --->   "%p_ZL7threshs_4_load = load i6 %p_ZL7threshs_4_addr"   --->   Operation 240 'load' 'p_ZL7threshs_4_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 56> <ROM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZL7threshs_5_addr = getelementptr i12 %p_ZL7threshs_5, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 241 'getelementptr' 'p_ZL7threshs_5_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 242 [2/2] (2.32ns)   --->   "%p_ZL7threshs_5_load = load i6 %p_ZL7threshs_5_addr"   --->   Operation 242 'load' 'p_ZL7threshs_5_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 56> <ROM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZL7threshs_6_addr = getelementptr i12 %p_ZL7threshs_6, i64 0, i64 %idxprom2_i" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 243 'getelementptr' 'p_ZL7threshs_6_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 244 [2/2] (2.32ns)   --->   "%p_ZL7threshs_6_load = load i6 %p_ZL7threshs_6_addr"   --->   Operation 244 'load' 'p_ZL7threshs_6_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 56> <ROM>

State 7 <SV = 6> <Delay = 6.03>
ST_7 : Operation 245 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840 = add i17 %select_ln272, i17 %sext_ln840"   --->   Operation 245 'add' 'add_ln840' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln840_2 = sext i12 %add_ln840_1"   --->   Operation 246 'sext' 'sext_ln840_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_2 = add i17 %sext_ln840_2, i17 %add_ln840"   --->   Operation 247 'add' 'add_ln840_2' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln840_6 = sext i14 %add_ln840_6"   --->   Operation 248 'sext' 'sext_ln840_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln840_7 = add i17 %sext_ln840_6, i17 %add_ln840_2"   --->   Operation 249 'add' 'add_ln840_7' <Predicate = (!icmp_ln249)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 250 [1/2] (2.32ns)   --->   "%p_ZL7threshs_0_load = load i6 %p_ZL7threshs_0_addr"   --->   Operation 250 'load' 'p_ZL7threshs_0_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 56> <ROM>
ST_7 : Operation 251 [1/2] (2.32ns)   --->   "%p_ZL7threshs_1_load = load i6 %p_ZL7threshs_1_addr"   --->   Operation 251 'load' 'p_ZL7threshs_1_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 56> <ROM>
ST_7 : Operation 252 [1/2] (2.32ns)   --->   "%p_ZL7threshs_2_load = load i6 %p_ZL7threshs_2_addr"   --->   Operation 252 'load' 'p_ZL7threshs_2_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 56> <ROM>
ST_7 : Operation 253 [1/2] (2.32ns)   --->   "%p_ZL7threshs_3_load = load i6 %p_ZL7threshs_3_addr"   --->   Operation 253 'load' 'p_ZL7threshs_3_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 56> <ROM>
ST_7 : Operation 254 [1/2] (2.32ns)   --->   "%p_ZL7threshs_4_load = load i6 %p_ZL7threshs_4_addr"   --->   Operation 254 'load' 'p_ZL7threshs_4_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 56> <ROM>
ST_7 : Operation 255 [1/2] (2.32ns)   --->   "%p_ZL7threshs_5_load = load i6 %p_ZL7threshs_5_addr"   --->   Operation 255 'load' 'p_ZL7threshs_5_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 56> <ROM>
ST_7 : Operation 256 [1/2] (2.32ns)   --->   "%p_ZL7threshs_6_load = load i6 %p_ZL7threshs_6_addr"   --->   Operation 256 'load' 'p_ZL7threshs_6_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 56> <ROM>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln249 = store i17 %add_ln840_7, i17 %add_i5_i3_765" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 257 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 258 'br' 'br_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.17>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1039 = sext i12 %p_ZL7threshs_0_load"   --->   Operation 259 'sext' 'sext_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (2.43ns)   --->   "%icmp_ln1039 = icmp_slt  i17 %add_ln840_7, i17 %sext_ln1039"   --->   Operation 260 'icmp' 'icmp_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.97ns)   --->   "%result_V = xor i1 %icmp_ln1039, i1 1"   --->   Operation 261 'xor' 'result_V' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %result_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 262 'zext' 'zext_ln215' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1039_1 = sext i13 %p_ZL7threshs_1_load"   --->   Operation 263 'sext' 'sext_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (2.43ns)   --->   "%icmp_ln1039_1 = icmp_slt  i17 %add_ln840_7, i17 %sext_ln1039_1"   --->   Operation 264 'icmp' 'icmp_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.97ns)   --->   "%xor_ln1039 = xor i1 %icmp_ln1039_1, i1 1"   --->   Operation 265 'xor' 'xor_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i1 %xor_ln1039" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 266 'zext' 'zext_ln218' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1039_2 = sext i13 %p_ZL7threshs_2_load"   --->   Operation 267 'sext' 'sext_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (2.43ns)   --->   "%icmp_ln1039_2 = icmp_slt  i17 %add_ln840_7, i17 %sext_ln1039_2"   --->   Operation 268 'icmp' 'icmp_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.97ns)   --->   "%xor_ln1039_1 = xor i1 %icmp_ln1039_2, i1 1"   --->   Operation 269 'xor' 'xor_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i1 %xor_ln1039_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 270 'zext' 'zext_ln218_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1039_3 = sext i13 %p_ZL7threshs_3_load"   --->   Operation 271 'sext' 'sext_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (2.43ns)   --->   "%icmp_ln1039_3 = icmp_slt  i17 %add_ln840_7, i17 %sext_ln1039_3"   --->   Operation 272 'icmp' 'icmp_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%xor_ln1039_2 = xor i1 %icmp_ln1039_3, i1 1"   --->   Operation 273 'xor' 'xor_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%zext_ln218_2 = zext i1 %xor_ln1039_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 274 'zext' 'zext_ln218_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1039 = zext i12 %p_ZL7threshs_4_load"   --->   Operation 275 'zext' 'zext_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (2.43ns)   --->   "%icmp_ln1039_4 = icmp_slt  i17 %add_ln840_7, i17 %zext_ln1039"   --->   Operation 276 'icmp' 'icmp_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%xor_ln1039_3 = xor i1 %icmp_ln1039_4, i1 1"   --->   Operation 277 'xor' 'xor_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%zext_ln218_3 = zext i1 %xor_ln1039_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 278 'zext' 'zext_ln218_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1039_1 = zext i12 %p_ZL7threshs_5_load"   --->   Operation 279 'zext' 'zext_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (2.43ns)   --->   "%icmp_ln1039_5 = icmp_slt  i17 %add_ln840_7, i17 %zext_ln1039_1"   --->   Operation 280 'icmp' 'icmp_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%xor_ln1039_4 = xor i1 %icmp_ln1039_5, i1 1"   --->   Operation 281 'xor' 'xor_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%zext_ln218_4 = zext i1 %xor_ln1039_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 282 'zext' 'zext_ln218_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1039_2 = zext i12 %p_ZL7threshs_6_load"   --->   Operation 283 'zext' 'zext_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (2.43ns)   --->   "%icmp_ln1039_6 = icmp_slt  i17 %add_ln840_7, i17 %zext_ln1039_2"   --->   Operation 284 'icmp' 'icmp_ln1039_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%xor_ln1039_5 = xor i1 %icmp_ln1039_6, i1 1"   --->   Operation 285 'xor' 'xor_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%zext_ln840 = zext i1 %xor_ln1039_5"   --->   Operation 286 'zext' 'zext_ln840' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_8 = add i2 %zext_ln215, i2 %zext_ln218_1"   --->   Operation 287 'add' 'add_ln840_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 288 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_9 = add i2 %add_ln840_8, i2 %zext_ln218"   --->   Operation 288 'add' 'add_ln840_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i2 %add_ln840_9"   --->   Operation 289 'zext' 'zext_ln840_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_10 = add i2 %zext_ln218_2, i2 %zext_ln218_3"   --->   Operation 290 'add' 'add_ln840_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln840_2 = zext i2 %add_ln840_10"   --->   Operation 291 'zext' 'zext_ln840_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_11 = add i2 %zext_ln218_4, i2 %zext_ln840"   --->   Operation 292 'add' 'add_ln840_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln840_3 = zext i2 %add_ln840_11"   --->   Operation 293 'zext' 'zext_ln840_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_12 = add i3 %zext_ln840_3, i3 %zext_ln840_2"   --->   Operation 294 'add' 'add_ln840_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 295 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_2 = add i3 %add_ln840_12, i3 %zext_ln840_1"   --->   Operation 295 'add' 'result_V_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i3 %result_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298]   --->   Operation 296 'zext' 'zext_ln298' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %zext_ln298" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298]   --->   Operation 297 'write' 'write_ln298' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.inc90" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 298 'br' 'br_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%ret_ln308 = ret" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:308]   --->   Operation 299 'ret' 'ret_ln308' <Predicate = (icmp_ln249)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.59ns
The critical path consists of the following:
	'alloca' operation ('nf') [40]  (0 ns)
	'load' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) on local variable 'nf' [51]  (0 ns)
	'add' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [301]  (2.55 ns)
	'icmp' operation ('icmp_ln302', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [302]  (2.47 ns)
	'select' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [303]  (0.698 ns)
	'store' operation ('store_ln306', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306) of variable 'nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302 on local variable 'nf' [304]  (1.59 ns)
	blocking operation 0.28 ns on control path)

 <State 2>: 1.05ns
The critical path consists of the following:
	'phi' operation ('inputBuf.V') with incoming values : ('tmp', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261) ('inElem', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:255) [174]  (0 ns)
	'mul' operation of DSP[231] ('ret.V') [190]  (1.05 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[231] ('ret.V') [190]  (1.05 ns)

 <State 4>: 6.27ns
The critical path consists of the following:
	'mul' operation ('ret.V') [220]  (4.17 ns)
	'add' operation of DSP[228] ('add_ln840_1') [228]  (2.1 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[233] ('add_ln840_4') [233]  (2.1 ns)
	'add' operation of DSP[235] ('add_ln840_5') [235]  (2.1 ns)

 <State 6>: 3.78ns
The critical path consists of the following:
	'add' operation of DSP[235] ('add_ln840_5') [235]  (2.1 ns)
	'add' operation ('add_ln840_6') [237]  (1.68 ns)

 <State 7>: 6.03ns
The critical path consists of the following:
	'add' operation of DSP[227] ('add_ln840') [227]  (2.1 ns)
	'add' operation ('add_ln840_2') [230]  (0 ns)
	'add' operation ('add_ln840_7') [239]  (3.93 ns)
	'store' operation ('store_ln249', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249) of variable 'add_ln840_7' on local variable 'add_i5_i3_765' [308]  (0 ns)

 <State 8>: 8.17ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1039') [251]  (2.43 ns)
	'xor' operation ('result.V') [252]  (0.978 ns)
	'add' operation ('add_ln840_8') [290]  (0 ns)
	'add' operation ('add_ln840_9') [291]  (2.07 ns)
	'add' operation ('result.V') [298]  (2.69 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
