0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/sim/xsim/MIPS_pipeline/MIPS_pipeline.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/sim/xsim/mem_path.vh,1715324957,verilog,,,,,,,,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/sim/xsim/opcode.vh,1715324957,verilog,,,,,,,,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/ASYNC_RAM_DP.v,1715324958,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/EXE_MEM_pipe_reg.v,,ASYNC_RAM_DP,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/EXE_MEM_pipe_reg.v,1715942709,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/ID_EXE_pipe_reg.v,,EXE_MEM_pipe_reg,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/ID_EXE_pipe_reg.v,1715933699,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/IF_ID_pipe_reg.v,,ID_EXE_pipe_reg,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/IF_ID_pipe_reg.v,1715932858,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/MEM_WB_pipe_reg.v,,IF_ID_pipe_reg,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/MEM_WB_pipe_reg.v,1715942756,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/MIPS_System.v,,MEM_WB_pipe_reg,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/MIPS_System.v,1715324958,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/MIPS_cpu.v,,MIPS_System,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/MIPS_cpu.v,1715947975,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/alu_32bit.v,,MIPS_cpu,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/alu_32bit.v,1714739137,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/control_unit.v,,alu_32bit,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/control_unit.v,1714464219,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/full_adder.v,,control_unit,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/full_adder.v,1714735612,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/next_pc_logic_pipe.v,,full_adder,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/next_pc_logic_pipe.v,1715948450,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/reg_file_async.v,,next_pc_logic_pipe,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/reg_file_async.v,1715324958,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/ripple_carry_adder.v,,reg_file_async,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/ripple_carry_adder.v,1714735636,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/sign_extension.v,,ripple_carry_adder,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/sign_extension.v,1714460973,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/write_back_address.v,,sign_extension,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/write_back_address.v,1713516735,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/write_back_data.v,,write_back_address,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/src/write_back_data.v,1714391920,verilog,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/testbench/cpu_tb.v,,write_back_data,,,../../../../../,,,,,
C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/testbench/cpu_tb.v,1715328530,verilog,,,C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/sim/xsim/opcode.vh;C:/2024_CA_LAB/LAB/week11/MIPS_pipeline/sim/xsim/mem_path.vh,cpu_tb,,,../../../../../,,,,,
