INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/sources_1/imports/source/rtl/alu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
