
sinking-clock_master_NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006248  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08006304  08006304  00016304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066c0  080066c0  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  080066c0  080066c0  000166c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066c8  080066c8  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066c8  080066c8  000166c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066cc  080066cc  000166cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  080066d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  200000a0  08006770  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000204  08006770  00020204  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c59  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025aa  00000000  00000000  00031d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  000342d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dc0  00000000  00000000  00035170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d8b  00000000  00000000  00035f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122e9  00000000  00000000  0004dcbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000938fd  00000000  00000000  0005ffa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f38a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c20  00000000  00000000  000f38f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000a0 	.word	0x200000a0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080062ec 	.word	0x080062ec

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000a4 	.word	0x200000a4
 8000100:	080062ec 	.word	0x080062ec

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 f8ba 	bl	8000408 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 f8b5 	bl	8000408 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	469b      	mov	fp, r3
 80002a6:	d433      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a8:	465a      	mov	r2, fp
 80002aa:	4653      	mov	r3, sl
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83a      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e078      	b.n	80003b4 <__udivmoddi4+0x144>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e075      	b.n	80003ba <__udivmoddi4+0x14a>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e028      	b.n	800033a <__udivmoddi4+0xca>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	2320      	movs	r3, #32
 8000314:	1a9b      	subs	r3, r3, r2
 8000316:	4652      	mov	r2, sl
 8000318:	40da      	lsrs	r2, r3
 800031a:	4641      	mov	r1, r8
 800031c:	0013      	movs	r3, r2
 800031e:	464a      	mov	r2, r9
 8000320:	408a      	lsls	r2, r1
 8000322:	0017      	movs	r7, r2
 8000324:	4642      	mov	r2, r8
 8000326:	431f      	orrs	r7, r3
 8000328:	4653      	mov	r3, sl
 800032a:	4093      	lsls	r3, r2
 800032c:	001e      	movs	r6, r3
 800032e:	42af      	cmp	r7, r5
 8000330:	d9c4      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	4643      	mov	r3, r8
 800033c:	2b00      	cmp	r3, #0
 800033e:	d0d9      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000340:	07fb      	lsls	r3, r7, #31
 8000342:	0872      	lsrs	r2, r6, #1
 8000344:	431a      	orrs	r2, r3
 8000346:	4646      	mov	r6, r8
 8000348:	087b      	lsrs	r3, r7, #1
 800034a:	e00e      	b.n	800036a <__udivmoddi4+0xfa>
 800034c:	42ab      	cmp	r3, r5
 800034e:	d101      	bne.n	8000354 <__udivmoddi4+0xe4>
 8000350:	42a2      	cmp	r2, r4
 8000352:	d80c      	bhi.n	800036e <__udivmoddi4+0xfe>
 8000354:	1aa4      	subs	r4, r4, r2
 8000356:	419d      	sbcs	r5, r3
 8000358:	2001      	movs	r0, #1
 800035a:	1924      	adds	r4, r4, r4
 800035c:	416d      	adcs	r5, r5
 800035e:	2100      	movs	r1, #0
 8000360:	3e01      	subs	r6, #1
 8000362:	1824      	adds	r4, r4, r0
 8000364:	414d      	adcs	r5, r1
 8000366:	2e00      	cmp	r6, #0
 8000368:	d006      	beq.n	8000378 <__udivmoddi4+0x108>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d9ee      	bls.n	800034c <__udivmoddi4+0xdc>
 800036e:	3e01      	subs	r6, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2e00      	cmp	r6, #0
 8000376:	d1f8      	bne.n	800036a <__udivmoddi4+0xfa>
 8000378:	9800      	ldr	r0, [sp, #0]
 800037a:	9901      	ldr	r1, [sp, #4]
 800037c:	465b      	mov	r3, fp
 800037e:	1900      	adds	r0, r0, r4
 8000380:	4169      	adcs	r1, r5
 8000382:	2b00      	cmp	r3, #0
 8000384:	db24      	blt.n	80003d0 <__udivmoddi4+0x160>
 8000386:	002b      	movs	r3, r5
 8000388:	465a      	mov	r2, fp
 800038a:	4644      	mov	r4, r8
 800038c:	40d3      	lsrs	r3, r2
 800038e:	002a      	movs	r2, r5
 8000390:	40e2      	lsrs	r2, r4
 8000392:	001c      	movs	r4, r3
 8000394:	465b      	mov	r3, fp
 8000396:	0015      	movs	r5, r2
 8000398:	2b00      	cmp	r3, #0
 800039a:	db2a      	blt.n	80003f2 <__udivmoddi4+0x182>
 800039c:	0026      	movs	r6, r4
 800039e:	409e      	lsls	r6, r3
 80003a0:	0033      	movs	r3, r6
 80003a2:	0026      	movs	r6, r4
 80003a4:	4647      	mov	r7, r8
 80003a6:	40be      	lsls	r6, r7
 80003a8:	0032      	movs	r2, r6
 80003aa:	1a80      	subs	r0, r0, r2
 80003ac:	4199      	sbcs	r1, r3
 80003ae:	9000      	str	r0, [sp, #0]
 80003b0:	9101      	str	r1, [sp, #4]
 80003b2:	e79f      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b4:	42a3      	cmp	r3, r4
 80003b6:	d8bc      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80003b8:	e783      	b.n	80002c2 <__udivmoddi4+0x52>
 80003ba:	4642      	mov	r2, r8
 80003bc:	2320      	movs	r3, #32
 80003be:	2100      	movs	r1, #0
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	2200      	movs	r2, #0
 80003c4:	9100      	str	r1, [sp, #0]
 80003c6:	9201      	str	r2, [sp, #4]
 80003c8:	2201      	movs	r2, #1
 80003ca:	40da      	lsrs	r2, r3
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	e786      	b.n	80002de <__udivmoddi4+0x6e>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	4646      	mov	r6, r8
 80003da:	409a      	lsls	r2, r3
 80003dc:	0023      	movs	r3, r4
 80003de:	40f3      	lsrs	r3, r6
 80003e0:	4644      	mov	r4, r8
 80003e2:	4313      	orrs	r3, r2
 80003e4:	002a      	movs	r2, r5
 80003e6:	40e2      	lsrs	r2, r4
 80003e8:	001c      	movs	r4, r3
 80003ea:	465b      	mov	r3, fp
 80003ec:	0015      	movs	r5, r2
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	dad4      	bge.n	800039c <__udivmoddi4+0x12c>
 80003f2:	4642      	mov	r2, r8
 80003f4:	002f      	movs	r7, r5
 80003f6:	2320      	movs	r3, #32
 80003f8:	0026      	movs	r6, r4
 80003fa:	4097      	lsls	r7, r2
 80003fc:	1a9b      	subs	r3, r3, r2
 80003fe:	40de      	lsrs	r6, r3
 8000400:	003b      	movs	r3, r7
 8000402:	4333      	orrs	r3, r6
 8000404:	e7cd      	b.n	80003a2 <__udivmoddi4+0x132>
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	0008      	movs	r0, r1
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	; (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000464:	2301      	movs	r3, #1
 8000466:	425b      	negs	r3, r3
 8000468:	1d39      	adds	r1, r7, #4
 800046a:	4804      	ldr	r0, [pc, #16]	; (800047c <__io_putchar+0x20>)
 800046c:	2201      	movs	r2, #1
 800046e:	f004 fa55 	bl	800491c <HAL_UART_Transmit>
  return ch;
 8000472:	687b      	ldr	r3, [r7, #4]
}
 8000474:	0018      	movs	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	b002      	add	sp, #8
 800047a:	bd80      	pop	{r7, pc}
 800047c:	2000013c 	.word	0x2000013c

08000480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000480:	b590      	push	{r4, r7, lr}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000486:	f000 ff1f 	bl	80012c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800048a:	f000 f82d 	bl	80004e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048e:	f000 f9a9 	bl	80007e4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000492:	f000 f973 	bl	800077c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000496:	f000 f873 	bl	8000580 <MX_I2C1_Init>
  MX_RTC_Init();
 800049a:	f000 f8b1 	bl	8000600 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  displayToggle = 2; 		// Display at 100% intensity for next display toggle
 800049e:	4b0e      	ldr	r3, [pc, #56]	; (80004d8 <main+0x58>)
 80004a0:	2202      	movs	r2, #2
 80004a2:	701a      	strb	r2, [r3, #0]
  sevSeg_I2C1_Init();		//Initialize 7-seg
 80004a4:	f000 fa62 	bl	800096c <sevSeg_I2C1_Init>
  HAL_StatusTypeDef halRet = HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_B);	//Initially disable user alarm
 80004a8:	1dfc      	adds	r4, r7, #7
 80004aa:	2380      	movs	r3, #128	; 0x80
 80004ac:	009a      	lsls	r2, r3, #2
 80004ae:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <main+0x5c>)
 80004b0:	0011      	movs	r1, r2
 80004b2:	0018      	movs	r0, r3
 80004b4:	f003 ff3c 	bl	8004330 <HAL_RTC_DeactivateAlarm>
 80004b8:	0003      	movs	r3, r0
 80004ba:	7023      	strb	r3, [r4, #0]

  if(halRet != HAL_OK) {
 80004bc:	1dfb      	adds	r3, r7, #7
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d004      	beq.n	80004ce <main+0x4e>
	  printf("Error deactivating user alarm.\n\r");
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <main+0x60>)
 80004c6:	0018      	movs	r0, r3
 80004c8:	f004 ff38 	bl	800533c <iprintf>
 80004cc:	e003      	b.n	80004d6 <main+0x56>
  } else {
	  printf("User alarm deactivated.\n\r");
 80004ce:	4b05      	ldr	r3, [pc, #20]	; (80004e4 <main+0x64>)
 80004d0:	0018      	movs	r0, r3
 80004d2:	f004 ff33 	bl	800533c <iprintf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004d6:	e7fe      	b.n	80004d6 <main+0x56>
 80004d8:	200001e8 	.word	0x200001e8
 80004dc:	20000110 	.word	0x20000110
 80004e0:	08006304 	.word	0x08006304
 80004e4:	08006328 	.word	0x08006328

080004e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e8:	b590      	push	{r4, r7, lr}
 80004ea:	b093      	sub	sp, #76	; 0x4c
 80004ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ee:	2410      	movs	r4, #16
 80004f0:	193b      	adds	r3, r7, r4
 80004f2:	0018      	movs	r0, r3
 80004f4:	2338      	movs	r3, #56	; 0x38
 80004f6:	001a      	movs	r2, r3
 80004f8:	2100      	movs	r1, #0
 80004fa:	f004 ff17 	bl	800532c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fe:	003b      	movs	r3, r7
 8000500:	0018      	movs	r0, r3
 8000502:	2310      	movs	r3, #16
 8000504:	001a      	movs	r2, r3
 8000506:	2100      	movs	r1, #0
 8000508:	f004 ff10 	bl	800532c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	009b      	lsls	r3, r3, #2
 8000510:	0018      	movs	r0, r3
 8000512:	f002 fc93 	bl	8002e3c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000516:	193b      	adds	r3, r7, r4
 8000518:	220a      	movs	r2, #10
 800051a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800051c:	193b      	adds	r3, r7, r4
 800051e:	2280      	movs	r2, #128	; 0x80
 8000520:	0052      	lsls	r2, r2, #1
 8000522:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000524:	0021      	movs	r1, r4
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2200      	movs	r2, #0
 800052a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2240      	movs	r2, #64	; 0x40
 8000530:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000532:	187b      	adds	r3, r7, r1
 8000534:	2201      	movs	r2, #1
 8000536:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2200      	movs	r2, #0
 800053c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053e:	187b      	adds	r3, r7, r1
 8000540:	0018      	movs	r0, r3
 8000542:	f002 fcf1 	bl	8002f28 <HAL_RCC_OscConfig>
 8000546:	1e03      	subs	r3, r0, #0
 8000548:	d001      	beq.n	800054e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800054a:	f000 fc5f 	bl	8000e0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054e:	003b      	movs	r3, r7
 8000550:	2207      	movs	r2, #7
 8000552:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000554:	003b      	movs	r3, r7
 8000556:	2200      	movs	r2, #0
 8000558:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055a:	003b      	movs	r3, r7
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000560:	003b      	movs	r3, r7
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000566:	003b      	movs	r3, r7
 8000568:	2100      	movs	r1, #0
 800056a:	0018      	movs	r0, r3
 800056c:	f002 fff6 	bl	800355c <HAL_RCC_ClockConfig>
 8000570:	1e03      	subs	r3, r0, #0
 8000572:	d001      	beq.n	8000578 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000574:	f000 fc4a 	bl	8000e0c <Error_Handler>
  }
}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b013      	add	sp, #76	; 0x4c
 800057e:	bd90      	pop	{r4, r7, pc}

08000580 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000584:	4b1b      	ldr	r3, [pc, #108]	; (80005f4 <MX_I2C1_Init+0x74>)
 8000586:	4a1c      	ldr	r2, [pc, #112]	; (80005f8 <MX_I2C1_Init+0x78>)
 8000588:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010061A;
 800058a:	4b1a      	ldr	r3, [pc, #104]	; (80005f4 <MX_I2C1_Init+0x74>)
 800058c:	4a1b      	ldr	r2, [pc, #108]	; (80005fc <MX_I2C1_Init+0x7c>)
 800058e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000590:	4b18      	ldr	r3, [pc, #96]	; (80005f4 <MX_I2C1_Init+0x74>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000596:	4b17      	ldr	r3, [pc, #92]	; (80005f4 <MX_I2C1_Init+0x74>)
 8000598:	2201      	movs	r2, #1
 800059a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800059c:	4b15      	ldr	r3, [pc, #84]	; (80005f4 <MX_I2C1_Init+0x74>)
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005a2:	4b14      	ldr	r3, [pc, #80]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005a8:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 fa13 	bl	80019e8 <HAL_I2C_Init>
 80005c2:	1e03      	subs	r3, r0, #0
 80005c4:	d001      	beq.n	80005ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005c6:	f000 fc21 	bl	8000e0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005ca:	4b0a      	ldr	r3, [pc, #40]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005cc:	2100      	movs	r1, #0
 80005ce:	0018      	movs	r0, r3
 80005d0:	f002 fb9c 	bl	8002d0c <HAL_I2CEx_ConfigAnalogFilter>
 80005d4:	1e03      	subs	r3, r0, #0
 80005d6:	d001      	beq.n	80005dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80005d8:	f000 fc18 	bl	8000e0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005dc:	4b05      	ldr	r3, [pc, #20]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005de:	2100      	movs	r1, #0
 80005e0:	0018      	movs	r0, r3
 80005e2:	f002 fbdf 	bl	8002da4 <HAL_I2CEx_ConfigDigitalFilter>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 fc0f 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	200000bc 	.word	0x200000bc
 80005f8:	40005400 	.word	0x40005400
 80005fc:	0010061a 	.word	0x0010061a

08000600 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b090      	sub	sp, #64	; 0x40
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000606:	232c      	movs	r3, #44	; 0x2c
 8000608:	18fb      	adds	r3, r7, r3
 800060a:	0018      	movs	r0, r3
 800060c:	2314      	movs	r3, #20
 800060e:	001a      	movs	r2, r3
 8000610:	2100      	movs	r1, #0
 8000612:	f004 fe8b 	bl	800532c <memset>
  RTC_DateTypeDef sDate = {0};
 8000616:	2328      	movs	r3, #40	; 0x28
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800061e:	003b      	movs	r3, r7
 8000620:	0018      	movs	r0, r3
 8000622:	2328      	movs	r3, #40	; 0x28
 8000624:	001a      	movs	r2, r3
 8000626:	2100      	movs	r1, #0
 8000628:	f004 fe80 	bl	800532c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800062c:	4b4f      	ldr	r3, [pc, #316]	; (800076c <MX_RTC_Init+0x16c>)
 800062e:	4a50      	ldr	r2, [pc, #320]	; (8000770 <MX_RTC_Init+0x170>)
 8000630:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000632:	4b4e      	ldr	r3, [pc, #312]	; (800076c <MX_RTC_Init+0x16c>)
 8000634:	2240      	movs	r2, #64	; 0x40
 8000636:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000638:	4b4c      	ldr	r3, [pc, #304]	; (800076c <MX_RTC_Init+0x16c>)
 800063a:	227f      	movs	r2, #127	; 0x7f
 800063c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800063e:	4b4b      	ldr	r3, [pc, #300]	; (800076c <MX_RTC_Init+0x16c>)
 8000640:	22ff      	movs	r2, #255	; 0xff
 8000642:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000644:	4b49      	ldr	r3, [pc, #292]	; (800076c <MX_RTC_Init+0x16c>)
 8000646:	2200      	movs	r2, #0
 8000648:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800064a:	4b48      	ldr	r3, [pc, #288]	; (800076c <MX_RTC_Init+0x16c>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000650:	4b46      	ldr	r3, [pc, #280]	; (800076c <MX_RTC_Init+0x16c>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000656:	4b45      	ldr	r3, [pc, #276]	; (800076c <MX_RTC_Init+0x16c>)
 8000658:	2280      	movs	r2, #128	; 0x80
 800065a:	05d2      	lsls	r2, r2, #23
 800065c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800065e:	4b43      	ldr	r3, [pc, #268]	; (800076c <MX_RTC_Init+0x16c>)
 8000660:	2200      	movs	r2, #0
 8000662:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000664:	4b41      	ldr	r3, [pc, #260]	; (800076c <MX_RTC_Init+0x16c>)
 8000666:	0018      	movs	r0, r3
 8000668:	f003 fa9c 	bl	8003ba4 <HAL_RTC_Init>
 800066c:	1e03      	subs	r3, r0, #0
 800066e:	d001      	beq.n	8000674 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000670:	f000 fbcc 	bl	8000e0c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8000674:	212c      	movs	r1, #44	; 0x2c
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2200      	movs	r2, #0
 8000680:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x50;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2250      	movs	r2, #80	; 0x50
 8000686:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2200      	movs	r2, #0
 800068c:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2200      	movs	r2, #0
 8000692:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000694:	187b      	adds	r3, r7, r1
 8000696:	2200      	movs	r2, #0
 8000698:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2200      	movs	r2, #0
 800069e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80006a0:	1879      	adds	r1, r7, r1
 80006a2:	4b32      	ldr	r3, [pc, #200]	; (800076c <MX_RTC_Init+0x16c>)
 80006a4:	2201      	movs	r2, #1
 80006a6:	0018      	movs	r0, r3
 80006a8:	f003 fb1e 	bl	8003ce8 <HAL_RTC_SetTime>
 80006ac:	1e03      	subs	r3, r0, #0
 80006ae:	d001      	beq.n	80006b4 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 80006b0:	f000 fbac 	bl	8000e0c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80006b4:	2128      	movs	r1, #40	; 0x28
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2201      	movs	r2, #1
 80006c0:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2201      	movs	r2, #1
 80006c6:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2200      	movs	r2, #0
 80006cc:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80006ce:	1879      	adds	r1, r7, r1
 80006d0:	4b26      	ldr	r3, [pc, #152]	; (800076c <MX_RTC_Init+0x16c>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	0018      	movs	r0, r3
 80006d6:	f003 fc0b 	bl	8003ef0 <HAL_RTC_SetDate>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 80006de:	f000 fb95 	bl	8000e0c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 80006e2:	003b      	movs	r3, r7
 80006e4:	2201      	movs	r2, #1
 80006e6:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80006e8:	003b      	movs	r3, r7
 80006ea:	2200      	movs	r2, #0
 80006ec:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80006ee:	003b      	movs	r3, r7
 80006f0:	2200      	movs	r2, #0
 80006f2:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80006f4:	003b      	movs	r3, r7
 80006f6:	2200      	movs	r2, #0
 80006f8:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80006fa:	003b      	movs	r3, r7
 80006fc:	2200      	movs	r2, #0
 80006fe:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000700:	003b      	movs	r3, r7
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000706:	003b      	movs	r3, r7
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 800070c:	003b      	movs	r3, r7
 800070e:	4a19      	ldr	r2, [pc, #100]	; (8000774 <MX_RTC_Init+0x174>)
 8000710:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000712:	003b      	movs	r3, r7
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000718:	003b      	movs	r3, r7
 800071a:	2200      	movs	r2, #0
 800071c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800071e:	003b      	movs	r3, r7
 8000720:	2220      	movs	r2, #32
 8000722:	2101      	movs	r1, #1
 8000724:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000726:	003b      	movs	r3, r7
 8000728:	2280      	movs	r2, #128	; 0x80
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800072e:	0039      	movs	r1, r7
 8000730:	4b0e      	ldr	r3, [pc, #56]	; (800076c <MX_RTC_Init+0x16c>)
 8000732:	2201      	movs	r2, #1
 8000734:	0018      	movs	r0, r3
 8000736:	f003 fcbb 	bl	80040b0 <HAL_RTC_SetAlarm_IT>
 800073a:	1e03      	subs	r3, r0, #0
 800073c:	d001      	beq.n	8000742 <MX_RTC_Init+0x142>
  {
    Error_Handler();
 800073e:	f000 fb65 	bl	8000e0c <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 8000742:	003b      	movs	r3, r7
 8000744:	4a0c      	ldr	r2, [pc, #48]	; (8000778 <MX_RTC_Init+0x178>)
 8000746:	615a      	str	r2, [r3, #20]
  sAlarm.Alarm = RTC_ALARM_B;
 8000748:	003b      	movs	r3, r7
 800074a:	2280      	movs	r2, #128	; 0x80
 800074c:	0092      	lsls	r2, r2, #2
 800074e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000750:	0039      	movs	r1, r7
 8000752:	4b06      	ldr	r3, [pc, #24]	; (800076c <MX_RTC_Init+0x16c>)
 8000754:	2201      	movs	r2, #1
 8000756:	0018      	movs	r0, r3
 8000758:	f003 fcaa 	bl	80040b0 <HAL_RTC_SetAlarm_IT>
 800075c:	1e03      	subs	r3, r0, #0
 800075e:	d001      	beq.n	8000764 <MX_RTC_Init+0x164>
  {
    Error_Handler();
 8000760:	f000 fb54 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000764:	46c0      	nop			; (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	b010      	add	sp, #64	; 0x40
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000110 	.word	0x20000110
 8000770:	40002800 	.word	0x40002800
 8000774:	80800080 	.word	0x80800080
 8000778:	80808080 	.word	0x80808080

0800077c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000780:	4b16      	ldr	r3, [pc, #88]	; (80007dc <MX_USART2_UART_Init+0x60>)
 8000782:	4a17      	ldr	r2, [pc, #92]	; (80007e0 <MX_USART2_UART_Init+0x64>)
 8000784:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000786:	4b15      	ldr	r3, [pc, #84]	; (80007dc <MX_USART2_UART_Init+0x60>)
 8000788:	22e1      	movs	r2, #225	; 0xe1
 800078a:	0252      	lsls	r2, r2, #9
 800078c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800078e:	4b13      	ldr	r3, [pc, #76]	; (80007dc <MX_USART2_UART_Init+0x60>)
 8000790:	2280      	movs	r2, #128	; 0x80
 8000792:	0152      	lsls	r2, r2, #5
 8000794:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <MX_USART2_UART_Init+0x60>)
 8000798:	2200      	movs	r2, #0
 800079a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_USART2_UART_Init+0x60>)
 800079e:	2200      	movs	r2, #0
 80007a0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <MX_USART2_UART_Init+0x60>)
 80007a4:	220c      	movs	r2, #12
 80007a6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_USART2_UART_Init+0x60>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007ae:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <MX_USART2_UART_Init+0x60>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_USART2_UART_Init+0x60>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_USART2_UART_Init+0x60>)
 80007bc:	2200      	movs	r2, #0
 80007be:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_USART2_UART_Init+0x60>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <MX_USART2_UART_Init+0x60>)
 80007c8:	0018      	movs	r0, r3
 80007ca:	f004 f851 	bl	8004870 <HAL_UART_Init>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80007d2:	f000 fb1b 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	2000013c 	.word	0x2000013c
 80007e0:	40004400 	.word	0x40004400

080007e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e4:	b590      	push	{r4, r7, lr}
 80007e6:	b08b      	sub	sp, #44	; 0x2c
 80007e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	2414      	movs	r4, #20
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	0018      	movs	r0, r3
 80007f0:	2314      	movs	r3, #20
 80007f2:	001a      	movs	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f004 fd99 	bl	800532c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fa:	4b57      	ldr	r3, [pc, #348]	; (8000958 <MX_GPIO_Init+0x174>)
 80007fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007fe:	4b56      	ldr	r3, [pc, #344]	; (8000958 <MX_GPIO_Init+0x174>)
 8000800:	2102      	movs	r1, #2
 8000802:	430a      	orrs	r2, r1
 8000804:	635a      	str	r2, [r3, #52]	; 0x34
 8000806:	4b54      	ldr	r3, [pc, #336]	; (8000958 <MX_GPIO_Init+0x174>)
 8000808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800080a:	2202      	movs	r2, #2
 800080c:	4013      	ands	r3, r2
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	4b51      	ldr	r3, [pc, #324]	; (8000958 <MX_GPIO_Init+0x174>)
 8000814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000816:	4b50      	ldr	r3, [pc, #320]	; (8000958 <MX_GPIO_Init+0x174>)
 8000818:	2104      	movs	r1, #4
 800081a:	430a      	orrs	r2, r1
 800081c:	635a      	str	r2, [r3, #52]	; 0x34
 800081e:	4b4e      	ldr	r3, [pc, #312]	; (8000958 <MX_GPIO_Init+0x174>)
 8000820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000822:	2204      	movs	r2, #4
 8000824:	4013      	ands	r3, r2
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800082a:	4b4b      	ldr	r3, [pc, #300]	; (8000958 <MX_GPIO_Init+0x174>)
 800082c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800082e:	4b4a      	ldr	r3, [pc, #296]	; (8000958 <MX_GPIO_Init+0x174>)
 8000830:	2120      	movs	r1, #32
 8000832:	430a      	orrs	r2, r1
 8000834:	635a      	str	r2, [r3, #52]	; 0x34
 8000836:	4b48      	ldr	r3, [pc, #288]	; (8000958 <MX_GPIO_Init+0x174>)
 8000838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800083a:	2220      	movs	r2, #32
 800083c:	4013      	ands	r3, r2
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	4b45      	ldr	r3, [pc, #276]	; (8000958 <MX_GPIO_Init+0x174>)
 8000844:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000846:	4b44      	ldr	r3, [pc, #272]	; (8000958 <MX_GPIO_Init+0x174>)
 8000848:	2101      	movs	r1, #1
 800084a:	430a      	orrs	r2, r1
 800084c:	635a      	str	r2, [r3, #52]	; 0x34
 800084e:	4b42      	ldr	r3, [pc, #264]	; (8000958 <MX_GPIO_Init+0x174>)
 8000850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000852:	2201      	movs	r2, #1
 8000854:	4013      	ands	r3, r2
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Buzzer_Output_Pin|PM_LED_Pin|Alarm_LED_Pin, GPIO_PIN_RESET);
 800085a:	4b40      	ldr	r3, [pc, #256]	; (800095c <MX_GPIO_Init+0x178>)
 800085c:	2200      	movs	r2, #0
 800085e:	21c2      	movs	r1, #194	; 0xc2
 8000860:	0018      	movs	r0, r3
 8000862:	f001 f86f 	bl	8001944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000866:	4b3e      	ldr	r3, [pc, #248]	; (8000960 <MX_GPIO_Init+0x17c>)
 8000868:	2200      	movs	r2, #0
 800086a:	2140      	movs	r1, #64	; 0x40
 800086c:	0018      	movs	r0, r3
 800086e:	f001 f869 	bl	8001944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000872:	193b      	adds	r3, r7, r4
 8000874:	2204      	movs	r2, #4
 8000876:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000878:	193b      	adds	r3, r7, r4
 800087a:	2288      	movs	r2, #136	; 0x88
 800087c:	0352      	lsls	r2, r2, #13
 800087e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	193b      	adds	r3, r7, r4
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000886:	193b      	adds	r3, r7, r4
 8000888:	4a36      	ldr	r2, [pc, #216]	; (8000964 <MX_GPIO_Init+0x180>)
 800088a:	0019      	movs	r1, r3
 800088c:	0010      	movs	r0, r2
 800088e:	f000 fef5 	bl	800167c <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_Button_Pin Alarm_Enable_Button_Pin Alarm_Set_Button_Pin Hour_Set_Button_Pin
                           Minute_Set_Button_Pin */
  GPIO_InitStruct.Pin = Display_Button_Pin|Alarm_Enable_Button_Pin|Alarm_Set_Button_Pin|Hour_Set_Button_Pin
 8000892:	193b      	adds	r3, r7, r4
 8000894:	4a34      	ldr	r2, [pc, #208]	; (8000968 <MX_GPIO_Init+0x184>)
 8000896:	601a      	str	r2, [r3, #0]
                          |Minute_Set_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000898:	193b      	adds	r3, r7, r4
 800089a:	2284      	movs	r2, #132	; 0x84
 800089c:	0392      	lsls	r2, r2, #14
 800089e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a0:	193b      	adds	r3, r7, r4
 80008a2:	2201      	movs	r2, #1
 80008a4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a6:	193a      	adds	r2, r7, r4
 80008a8:	23a0      	movs	r3, #160	; 0xa0
 80008aa:	05db      	lsls	r3, r3, #23
 80008ac:	0011      	movs	r1, r2
 80008ae:	0018      	movs	r0, r3
 80008b0:	f000 fee4 	bl	800167c <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Output_Pin PM_LED_Pin Alarm_LED_Pin */
  GPIO_InitStruct.Pin = Buzzer_Output_Pin|PM_LED_Pin|Alarm_LED_Pin;
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	22c2      	movs	r2, #194	; 0xc2
 80008b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	193b      	adds	r3, r7, r4
 80008bc:	2201      	movs	r2, #1
 80008be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	193b      	adds	r3, r7, r4
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c6:	193b      	adds	r3, r7, r4
 80008c8:	2200      	movs	r2, #0
 80008ca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008cc:	193b      	adds	r3, r7, r4
 80008ce:	4a23      	ldr	r2, [pc, #140]	; (800095c <MX_GPIO_Init+0x178>)
 80008d0:	0019      	movs	r1, r3
 80008d2:	0010      	movs	r0, r2
 80008d4:	f000 fed2 	bl	800167c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80008d8:	193b      	adds	r3, r7, r4
 80008da:	2240      	movs	r2, #64	; 0x40
 80008dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	2201      	movs	r2, #1
 80008e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2200      	movs	r2, #0
 80008ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	4a1b      	ldr	r2, [pc, #108]	; (8000960 <MX_GPIO_Init+0x17c>)
 80008f4:	0019      	movs	r1, r3
 80008f6:	0010      	movs	r0, r2
 80008f8:	f000 fec0 	bl	800167c <HAL_GPIO_Init>

  /*Configure GPIO pin : Snooze_Button_Pin */
  GPIO_InitStruct.Pin = Snooze_Button_Pin;
 80008fc:	0021      	movs	r1, r4
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	2280      	movs	r2, #128	; 0x80
 8000902:	0112      	lsls	r2, r2, #4
 8000904:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000906:	187b      	adds	r3, r7, r1
 8000908:	2200      	movs	r2, #0
 800090a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800090c:	187b      	adds	r3, r7, r1
 800090e:	2201      	movs	r2, #1
 8000910:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Snooze_Button_GPIO_Port, &GPIO_InitStruct);
 8000912:	187a      	adds	r2, r7, r1
 8000914:	23a0      	movs	r3, #160	; 0xa0
 8000916:	05db      	lsls	r3, r3, #23
 8000918:	0011      	movs	r1, r2
 800091a:	0018      	movs	r0, r3
 800091c:	f000 feae 	bl	800167c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000920:	2200      	movs	r2, #0
 8000922:	2100      	movs	r1, #0
 8000924:	2005      	movs	r0, #5
 8000926:	f000 fe01 	bl	800152c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800092a:	2005      	movs	r0, #5
 800092c:	f000 fe13 	bl	8001556 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000930:	2200      	movs	r2, #0
 8000932:	2100      	movs	r1, #0
 8000934:	2006      	movs	r0, #6
 8000936:	f000 fdf9 	bl	800152c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800093a:	2006      	movs	r0, #6
 800093c:	f000 fe0b 	bl	8001556 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000940:	2200      	movs	r2, #0
 8000942:	2100      	movs	r1, #0
 8000944:	2007      	movs	r0, #7
 8000946:	f000 fdf1 	bl	800152c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800094a:	2007      	movs	r0, #7
 800094c:	f000 fe03 	bl	8001556 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000950:	46c0      	nop			; (mov r8, r8)
 8000952:	46bd      	mov	sp, r7
 8000954:	b00b      	add	sp, #44	; 0x2c
 8000956:	bd90      	pop	{r4, r7, pc}
 8000958:	40021000 	.word	0x40021000
 800095c:	50000400 	.word	0x50000400
 8000960:	50000800 	.word	0x50000800
 8000964:	50001400 	.word	0x50001400
 8000968:	00001033 	.word	0x00001033

0800096c <sevSeg_I2C1_Init>:

/* USER CODE BEGIN 4 */

void sevSeg_I2C1_Init(void) {
 800096c:	b590      	push	{r4, r7, lr}
 800096e:	b085      	sub	sp, #20
 8000970:	af02      	add	r7, sp, #8
	 */

	HAL_StatusTypeDef halRet;

	//Set display to decode hex data inputs
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_decodeBuffer, 2, HAL_MAX_DELAY);
 8000972:	4b64      	ldr	r3, [pc, #400]	; (8000b04 <sevSeg_I2C1_Init+0x198>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	b299      	uxth	r1, r3
 8000978:	1dfc      	adds	r4, r7, #7
 800097a:	4a63      	ldr	r2, [pc, #396]	; (8000b08 <sevSeg_I2C1_Init+0x19c>)
 800097c:	4863      	ldr	r0, [pc, #396]	; (8000b0c <sevSeg_I2C1_Init+0x1a0>)
 800097e:	2301      	movs	r3, #1
 8000980:	425b      	negs	r3, r3
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	2302      	movs	r3, #2
 8000986:	f001 f8c5 	bl	8001b14 <HAL_I2C_Master_Transmit>
 800098a:	0003      	movs	r3, r0
 800098c:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d004      	beq.n	80009a0 <sevSeg_I2C1_Init+0x34>
		printf("HAL Error - TX decode mode\n\r");
 8000996:	4b5e      	ldr	r3, [pc, #376]	; (8000b10 <sevSeg_I2C1_Init+0x1a4>)
 8000998:	0018      	movs	r0, r3
 800099a:	f004 fccf 	bl	800533c <iprintf>
 800099e:	e003      	b.n	80009a8 <sevSeg_I2C1_Init+0x3c>
	} else{
		printf("Display set to decode mode\n\r");
 80009a0:	4b5c      	ldr	r3, [pc, #368]	; (8000b14 <sevSeg_I2C1_Init+0x1a8>)
 80009a2:	0018      	movs	r0, r3
 80009a4:	f004 fcca 	bl	800533c <iprintf>
	}

	//Disable shutdown mode
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_SD_ONBuff, 2, HAL_MAX_DELAY);
 80009a8:	4b56      	ldr	r3, [pc, #344]	; (8000b04 <sevSeg_I2C1_Init+0x198>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	b299      	uxth	r1, r3
 80009ae:	1dfc      	adds	r4, r7, #7
 80009b0:	4a59      	ldr	r2, [pc, #356]	; (8000b18 <sevSeg_I2C1_Init+0x1ac>)
 80009b2:	4856      	ldr	r0, [pc, #344]	; (8000b0c <sevSeg_I2C1_Init+0x1a0>)
 80009b4:	2301      	movs	r3, #1
 80009b6:	425b      	negs	r3, r3
 80009b8:	9300      	str	r3, [sp, #0]
 80009ba:	2302      	movs	r3, #2
 80009bc:	f001 f8aa 	bl	8001b14 <HAL_I2C_Master_Transmit>
 80009c0:	0003      	movs	r3, r0
 80009c2:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 80009c4:	1dfb      	adds	r3, r7, #7
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d004      	beq.n	80009d6 <sevSeg_I2C1_Init+0x6a>
		printf("HAL Error - TX disable shutdown mode\n\r");
 80009cc:	4b53      	ldr	r3, [pc, #332]	; (8000b1c <sevSeg_I2C1_Init+0x1b0>)
 80009ce:	0018      	movs	r0, r3
 80009d0:	f004 fcb4 	bl	800533c <iprintf>
 80009d4:	e003      	b.n	80009de <sevSeg_I2C1_Init+0x72>
	} else {
		printf("Display shutdown mode disabled\n\r");
 80009d6:	4b52      	ldr	r3, [pc, #328]	; (8000b20 <sevSeg_I2C1_Init+0x1b4>)
 80009d8:	0018      	movs	r0, r3
 80009da:	f004 fcaf 	bl	800533c <iprintf>
	}

	//S et to test mode
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_testONBuff, 2, HAL_MAX_DELAY);
 80009de:	4b49      	ldr	r3, [pc, #292]	; (8000b04 <sevSeg_I2C1_Init+0x198>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	b299      	uxth	r1, r3
 80009e4:	1dfc      	adds	r4, r7, #7
 80009e6:	4a4f      	ldr	r2, [pc, #316]	; (8000b24 <sevSeg_I2C1_Init+0x1b8>)
 80009e8:	4848      	ldr	r0, [pc, #288]	; (8000b0c <sevSeg_I2C1_Init+0x1a0>)
 80009ea:	2301      	movs	r3, #1
 80009ec:	425b      	negs	r3, r3
 80009ee:	9300      	str	r3, [sp, #0]
 80009f0:	2302      	movs	r3, #2
 80009f2:	f001 f88f 	bl	8001b14 <HAL_I2C_Master_Transmit>
 80009f6:	0003      	movs	r3, r0
 80009f8:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d004      	beq.n	8000a0c <sevSeg_I2C1_Init+0xa0>
		printf("HAL Error - TX test mode ON data\n\r");
 8000a02:	4b49      	ldr	r3, [pc, #292]	; (8000b28 <sevSeg_I2C1_Init+0x1bc>)
 8000a04:	0018      	movs	r0, r3
 8000a06:	f004 fc99 	bl	800533c <iprintf>
 8000a0a:	e003      	b.n	8000a14 <sevSeg_I2C1_Init+0xa8>
	} else {
		printf("Test mode enabled - all LEDs on\n\r");
 8000a0c:	4b47      	ldr	r3, [pc, #284]	; (8000b2c <sevSeg_I2C1_Init+0x1c0>)
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f004 fc94 	bl	800533c <iprintf>
	}

	// Disable test mode
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_testOFFBuff, 2, HAL_MAX_DELAY);
 8000a14:	4b3b      	ldr	r3, [pc, #236]	; (8000b04 <sevSeg_I2C1_Init+0x198>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b299      	uxth	r1, r3
 8000a1a:	1dfc      	adds	r4, r7, #7
 8000a1c:	4a44      	ldr	r2, [pc, #272]	; (8000b30 <sevSeg_I2C1_Init+0x1c4>)
 8000a1e:	483b      	ldr	r0, [pc, #236]	; (8000b0c <sevSeg_I2C1_Init+0x1a0>)
 8000a20:	2301      	movs	r3, #1
 8000a22:	425b      	negs	r3, r3
 8000a24:	9300      	str	r3, [sp, #0]
 8000a26:	2302      	movs	r3, #2
 8000a28:	f001 f874 	bl	8001b14 <HAL_I2C_Master_Transmit>
 8000a2c:	0003      	movs	r3, r0
 8000a2e:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 8000a30:	1dfb      	adds	r3, r7, #7
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d004      	beq.n	8000a42 <sevSeg_I2C1_Init+0xd6>
		printf("HAL Error - TX test mode OFF data\n\r");
 8000a38:	4b3e      	ldr	r3, [pc, #248]	; (8000b34 <sevSeg_I2C1_Init+0x1c8>)
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f004 fc7e 	bl	800533c <iprintf>
 8000a40:	e003      	b.n	8000a4a <sevSeg_I2C1_Init+0xde>
	} else {
		printf("Test mode disabled - all LEDs off\n\r");
 8000a42:	4b3d      	ldr	r3, [pc, #244]	; (8000b38 <sevSeg_I2C1_Init+0x1cc>)
 8000a44:	0018      	movs	r0, r3
 8000a46:	f004 fc79 	bl	800533c <iprintf>
	}

	sevSeg_intensityBuff[1] = sevSeg_intensityDuty[1];		// Initialize to 50% duty cycle
 8000a4a:	2231      	movs	r2, #49	; 0x31
 8000a4c:	4b3b      	ldr	r3, [pc, #236]	; (8000b3c <sevSeg_I2C1_Init+0x1d0>)
 8000a4e:	705a      	strb	r2, [r3, #1]
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_intensityBuff, 2, HAL_MAX_DELAY);
 8000a50:	4b2c      	ldr	r3, [pc, #176]	; (8000b04 <sevSeg_I2C1_Init+0x198>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	b299      	uxth	r1, r3
 8000a56:	1dfc      	adds	r4, r7, #7
 8000a58:	4a38      	ldr	r2, [pc, #224]	; (8000b3c <sevSeg_I2C1_Init+0x1d0>)
 8000a5a:	482c      	ldr	r0, [pc, #176]	; (8000b0c <sevSeg_I2C1_Init+0x1a0>)
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	425b      	negs	r3, r3
 8000a60:	9300      	str	r3, [sp, #0]
 8000a62:	2302      	movs	r3, #2
 8000a64:	f001 f856 	bl	8001b14 <HAL_I2C_Master_Transmit>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 8000a6c:	1dfb      	adds	r3, r7, #7
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d004      	beq.n	8000a7e <sevSeg_I2C1_Init+0x112>
		printf("HAL Error - TX intensity level data\n\r");
 8000a74:	4b32      	ldr	r3, [pc, #200]	; (8000b40 <sevSeg_I2C1_Init+0x1d4>)
 8000a76:	0018      	movs	r0, r3
 8000a78:	f004 fc60 	bl	800533c <iprintf>
 8000a7c:	e003      	b.n	8000a86 <sevSeg_I2C1_Init+0x11a>
	} else {
		printf("Intensity Set\n\r");
 8000a7e:	4b31      	ldr	r3, [pc, #196]	; (8000b44 <sevSeg_I2C1_Init+0x1d8>)
 8000a80:	0018      	movs	r0, r3
 8000a82:	f004 fc5b 	bl	800533c <iprintf>
	}

	// Set and display current time (12:00 A.M.)

	currTime.Hours = 12;
 8000a86:	4b30      	ldr	r3, [pc, #192]	; (8000b48 <sevSeg_I2C1_Init+0x1dc>)
 8000a88:	220c      	movs	r2, #12
 8000a8a:	701a      	strb	r2, [r3, #0]
	currTime.Minutes = 59;
 8000a8c:	4b2e      	ldr	r3, [pc, #184]	; (8000b48 <sevSeg_I2C1_Init+0x1dc>)
 8000a8e:	223b      	movs	r2, #59	; 0x3b
 8000a90:	705a      	strb	r2, [r3, #1]
	currTime.Seconds = 50;
 8000a92:	4b2d      	ldr	r3, [pc, #180]	; (8000b48 <sevSeg_I2C1_Init+0x1dc>)
 8000a94:	2232      	movs	r2, #50	; 0x32
 8000a96:	709a      	strb	r2, [r3, #2]

	currDate.Year = 0;
 8000a98:	4b2c      	ldr	r3, [pc, #176]	; (8000b4c <sevSeg_I2C1_Init+0x1e0>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	70da      	strb	r2, [r3, #3]
	currDate.Month = RTC_MONTH_JANUARY;
 8000a9e:	4b2b      	ldr	r3, [pc, #172]	; (8000b4c <sevSeg_I2C1_Init+0x1e0>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	705a      	strb	r2, [r3, #1]
	currDate.Date = 0;
 8000aa4:	4b29      	ldr	r3, [pc, #164]	; (8000b4c <sevSeg_I2C1_Init+0x1e0>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &currTime, RTC_FORMAT_BCD);
 8000aaa:	4927      	ldr	r1, [pc, #156]	; (8000b48 <sevSeg_I2C1_Init+0x1dc>)
 8000aac:	4b28      	ldr	r3, [pc, #160]	; (8000b50 <sevSeg_I2C1_Init+0x1e4>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f003 f919 	bl	8003ce8 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &currDate, RTC_FORMAT_BCD);
 8000ab6:	4925      	ldr	r1, [pc, #148]	; (8000b4c <sevSeg_I2C1_Init+0x1e0>)
 8000ab8:	4b25      	ldr	r3, [pc, #148]	; (8000b50 <sevSeg_I2C1_Init+0x1e4>)
 8000aba:	2201      	movs	r2, #1
 8000abc:	0018      	movs	r0, r3
 8000abe:	f003 fa17 	bl	8003ef0 <HAL_RTC_SetDate>

	printf("Current time defaulted to: %d:%d:%d\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 8000ac2:	4b21      	ldr	r3, [pc, #132]	; (8000b48 <sevSeg_I2C1_Init+0x1dc>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	0019      	movs	r1, r3
 8000ac8:	4b1f      	ldr	r3, [pc, #124]	; (8000b48 <sevSeg_I2C1_Init+0x1dc>)
 8000aca:	785b      	ldrb	r3, [r3, #1]
 8000acc:	001a      	movs	r2, r3
 8000ace:	4b1e      	ldr	r3, [pc, #120]	; (8000b48 <sevSeg_I2C1_Init+0x1dc>)
 8000ad0:	789b      	ldrb	r3, [r3, #2]
 8000ad2:	4820      	ldr	r0, [pc, #128]	; (8000b54 <sevSeg_I2C1_Init+0x1e8>)
 8000ad4:	f004 fc32 	bl	800533c <iprintf>

	halRet = updateAndDisplayTime();
 8000ad8:	1dfc      	adds	r4, r7, #7
 8000ada:	f000 f841 	bl	8000b60 <updateAndDisplayTime>
 8000ade:	0003      	movs	r3, r0
 8000ae0:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d004      	beq.n	8000af4 <sevSeg_I2C1_Init+0x188>
		printf("HAL Error - TX current time\n\r");
 8000aea:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <sevSeg_I2C1_Init+0x1ec>)
 8000aec:	0018      	movs	r0, r3
 8000aee:	f004 fc25 	bl	800533c <iprintf>
	} else {
		printf("Display Updated with current time\n\r");
	}

	return;
 8000af2:	e004      	b.n	8000afe <sevSeg_I2C1_Init+0x192>
		printf("Display Updated with current time\n\r");
 8000af4:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <sevSeg_I2C1_Init+0x1f0>)
 8000af6:	0018      	movs	r0, r3
 8000af8:	f004 fc20 	bl	800533c <iprintf>
	return;
 8000afc:	46c0      	nop			; (mov r8, r8)

}
 8000afe:	46bd      	mov	sp, r7
 8000b00:	b003      	add	sp, #12
 8000b02:	bd90      	pop	{r4, r7, pc}
 8000b04:	20000000 	.word	0x20000000
 8000b08:	20000004 	.word	0x20000004
 8000b0c:	200000bc 	.word	0x200000bc
 8000b10:	08006344 	.word	0x08006344
 8000b14:	08006364 	.word	0x08006364
 8000b18:	2000000c 	.word	0x2000000c
 8000b1c:	08006384 	.word	0x08006384
 8000b20:	080063ac 	.word	0x080063ac
 8000b24:	2000001c 	.word	0x2000001c
 8000b28:	080063d0 	.word	0x080063d0
 8000b2c:	080063f4 	.word	0x080063f4
 8000b30:	20000018 	.word	0x20000018
 8000b34:	08006418 	.word	0x08006418
 8000b38:	0800643c 	.word	0x0800643c
 8000b3c:	20000008 	.word	0x20000008
 8000b40:	08006460 	.word	0x08006460
 8000b44:	08006488 	.word	0x08006488
 8000b48:	200001d0 	.word	0x200001d0
 8000b4c:	200001e4 	.word	0x200001e4
 8000b50:	20000110 	.word	0x20000110
 8000b54:	08006498 	.word	0x08006498
 8000b58:	080064c0 	.word	0x080064c0
 8000b5c:	080064e0 	.word	0x080064e0

08000b60 <updateAndDisplayTime>:

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af02      	add	r7, sp, #8

	HAL_StatusTypeDef halRet = HAL_OK;
 8000b66:	1dfb      	adds	r3, r7, #7
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]

	HAL_RTC_GetTime(&hrtc, &currTime, RTC_FORMAT_BCD);
 8000b6c:	4938      	ldr	r1, [pc, #224]	; (8000c50 <updateAndDisplayTime+0xf0>)
 8000b6e:	4b39      	ldr	r3, [pc, #228]	; (8000c54 <updateAndDisplayTime+0xf4>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	0018      	movs	r0, r3
 8000b74:	f003 f960 	bl	8003e38 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &currDate, RTC_FORMAT_BCD);
 8000b78:	4937      	ldr	r1, [pc, #220]	; (8000c58 <updateAndDisplayTime+0xf8>)
 8000b7a:	4b36      	ldr	r3, [pc, #216]	; (8000c54 <updateAndDisplayTime+0xf4>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f003 fa48 	bl	8004014 <HAL_RTC_GetDate>
//	}
//	else {
//		printf("Time Update from RTC successfully");
//	}

	sevSeg_digit0Buff[1] = currTime.Hours / 10;
 8000b84:	4b32      	ldr	r3, [pc, #200]	; (8000c50 <updateAndDisplayTime+0xf0>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	210a      	movs	r1, #10
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f7ff fac4 	bl	8000118 <__udivsi3>
 8000b90:	0003      	movs	r3, r0
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	4b31      	ldr	r3, [pc, #196]	; (8000c5c <updateAndDisplayTime+0xfc>)
 8000b96:	705a      	strb	r2, [r3, #1]
	sevSeg_digit1Buff[1] = currTime.Hours % 10;
 8000b98:	4b2d      	ldr	r3, [pc, #180]	; (8000c50 <updateAndDisplayTime+0xf0>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	210a      	movs	r1, #10
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f7ff fb40 	bl	8000224 <__aeabi_uidivmod>
 8000ba4:	000b      	movs	r3, r1
 8000ba6:	b2da      	uxtb	r2, r3
 8000ba8:	4b2d      	ldr	r3, [pc, #180]	; (8000c60 <updateAndDisplayTime+0x100>)
 8000baa:	705a      	strb	r2, [r3, #1]
	sevSeg_digit2Buff[1] = currTime.Minutes / 10;
 8000bac:	4b28      	ldr	r3, [pc, #160]	; (8000c50 <updateAndDisplayTime+0xf0>)
 8000bae:	785b      	ldrb	r3, [r3, #1]
 8000bb0:	210a      	movs	r1, #10
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f7ff fab0 	bl	8000118 <__udivsi3>
 8000bb8:	0003      	movs	r3, r0
 8000bba:	b2da      	uxtb	r2, r3
 8000bbc:	4b29      	ldr	r3, [pc, #164]	; (8000c64 <updateAndDisplayTime+0x104>)
 8000bbe:	705a      	strb	r2, [r3, #1]
	sevSeg_digit3Buff[1] = currTime.Minutes % 10;
 8000bc0:	4b23      	ldr	r3, [pc, #140]	; (8000c50 <updateAndDisplayTime+0xf0>)
 8000bc2:	785b      	ldrb	r3, [r3, #1]
 8000bc4:	210a      	movs	r1, #10
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f7ff fb2c 	bl	8000224 <__aeabi_uidivmod>
 8000bcc:	000b      	movs	r3, r1
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	4b25      	ldr	r3, [pc, #148]	; (8000c68 <updateAndDisplayTime+0x108>)
 8000bd2:	705a      	strb	r2, [r3, #1]

	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit0Buff, 2, HAL_MAX_DELAY);
 8000bd4:	4b25      	ldr	r3, [pc, #148]	; (8000c6c <updateAndDisplayTime+0x10c>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	b299      	uxth	r1, r3
 8000bda:	1dfc      	adds	r4, r7, #7
 8000bdc:	4a1f      	ldr	r2, [pc, #124]	; (8000c5c <updateAndDisplayTime+0xfc>)
 8000bde:	4824      	ldr	r0, [pc, #144]	; (8000c70 <updateAndDisplayTime+0x110>)
 8000be0:	2301      	movs	r3, #1
 8000be2:	425b      	negs	r3, r3
 8000be4:	9300      	str	r3, [sp, #0]
 8000be6:	2302      	movs	r3, #2
 8000be8:	f000 ff94 	bl	8001b14 <HAL_I2C_Master_Transmit>
 8000bec:	0003      	movs	r3, r0
 8000bee:	7023      	strb	r3, [r4, #0]
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit1Buff, 2, HAL_MAX_DELAY);
 8000bf0:	4b1e      	ldr	r3, [pc, #120]	; (8000c6c <updateAndDisplayTime+0x10c>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b299      	uxth	r1, r3
 8000bf6:	1dfc      	adds	r4, r7, #7
 8000bf8:	4a19      	ldr	r2, [pc, #100]	; (8000c60 <updateAndDisplayTime+0x100>)
 8000bfa:	481d      	ldr	r0, [pc, #116]	; (8000c70 <updateAndDisplayTime+0x110>)
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	425b      	negs	r3, r3
 8000c00:	9300      	str	r3, [sp, #0]
 8000c02:	2302      	movs	r3, #2
 8000c04:	f000 ff86 	bl	8001b14 <HAL_I2C_Master_Transmit>
 8000c08:	0003      	movs	r3, r0
 8000c0a:	7023      	strb	r3, [r4, #0]
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit2Buff, 2, HAL_MAX_DELAY);
 8000c0c:	4b17      	ldr	r3, [pc, #92]	; (8000c6c <updateAndDisplayTime+0x10c>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	b299      	uxth	r1, r3
 8000c12:	1dfc      	adds	r4, r7, #7
 8000c14:	4a13      	ldr	r2, [pc, #76]	; (8000c64 <updateAndDisplayTime+0x104>)
 8000c16:	4816      	ldr	r0, [pc, #88]	; (8000c70 <updateAndDisplayTime+0x110>)
 8000c18:	2301      	movs	r3, #1
 8000c1a:	425b      	negs	r3, r3
 8000c1c:	9300      	str	r3, [sp, #0]
 8000c1e:	2302      	movs	r3, #2
 8000c20:	f000 ff78 	bl	8001b14 <HAL_I2C_Master_Transmit>
 8000c24:	0003      	movs	r3, r0
 8000c26:	7023      	strb	r3, [r4, #0]
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit3Buff, 2, HAL_MAX_DELAY);
 8000c28:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <updateAndDisplayTime+0x10c>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	b299      	uxth	r1, r3
 8000c2e:	1dfc      	adds	r4, r7, #7
 8000c30:	4a0d      	ldr	r2, [pc, #52]	; (8000c68 <updateAndDisplayTime+0x108>)
 8000c32:	480f      	ldr	r0, [pc, #60]	; (8000c70 <updateAndDisplayTime+0x110>)
 8000c34:	2301      	movs	r3, #1
 8000c36:	425b      	negs	r3, r3
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	f000 ff6a 	bl	8001b14 <HAL_I2C_Master_Transmit>
 8000c40:	0003      	movs	r3, r0
 8000c42:	7023      	strb	r3, [r4, #0]
//	}
//	else {
//		printf("Updated time sent to current display.\n\r");
//	}

	return halRet;
 8000c44:	1dfb      	adds	r3, r7, #7
 8000c46:	781b      	ldrb	r3, [r3, #0]

}
 8000c48:	0018      	movs	r0, r3
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	b003      	add	sp, #12
 8000c4e:	bd90      	pop	{r4, r7, pc}
 8000c50:	200001d0 	.word	0x200001d0
 8000c54:	20000110 	.word	0x20000110
 8000c58:	200001e4 	.word	0x200001e4
 8000c5c:	20000020 	.word	0x20000020
 8000c60:	20000024 	.word	0x20000024
 8000c64:	20000028 	.word	0x20000028
 8000c68:	2000002c 	.word	0x2000002c
 8000c6c:	20000000 	.word	0x20000000
 8000c70:	200000bc 	.word	0x200000bc

08000c74 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000c74:	b590      	push	{r4, r7, lr}
 8000c76:	b093      	sub	sp, #76	; 0x4c
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]

	  RTC_AlarmTypeDef sAlarm;
	  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	005a      	lsls	r2, r3, #1
 8000c80:	2420      	movs	r4, #32
 8000c82:	1939      	adds	r1, r7, r4
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	2300      	movs	r3, #0
 8000c88:	f003 fbf2 	bl	8004470 <HAL_RTC_GetAlarm>

	  printf("Enter alarm minute increment interrupt\n\r");
 8000c8c:	4b1e      	ldr	r3, [pc, #120]	; (8000d08 <HAL_RTC_AlarmAEventCallback+0x94>)
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f004 fb54 	bl	800533c <iprintf>

	  RTC_TimeTypeDef currTime;
	  RTC_DateTypeDef currDate;
	  HAL_RTC_GetTime(hrtc, &currTime, RTC_FORMAT_BIN);
 8000c94:	230c      	movs	r3, #12
 8000c96:	18f9      	adds	r1, r7, r3
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f003 f8cb 	bl	8003e38 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(hrtc, &currDate, RTC_FORMAT_BIN);		//get date is necessary, else RTC will not update time
 8000ca2:	2308      	movs	r3, #8
 8000ca4:	18f9      	adds	r1, r7, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	0018      	movs	r0, r3
 8000cac:	f003 f9b2 	bl	8004014 <HAL_RTC_GetDate>

	  if(sAlarm.AlarmTime.Minutes>58) {
 8000cb0:	193b      	adds	r3, r7, r4
 8000cb2:	785b      	ldrb	r3, [r3, #1]
 8000cb4:	2b3a      	cmp	r3, #58	; 0x3a
 8000cb6:	d903      	bls.n	8000cc0 <HAL_RTC_AlarmAEventCallback+0x4c>
		sAlarm.AlarmTime.Minutes=0;
 8000cb8:	193b      	adds	r3, r7, r4
 8000cba:	2200      	movs	r2, #0
 8000cbc:	705a      	strb	r2, [r3, #1]
 8000cbe:	e006      	b.n	8000cce <HAL_RTC_AlarmAEventCallback+0x5a>
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8000cc0:	2120      	movs	r1, #32
 8000cc2:	187b      	adds	r3, r7, r1
 8000cc4:	785b      	ldrb	r3, [r3, #1]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	187b      	adds	r3, r7, r1
 8000ccc:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8000cce:	46c0      	nop			; (mov r8, r8)
 8000cd0:	2320      	movs	r3, #32
 8000cd2:	18f9      	adds	r1, r7, r3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f003 f9e9 	bl	80040b0 <HAL_RTC_SetAlarm_IT>
 8000cde:	1e03      	subs	r3, r0, #0
 8000ce0:	d1f6      	bne.n	8000cd0 <HAL_RTC_AlarmAEventCallback+0x5c>

	  updateAndDisplayTime();
 8000ce2:	f7ff ff3d 	bl	8000b60 <updateAndDisplayTime>

	  printf("Current time: %d : %d : %d\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 8000ce6:	200c      	movs	r0, #12
 8000ce8:	183b      	adds	r3, r7, r0
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	0019      	movs	r1, r3
 8000cee:	183b      	adds	r3, r7, r0
 8000cf0:	785b      	ldrb	r3, [r3, #1]
 8000cf2:	001a      	movs	r2, r3
 8000cf4:	183b      	adds	r3, r7, r0
 8000cf6:	789b      	ldrb	r3, [r3, #2]
 8000cf8:	4804      	ldr	r0, [pc, #16]	; (8000d0c <HAL_RTC_AlarmAEventCallback+0x98>)
 8000cfa:	f004 fb1f 	bl	800533c <iprintf>

}
 8000cfe:	46c0      	nop			; (mov r8, r8)
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b013      	add	sp, #76	; 0x4c
 8000d04:	bd90      	pop	{r4, r7, pc}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	08006504 	.word	0x08006504
 8000d0c:	08006530 	.word	0x08006530

08000d10 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000d10:	b5b0      	push	{r4, r5, r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	0002      	movs	r2, r0
 8000d18:	1dbb      	adds	r3, r7, #6
 8000d1a:	801a      	strh	r2, [r3, #0]

	if(GPIO_Pin == displayButtonPin) {
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	1dbb      	adds	r3, r7, #6
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d113      	bne.n	8000d4e <HAL_GPIO_EXTI_Falling_Callback+0x3e>
		HAL_StatusTypeDef halRet = displayButtonISR();
 8000d26:	250f      	movs	r5, #15
 8000d28:	197c      	adds	r4, r7, r5
 8000d2a:	f000 f82f 	bl	8000d8c <displayButtonISR>
 8000d2e:	0003      	movs	r3, r0
 8000d30:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000d32:	197b      	adds	r3, r7, r5
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d004      	beq.n	8000d44 <HAL_GPIO_EXTI_Falling_Callback+0x34>
			printf("Error toggling display.\n\r");
 8000d3a:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <HAL_GPIO_EXTI_Falling_Callback+0x74>)
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f004 fafd 	bl	800533c <iprintf>
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8000d42:	e01a      	b.n	8000d7a <HAL_GPIO_EXTI_Falling_Callback+0x6a>
			printf("Display intensity toggled.\n\r");
 8000d44:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <HAL_GPIO_EXTI_Falling_Callback+0x78>)
 8000d46:	0018      	movs	r0, r3
 8000d48:	f004 faf8 	bl	800533c <iprintf>
}
 8000d4c:	e015      	b.n	8000d7a <HAL_GPIO_EXTI_Falling_Callback+0x6a>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8000d4e:	2202      	movs	r2, #2
 8000d50:	1dbb      	adds	r3, r7, #6
 8000d52:	881b      	ldrh	r3, [r3, #0]
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d010      	beq.n	8000d7a <HAL_GPIO_EXTI_Falling_Callback+0x6a>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000d58:	2210      	movs	r2, #16
 8000d5a:	1dbb      	adds	r3, r7, #6
 8000d5c:	881b      	ldrh	r3, [r3, #0]
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d00b      	beq.n	8000d7a <HAL_GPIO_EXTI_Falling_Callback+0x6a>
	else if(GPIO_Pin == hourSetButtonPin) {
 8000d62:	2220      	movs	r2, #32
 8000d64:	1dbb      	adds	r3, r7, #6
 8000d66:	881b      	ldrh	r3, [r3, #0]
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d006      	beq.n	8000d7a <HAL_GPIO_EXTI_Falling_Callback+0x6a>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	015b      	lsls	r3, r3, #5
 8000d70:	1dba      	adds	r2, r7, #6
 8000d72:	8812      	ldrh	r2, [r2, #0]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d000      	beq.n	8000d7a <HAL_GPIO_EXTI_Falling_Callback+0x6a>
		__NOP();
 8000d78:	46c0      	nop			; (mov r8, r8)
}
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b004      	add	sp, #16
 8000d80:	bdb0      	pop	{r4, r5, r7, pc}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	08006550 	.word	0x08006550
 8000d88:	0800656c 	.word	0x0800656c

08000d8c <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 8000d8c:	b590      	push	{r4, r7, lr}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af02      	add	r7, sp, #8

	printf("Entered display button ISR\n\r");
 8000d92:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <displayButtonISR+0x68>)
 8000d94:	0018      	movs	r0, r3
 8000d96:	f004 fad1 	bl	800533c <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]

	sevSeg_intensityBuff[1] = sevSeg_intensityDuty[displayToggle];			//Turn display to proper duty cycle
 8000da0:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <displayButtonISR+0x6c>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	001a      	movs	r2, r3
 8000da6:	4b15      	ldr	r3, [pc, #84]	; (8000dfc <displayButtonISR+0x70>)
 8000da8:	5c9a      	ldrb	r2, [r3, r2]
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <displayButtonISR+0x74>)
 8000dac:	705a      	strb	r2, [r3, #1]

	// TX new intensity to 7-seg driver
	halRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_intensityBuff, 2, HAL_MAX_DELAY);
 8000dae:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <displayButtonISR+0x78>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	b299      	uxth	r1, r3
 8000db4:	1dfc      	adds	r4, r7, #7
 8000db6:	4a12      	ldr	r2, [pc, #72]	; (8000e00 <displayButtonISR+0x74>)
 8000db8:	4813      	ldr	r0, [pc, #76]	; (8000e08 <displayButtonISR+0x7c>)
 8000dba:	2301      	movs	r3, #1
 8000dbc:	425b      	negs	r3, r3
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	f000 fea7 	bl	8001b14 <HAL_I2C_Master_Transmit>
 8000dc6:	0003      	movs	r3, r0
 8000dc8:	7023      	strb	r3, [r4, #0]

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8000dca:	4b0b      	ldr	r3, [pc, #44]	; (8000df8 <displayButtonISR+0x6c>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d903      	bls.n	8000dda <displayButtonISR+0x4e>
		displayToggle = 0;
 8000dd2:	4b09      	ldr	r3, [pc, #36]	; (8000df8 <displayButtonISR+0x6c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	701a      	strb	r2, [r3, #0]
 8000dd8:	e005      	b.n	8000de6 <displayButtonISR+0x5a>
	} else {
		displayToggle++;
 8000dda:	4b07      	ldr	r3, [pc, #28]	; (8000df8 <displayButtonISR+0x6c>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	3301      	adds	r3, #1
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <displayButtonISR+0x6c>)
 8000de4:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8000de6:	1dfb      	adds	r3, r7, #7
 8000de8:	781b      	ldrb	r3, [r3, #0]

}
 8000dea:	0018      	movs	r0, r3
 8000dec:	46bd      	mov	sp, r7
 8000dee:	b003      	add	sp, #12
 8000df0:	bd90      	pop	{r4, r7, pc}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	0800658c 	.word	0x0800658c
 8000df8:	200001e8 	.word	0x200001e8
 8000dfc:	080065ac 	.word	0x080065ac
 8000e00:	20000008 	.word	0x20000008
 8000e04:	20000000 	.word	0x20000000
 8000e08:	200000bc 	.word	0x200000bc

08000e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e10:	b672      	cpsid	i
}
 8000e12:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <Error_Handler+0x8>
	...

08000e18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e1e:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <HAL_MspInit+0x54>)
 8000e20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e22:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <HAL_MspInit+0x54>)
 8000e24:	2101      	movs	r1, #1
 8000e26:	430a      	orrs	r2, r1
 8000e28:	641a      	str	r2, [r3, #64]	; 0x40
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <HAL_MspInit+0x54>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	2201      	movs	r2, #1
 8000e30:	4013      	ands	r3, r2
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e36:	4b0d      	ldr	r3, [pc, #52]	; (8000e6c <HAL_MspInit+0x54>)
 8000e38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <HAL_MspInit+0x54>)
 8000e3c:	2180      	movs	r1, #128	; 0x80
 8000e3e:	0549      	lsls	r1, r1, #21
 8000e40:	430a      	orrs	r2, r1
 8000e42:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e44:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <HAL_MspInit+0x54>)
 8000e46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e48:	2380      	movs	r3, #128	; 0x80
 8000e4a:	055b      	lsls	r3, r3, #21
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	603b      	str	r3, [r7, #0]
 8000e50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	2001      	movs	r0, #1
 8000e58:	f000 fb68 	bl	800152c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	f000 fb7a 	bl	8001556 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b002      	add	sp, #8
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	40021000 	.word	0x40021000

08000e70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b095      	sub	sp, #84	; 0x54
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e78:	233c      	movs	r3, #60	; 0x3c
 8000e7a:	18fb      	adds	r3, r7, r3
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	2314      	movs	r3, #20
 8000e80:	001a      	movs	r2, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	f004 fa52 	bl	800532c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e88:	2414      	movs	r4, #20
 8000e8a:	193b      	adds	r3, r7, r4
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	2328      	movs	r3, #40	; 0x28
 8000e90:	001a      	movs	r2, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	f004 fa4a 	bl	800532c <memset>
  if(hi2c->Instance==I2C1)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a26      	ldr	r2, [pc, #152]	; (8000f38 <HAL_I2C_MspInit+0xc8>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d146      	bne.n	8000f30 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ea2:	193b      	adds	r3, r7, r4
 8000ea4:	2220      	movs	r2, #32
 8000ea6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ea8:	193b      	adds	r3, r7, r4
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eae:	193b      	adds	r3, r7, r4
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f002 fcfd 	bl	80038b0 <HAL_RCCEx_PeriphCLKConfig>
 8000eb6:	1e03      	subs	r3, r0, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000eba:	f7ff ffa7 	bl	8000e0c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ebe:	4b1f      	ldr	r3, [pc, #124]	; (8000f3c <HAL_I2C_MspInit+0xcc>)
 8000ec0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ec2:	4b1e      	ldr	r3, [pc, #120]	; (8000f3c <HAL_I2C_MspInit+0xcc>)
 8000ec4:	2102      	movs	r1, #2
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	635a      	str	r2, [r3, #52]	; 0x34
 8000eca:	4b1c      	ldr	r3, [pc, #112]	; (8000f3c <HAL_I2C_MspInit+0xcc>)
 8000ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ece:	2202      	movs	r2, #2
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000ed6:	213c      	movs	r1, #60	; 0x3c
 8000ed8:	187b      	adds	r3, r7, r1
 8000eda:	22c0      	movs	r2, #192	; 0xc0
 8000edc:	0092      	lsls	r2, r2, #2
 8000ede:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	2212      	movs	r2, #18
 8000ee4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	2200      	movs	r2, #0
 8000eea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	2200      	movs	r2, #0
 8000ef0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	2206      	movs	r2, #6
 8000ef6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	4a11      	ldr	r2, [pc, #68]	; (8000f40 <HAL_I2C_MspInit+0xd0>)
 8000efc:	0019      	movs	r1, r3
 8000efe:	0010      	movs	r0, r2
 8000f00:	f000 fbbc 	bl	800167c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f04:	4b0d      	ldr	r3, [pc, #52]	; (8000f3c <HAL_I2C_MspInit+0xcc>)
 8000f06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <HAL_I2C_MspInit+0xcc>)
 8000f0a:	2180      	movs	r1, #128	; 0x80
 8000f0c:	0389      	lsls	r1, r1, #14
 8000f0e:	430a      	orrs	r2, r1
 8000f10:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f12:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <HAL_I2C_MspInit+0xcc>)
 8000f14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f16:	2380      	movs	r3, #128	; 0x80
 8000f18:	039b      	lsls	r3, r3, #14
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2100      	movs	r1, #0
 8000f24:	2017      	movs	r0, #23
 8000f26:	f000 fb01 	bl	800152c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000f2a:	2017      	movs	r0, #23
 8000f2c:	f000 fb13 	bl	8001556 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000f30:	46c0      	nop			; (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	b015      	add	sp, #84	; 0x54
 8000f36:	bd90      	pop	{r4, r7, pc}
 8000f38:	40005400 	.word	0x40005400
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	50000400 	.word	0x50000400

08000f44 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000f44:	b590      	push	{r4, r7, lr}
 8000f46:	b08f      	sub	sp, #60	; 0x3c
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f4c:	2410      	movs	r4, #16
 8000f4e:	193b      	adds	r3, r7, r4
 8000f50:	0018      	movs	r0, r3
 8000f52:	2328      	movs	r3, #40	; 0x28
 8000f54:	001a      	movs	r2, r3
 8000f56:	2100      	movs	r1, #0
 8000f58:	f004 f9e8 	bl	800532c <memset>
  if(hrtc->Instance==RTC)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a19      	ldr	r2, [pc, #100]	; (8000fc8 <HAL_RTC_MspInit+0x84>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d12c      	bne.n	8000fc0 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f66:	193b      	adds	r3, r7, r4
 8000f68:	2280      	movs	r2, #128	; 0x80
 8000f6a:	0292      	lsls	r2, r2, #10
 8000f6c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000f6e:	193b      	adds	r3, r7, r4
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	0092      	lsls	r2, r2, #2
 8000f74:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f76:	193b      	adds	r3, r7, r4
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f002 fc99 	bl	80038b0 <HAL_RCCEx_PeriphCLKConfig>
 8000f7e:	1e03      	subs	r3, r0, #0
 8000f80:	d001      	beq.n	8000f86 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000f82:	f7ff ff43 	bl	8000e0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f86:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <HAL_RTC_MspInit+0x88>)
 8000f88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f8a:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <HAL_RTC_MspInit+0x88>)
 8000f8c:	2180      	movs	r1, #128	; 0x80
 8000f8e:	0209      	lsls	r1, r1, #8
 8000f90:	430a      	orrs	r2, r1
 8000f92:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000f94:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <HAL_RTC_MspInit+0x88>)
 8000f96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f98:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <HAL_RTC_MspInit+0x88>)
 8000f9a:	2180      	movs	r1, #128	; 0x80
 8000f9c:	00c9      	lsls	r1, r1, #3
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	63da      	str	r2, [r3, #60]	; 0x3c
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <HAL_RTC_MspInit+0x88>)
 8000fa4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fa6:	2380      	movs	r3, #128	; 0x80
 8000fa8:	00db      	lsls	r3, r3, #3
 8000faa:	4013      	ands	r3, r2
 8000fac:	60fb      	str	r3, [r7, #12]
 8000fae:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	2002      	movs	r0, #2
 8000fb6:	f000 fab9 	bl	800152c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000fba:	2002      	movs	r0, #2
 8000fbc:	f000 facb 	bl	8001556 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000fc0:	46c0      	nop			; (mov r8, r8)
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	b00f      	add	sp, #60	; 0x3c
 8000fc6:	bd90      	pop	{r4, r7, pc}
 8000fc8:	40002800 	.word	0x40002800
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b08b      	sub	sp, #44	; 0x2c
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	2414      	movs	r4, #20
 8000fda:	193b      	adds	r3, r7, r4
 8000fdc:	0018      	movs	r0, r3
 8000fde:	2314      	movs	r3, #20
 8000fe0:	001a      	movs	r2, r3
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	f004 f9a2 	bl	800532c <memset>
  if(huart->Instance==USART2)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a1b      	ldr	r2, [pc, #108]	; (800105c <HAL_UART_MspInit+0x8c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d130      	bne.n	8001054 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ff2:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <HAL_UART_MspInit+0x90>)
 8000ff4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ff6:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <HAL_UART_MspInit+0x90>)
 8000ff8:	2180      	movs	r1, #128	; 0x80
 8000ffa:	0289      	lsls	r1, r1, #10
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	63da      	str	r2, [r3, #60]	; 0x3c
 8001000:	4b17      	ldr	r3, [pc, #92]	; (8001060 <HAL_UART_MspInit+0x90>)
 8001002:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001004:	2380      	movs	r3, #128	; 0x80
 8001006:	029b      	lsls	r3, r3, #10
 8001008:	4013      	ands	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	4b14      	ldr	r3, [pc, #80]	; (8001060 <HAL_UART_MspInit+0x90>)
 8001010:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001012:	4b13      	ldr	r3, [pc, #76]	; (8001060 <HAL_UART_MspInit+0x90>)
 8001014:	2101      	movs	r1, #1
 8001016:	430a      	orrs	r2, r1
 8001018:	635a      	str	r2, [r3, #52]	; 0x34
 800101a:	4b11      	ldr	r3, [pc, #68]	; (8001060 <HAL_UART_MspInit+0x90>)
 800101c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800101e:	2201      	movs	r2, #1
 8001020:	4013      	ands	r3, r2
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8001026:	0021      	movs	r1, r4
 8001028:	187b      	adds	r3, r7, r1
 800102a:	220c      	movs	r2, #12
 800102c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	187b      	adds	r3, r7, r1
 8001030:	2202      	movs	r2, #2
 8001032:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001034:	187b      	adds	r3, r7, r1
 8001036:	2201      	movs	r2, #1
 8001038:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	187b      	adds	r3, r7, r1
 800103c:	2200      	movs	r2, #0
 800103e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001040:	187b      	adds	r3, r7, r1
 8001042:	2201      	movs	r2, #1
 8001044:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001046:	187a      	adds	r2, r7, r1
 8001048:	23a0      	movs	r3, #160	; 0xa0
 800104a:	05db      	lsls	r3, r3, #23
 800104c:	0011      	movs	r1, r2
 800104e:	0018      	movs	r0, r3
 8001050:	f000 fb14 	bl	800167c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001054:	46c0      	nop			; (mov r8, r8)
 8001056:	46bd      	mov	sp, r7
 8001058:	b00b      	add	sp, #44	; 0x2c
 800105a:	bd90      	pop	{r4, r7, pc}
 800105c:	40004400 	.word	0x40004400
 8001060:	40021000 	.word	0x40021000

08001064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001068:	e7fe      	b.n	8001068 <NMI_Handler+0x4>

0800106a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106e:	e7fe      	b.n	800106e <HardFault_Handler+0x4>

08001070 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001074:	46c0      	nop			; (mov r8, r8)
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800107e:	46c0      	nop			; (mov r8, r8)
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001088:	f000 f988 	bl	800139c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800108c:	46c0      	nop			; (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001096:	f001 ff11 	bl	8002ebc <HAL_PWREx_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 800109a:	46c0      	nop			; (mov r8, r8)
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80010a4:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <RTC_TAMP_IRQHandler+0x14>)
 80010a6:	0018      	movs	r0, r3
 80010a8:	f003 faa8 	bl	80045fc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80010ac:	46c0      	nop			; (mov r8, r8)
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	20000110 	.word	0x20000110

080010b8 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Display_Button_Pin);
 80010bc:	2001      	movs	r0, #1
 80010be:	f000 fc5f 	bl	8001980 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Alarm_Enable_Button_Pin);
 80010c2:	2002      	movs	r0, #2
 80010c4:	f000 fc5c 	bl	8001980 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80010c8:	46c0      	nop			; (mov r8, r8)
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_NRST_Pin);
 80010d2:	2004      	movs	r0, #4
 80010d4:	f000 fc54 	bl	8001980 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80010d8:	46c0      	nop			; (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Alarm_Set_Button_Pin);
 80010e2:	2010      	movs	r0, #16
 80010e4:	f000 fc4c 	bl	8001980 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Hour_Set_Button_Pin);
 80010e8:	2020      	movs	r0, #32
 80010ea:	f000 fc49 	bl	8001980 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Minute_Set_Button_Pin);
 80010ee:	2380      	movs	r3, #128	; 0x80
 80010f0:	015b      	lsls	r3, r3, #5
 80010f2:	0018      	movs	r0, r3
 80010f4:	f000 fc44 	bl	8001980 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80010f8:	46c0      	nop			; (mov r8, r8)
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8001104:	4b09      	ldr	r3, [pc, #36]	; (800112c <I2C1_IRQHandler+0x2c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	699a      	ldr	r2, [r3, #24]
 800110a:	23e0      	movs	r3, #224	; 0xe0
 800110c:	00db      	lsls	r3, r3, #3
 800110e:	4013      	ands	r3, r2
 8001110:	d004      	beq.n	800111c <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <I2C1_IRQHandler+0x2c>)
 8001114:	0018      	movs	r0, r3
 8001116:	f000 fe1f 	bl	8001d58 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800111a:	e003      	b.n	8001124 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 800111c:	4b03      	ldr	r3, [pc, #12]	; (800112c <I2C1_IRQHandler+0x2c>)
 800111e:	0018      	movs	r0, r3
 8001120:	f000 fe00 	bl	8001d24 <HAL_I2C_EV_IRQHandler>
}
 8001124:	46c0      	nop			; (mov r8, r8)
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	200000bc 	.word	0x200000bc

08001130 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	e00a      	b.n	8001158 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001142:	e000      	b.n	8001146 <_read+0x16>
 8001144:	bf00      	nop
 8001146:	0001      	movs	r1, r0
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	1c5a      	adds	r2, r3, #1
 800114c:	60ba      	str	r2, [r7, #8]
 800114e:	b2ca      	uxtb	r2, r1
 8001150:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	3301      	adds	r3, #1
 8001156:	617b      	str	r3, [r7, #20]
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	429a      	cmp	r2, r3
 800115e:	dbf0      	blt.n	8001142 <_read+0x12>
  }

  return len;
 8001160:	687b      	ldr	r3, [r7, #4]
}
 8001162:	0018      	movs	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	b006      	add	sp, #24
 8001168:	bd80      	pop	{r7, pc}

0800116a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b086      	sub	sp, #24
 800116e:	af00      	add	r7, sp, #0
 8001170:	60f8      	str	r0, [r7, #12]
 8001172:	60b9      	str	r1, [r7, #8]
 8001174:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
 800117a:	e009      	b.n	8001190 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	1c5a      	adds	r2, r3, #1
 8001180:	60ba      	str	r2, [r7, #8]
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	0018      	movs	r0, r3
 8001186:	f7ff f969 	bl	800045c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	3301      	adds	r3, #1
 800118e:	617b      	str	r3, [r7, #20]
 8001190:	697a      	ldr	r2, [r7, #20]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	429a      	cmp	r2, r3
 8001196:	dbf1      	blt.n	800117c <_write+0x12>
  }
  return len;
 8001198:	687b      	ldr	r3, [r7, #4]
}
 800119a:	0018      	movs	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	b006      	add	sp, #24
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <_close>:

int _close(int file)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011aa:	2301      	movs	r3, #1
 80011ac:	425b      	negs	r3, r3
}
 80011ae:	0018      	movs	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b002      	add	sp, #8
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	2280      	movs	r2, #128	; 0x80
 80011c4:	0192      	lsls	r2, r2, #6
 80011c6:	605a      	str	r2, [r3, #4]
  return 0;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	0018      	movs	r0, r3
 80011cc:	46bd      	mov	sp, r7
 80011ce:	b002      	add	sp, #8
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_isatty>:

int _isatty(int file)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	0018      	movs	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	b002      	add	sp, #8
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	0018      	movs	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	b004      	add	sp, #16
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001204:	4a14      	ldr	r2, [pc, #80]	; (8001258 <_sbrk+0x5c>)
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <_sbrk+0x60>)
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001210:	4b13      	ldr	r3, [pc, #76]	; (8001260 <_sbrk+0x64>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d102      	bne.n	800121e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001218:	4b11      	ldr	r3, [pc, #68]	; (8001260 <_sbrk+0x64>)
 800121a:	4a12      	ldr	r2, [pc, #72]	; (8001264 <_sbrk+0x68>)
 800121c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121e:	4b10      	ldr	r3, [pc, #64]	; (8001260 <_sbrk+0x64>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	18d3      	adds	r3, r2, r3
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	429a      	cmp	r2, r3
 800122a:	d207      	bcs.n	800123c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800122c:	f004 f854 	bl	80052d8 <__errno>
 8001230:	0003      	movs	r3, r0
 8001232:	220c      	movs	r2, #12
 8001234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001236:	2301      	movs	r3, #1
 8001238:	425b      	negs	r3, r3
 800123a:	e009      	b.n	8001250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800123c:	4b08      	ldr	r3, [pc, #32]	; (8001260 <_sbrk+0x64>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001242:	4b07      	ldr	r3, [pc, #28]	; (8001260 <_sbrk+0x64>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	18d2      	adds	r2, r2, r3
 800124a:	4b05      	ldr	r3, [pc, #20]	; (8001260 <_sbrk+0x64>)
 800124c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800124e:	68fb      	ldr	r3, [r7, #12]
}
 8001250:	0018      	movs	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	b006      	add	sp, #24
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20002000 	.word	0x20002000
 800125c:	00000400 	.word	0x00000400
 8001260:	200001ec 	.word	0x200001ec
 8001264:	20000208 	.word	0x20000208

08001268 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800126c:	46c0      	nop			; (mov r8, r8)
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001274:	480d      	ldr	r0, [pc, #52]	; (80012ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001276:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001278:	f7ff fff6 	bl	8001268 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800127c:	480c      	ldr	r0, [pc, #48]	; (80012b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800127e:	490d      	ldr	r1, [pc, #52]	; (80012b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001280:	4a0d      	ldr	r2, [pc, #52]	; (80012b8 <LoopForever+0xe>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001284:	e002      	b.n	800128c <LoopCopyDataInit>

08001286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128a:	3304      	adds	r3, #4

0800128c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800128c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001290:	d3f9      	bcc.n	8001286 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001292:	4a0a      	ldr	r2, [pc, #40]	; (80012bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001294:	4c0a      	ldr	r4, [pc, #40]	; (80012c0 <LoopForever+0x16>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001298:	e001      	b.n	800129e <LoopFillZerobss>

0800129a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800129c:	3204      	adds	r2, #4

0800129e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a0:	d3fb      	bcc.n	800129a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012a2:	f004 f81f 	bl	80052e4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80012a6:	f7ff f8eb 	bl	8000480 <main>

080012aa <LoopForever>:

LoopForever:
  b LoopForever
 80012aa:	e7fe      	b.n	80012aa <LoopForever>
  ldr   r0, =_estack
 80012ac:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b4:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80012b8:	080066d0 	.word	0x080066d0
  ldr r2, =_sbss
 80012bc:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80012c0:	20000204 	.word	0x20000204

080012c4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012c4:	e7fe      	b.n	80012c4 <ADC1_IRQHandler>
	...

080012c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012ce:	1dfb      	adds	r3, r7, #7
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d4:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <HAL_Init+0x3c>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <HAL_Init+0x3c>)
 80012da:	2180      	movs	r1, #128	; 0x80
 80012dc:	0049      	lsls	r1, r1, #1
 80012de:	430a      	orrs	r2, r1
 80012e0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012e2:	2000      	movs	r0, #0
 80012e4:	f000 f810 	bl	8001308 <HAL_InitTick>
 80012e8:	1e03      	subs	r3, r0, #0
 80012ea:	d003      	beq.n	80012f4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80012ec:	1dfb      	adds	r3, r7, #7
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
 80012f2:	e001      	b.n	80012f8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80012f4:	f7ff fd90 	bl	8000e18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012f8:	1dfb      	adds	r3, r7, #7
 80012fa:	781b      	ldrb	r3, [r3, #0]
}
 80012fc:	0018      	movs	r0, r3
 80012fe:	46bd      	mov	sp, r7
 8001300:	b002      	add	sp, #8
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40022000 	.word	0x40022000

08001308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001310:	230f      	movs	r3, #15
 8001312:	18fb      	adds	r3, r7, r3
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001318:	4b1d      	ldr	r3, [pc, #116]	; (8001390 <HAL_InitTick+0x88>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d02b      	beq.n	8001378 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001320:	4b1c      	ldr	r3, [pc, #112]	; (8001394 <HAL_InitTick+0x8c>)
 8001322:	681c      	ldr	r4, [r3, #0]
 8001324:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <HAL_InitTick+0x88>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	0019      	movs	r1, r3
 800132a:	23fa      	movs	r3, #250	; 0xfa
 800132c:	0098      	lsls	r0, r3, #2
 800132e:	f7fe fef3 	bl	8000118 <__udivsi3>
 8001332:	0003      	movs	r3, r0
 8001334:	0019      	movs	r1, r3
 8001336:	0020      	movs	r0, r4
 8001338:	f7fe feee 	bl	8000118 <__udivsi3>
 800133c:	0003      	movs	r3, r0
 800133e:	0018      	movs	r0, r3
 8001340:	f000 f919 	bl	8001576 <HAL_SYSTICK_Config>
 8001344:	1e03      	subs	r3, r0, #0
 8001346:	d112      	bne.n	800136e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b03      	cmp	r3, #3
 800134c:	d80a      	bhi.n	8001364 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800134e:	6879      	ldr	r1, [r7, #4]
 8001350:	2301      	movs	r3, #1
 8001352:	425b      	negs	r3, r3
 8001354:	2200      	movs	r2, #0
 8001356:	0018      	movs	r0, r3
 8001358:	f000 f8e8 	bl	800152c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800135c:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <HAL_InitTick+0x90>)
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	e00d      	b.n	8001380 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001364:	230f      	movs	r3, #15
 8001366:	18fb      	adds	r3, r7, r3
 8001368:	2201      	movs	r2, #1
 800136a:	701a      	strb	r2, [r3, #0]
 800136c:	e008      	b.n	8001380 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800136e:	230f      	movs	r3, #15
 8001370:	18fb      	adds	r3, r7, r3
 8001372:	2201      	movs	r2, #1
 8001374:	701a      	strb	r2, [r3, #0]
 8001376:	e003      	b.n	8001380 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001378:	230f      	movs	r3, #15
 800137a:	18fb      	adds	r3, r7, r3
 800137c:	2201      	movs	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001380:	230f      	movs	r3, #15
 8001382:	18fb      	adds	r3, r7, r3
 8001384:	781b      	ldrb	r3, [r3, #0]
}
 8001386:	0018      	movs	r0, r3
 8001388:	46bd      	mov	sp, r7
 800138a:	b005      	add	sp, #20
 800138c:	bd90      	pop	{r4, r7, pc}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	20000038 	.word	0x20000038
 8001394:	20000030 	.word	0x20000030
 8001398:	20000034 	.word	0x20000034

0800139c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013a0:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <HAL_IncTick+0x1c>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	001a      	movs	r2, r3
 80013a6:	4b05      	ldr	r3, [pc, #20]	; (80013bc <HAL_IncTick+0x20>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	18d2      	adds	r2, r2, r3
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <HAL_IncTick+0x20>)
 80013ae:	601a      	str	r2, [r3, #0]
}
 80013b0:	46c0      	nop			; (mov r8, r8)
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	20000038 	.word	0x20000038
 80013bc:	200001f0 	.word	0x200001f0

080013c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  return uwTick;
 80013c4:	4b02      	ldr	r3, [pc, #8]	; (80013d0 <HAL_GetTick+0x10>)
 80013c6:	681b      	ldr	r3, [r3, #0]
}
 80013c8:	0018      	movs	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	200001f0 	.word	0x200001f0

080013d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	0002      	movs	r2, r0
 80013dc:	1dfb      	adds	r3, r7, #7
 80013de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013e0:	1dfb      	adds	r3, r7, #7
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b7f      	cmp	r3, #127	; 0x7f
 80013e6:	d809      	bhi.n	80013fc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e8:	1dfb      	adds	r3, r7, #7
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	001a      	movs	r2, r3
 80013ee:	231f      	movs	r3, #31
 80013f0:	401a      	ands	r2, r3
 80013f2:	4b04      	ldr	r3, [pc, #16]	; (8001404 <__NVIC_EnableIRQ+0x30>)
 80013f4:	2101      	movs	r1, #1
 80013f6:	4091      	lsls	r1, r2
 80013f8:	000a      	movs	r2, r1
 80013fa:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80013fc:	46c0      	nop			; (mov r8, r8)
 80013fe:	46bd      	mov	sp, r7
 8001400:	b002      	add	sp, #8
 8001402:	bd80      	pop	{r7, pc}
 8001404:	e000e100 	.word	0xe000e100

08001408 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	0002      	movs	r2, r0
 8001410:	6039      	str	r1, [r7, #0]
 8001412:	1dfb      	adds	r3, r7, #7
 8001414:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001416:	1dfb      	adds	r3, r7, #7
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b7f      	cmp	r3, #127	; 0x7f
 800141c:	d828      	bhi.n	8001470 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800141e:	4a2f      	ldr	r2, [pc, #188]	; (80014dc <__NVIC_SetPriority+0xd4>)
 8001420:	1dfb      	adds	r3, r7, #7
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	b25b      	sxtb	r3, r3
 8001426:	089b      	lsrs	r3, r3, #2
 8001428:	33c0      	adds	r3, #192	; 0xc0
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	589b      	ldr	r3, [r3, r2]
 800142e:	1dfa      	adds	r2, r7, #7
 8001430:	7812      	ldrb	r2, [r2, #0]
 8001432:	0011      	movs	r1, r2
 8001434:	2203      	movs	r2, #3
 8001436:	400a      	ands	r2, r1
 8001438:	00d2      	lsls	r2, r2, #3
 800143a:	21ff      	movs	r1, #255	; 0xff
 800143c:	4091      	lsls	r1, r2
 800143e:	000a      	movs	r2, r1
 8001440:	43d2      	mvns	r2, r2
 8001442:	401a      	ands	r2, r3
 8001444:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	019b      	lsls	r3, r3, #6
 800144a:	22ff      	movs	r2, #255	; 0xff
 800144c:	401a      	ands	r2, r3
 800144e:	1dfb      	adds	r3, r7, #7
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	0018      	movs	r0, r3
 8001454:	2303      	movs	r3, #3
 8001456:	4003      	ands	r3, r0
 8001458:	00db      	lsls	r3, r3, #3
 800145a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800145c:	481f      	ldr	r0, [pc, #124]	; (80014dc <__NVIC_SetPriority+0xd4>)
 800145e:	1dfb      	adds	r3, r7, #7
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b25b      	sxtb	r3, r3
 8001464:	089b      	lsrs	r3, r3, #2
 8001466:	430a      	orrs	r2, r1
 8001468:	33c0      	adds	r3, #192	; 0xc0
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800146e:	e031      	b.n	80014d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001470:	4a1b      	ldr	r2, [pc, #108]	; (80014e0 <__NVIC_SetPriority+0xd8>)
 8001472:	1dfb      	adds	r3, r7, #7
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	0019      	movs	r1, r3
 8001478:	230f      	movs	r3, #15
 800147a:	400b      	ands	r3, r1
 800147c:	3b08      	subs	r3, #8
 800147e:	089b      	lsrs	r3, r3, #2
 8001480:	3306      	adds	r3, #6
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	18d3      	adds	r3, r2, r3
 8001486:	3304      	adds	r3, #4
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	1dfa      	adds	r2, r7, #7
 800148c:	7812      	ldrb	r2, [r2, #0]
 800148e:	0011      	movs	r1, r2
 8001490:	2203      	movs	r2, #3
 8001492:	400a      	ands	r2, r1
 8001494:	00d2      	lsls	r2, r2, #3
 8001496:	21ff      	movs	r1, #255	; 0xff
 8001498:	4091      	lsls	r1, r2
 800149a:	000a      	movs	r2, r1
 800149c:	43d2      	mvns	r2, r2
 800149e:	401a      	ands	r2, r3
 80014a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	019b      	lsls	r3, r3, #6
 80014a6:	22ff      	movs	r2, #255	; 0xff
 80014a8:	401a      	ands	r2, r3
 80014aa:	1dfb      	adds	r3, r7, #7
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	0018      	movs	r0, r3
 80014b0:	2303      	movs	r3, #3
 80014b2:	4003      	ands	r3, r0
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014b8:	4809      	ldr	r0, [pc, #36]	; (80014e0 <__NVIC_SetPriority+0xd8>)
 80014ba:	1dfb      	adds	r3, r7, #7
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	001c      	movs	r4, r3
 80014c0:	230f      	movs	r3, #15
 80014c2:	4023      	ands	r3, r4
 80014c4:	3b08      	subs	r3, #8
 80014c6:	089b      	lsrs	r3, r3, #2
 80014c8:	430a      	orrs	r2, r1
 80014ca:	3306      	adds	r3, #6
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	18c3      	adds	r3, r0, r3
 80014d0:	3304      	adds	r3, #4
 80014d2:	601a      	str	r2, [r3, #0]
}
 80014d4:	46c0      	nop			; (mov r8, r8)
 80014d6:	46bd      	mov	sp, r7
 80014d8:	b003      	add	sp, #12
 80014da:	bd90      	pop	{r4, r7, pc}
 80014dc:	e000e100 	.word	0xe000e100
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	1e5a      	subs	r2, r3, #1
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	045b      	lsls	r3, r3, #17
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d301      	bcc.n	80014fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014f8:	2301      	movs	r3, #1
 80014fa:	e010      	b.n	800151e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014fc:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <SysTick_Config+0x44>)
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	3a01      	subs	r2, #1
 8001502:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001504:	2301      	movs	r3, #1
 8001506:	425b      	negs	r3, r3
 8001508:	2103      	movs	r1, #3
 800150a:	0018      	movs	r0, r3
 800150c:	f7ff ff7c 	bl	8001408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001510:	4b05      	ldr	r3, [pc, #20]	; (8001528 <SysTick_Config+0x44>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001516:	4b04      	ldr	r3, [pc, #16]	; (8001528 <SysTick_Config+0x44>)
 8001518:	2207      	movs	r2, #7
 800151a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800151c:	2300      	movs	r3, #0
}
 800151e:	0018      	movs	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	b002      	add	sp, #8
 8001524:	bd80      	pop	{r7, pc}
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	e000e010 	.word	0xe000e010

0800152c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	60b9      	str	r1, [r7, #8]
 8001534:	607a      	str	r2, [r7, #4]
 8001536:	210f      	movs	r1, #15
 8001538:	187b      	adds	r3, r7, r1
 800153a:	1c02      	adds	r2, r0, #0
 800153c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	187b      	adds	r3, r7, r1
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	b25b      	sxtb	r3, r3
 8001546:	0011      	movs	r1, r2
 8001548:	0018      	movs	r0, r3
 800154a:	f7ff ff5d 	bl	8001408 <__NVIC_SetPriority>
}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	46bd      	mov	sp, r7
 8001552:	b004      	add	sp, #16
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	0002      	movs	r2, r0
 800155e:	1dfb      	adds	r3, r7, #7
 8001560:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001562:	1dfb      	adds	r3, r7, #7
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	b25b      	sxtb	r3, r3
 8001568:	0018      	movs	r0, r3
 800156a:	f7ff ff33 	bl	80013d4 <__NVIC_EnableIRQ>
}
 800156e:	46c0      	nop			; (mov r8, r8)
 8001570:	46bd      	mov	sp, r7
 8001572:	b002      	add	sp, #8
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	0018      	movs	r0, r3
 8001582:	f7ff ffaf 	bl	80014e4 <SysTick_Config>
 8001586:	0003      	movs	r3, r0
}
 8001588:	0018      	movs	r0, r3
 800158a:	46bd      	mov	sp, r7
 800158c:	b002      	add	sp, #8
 800158e:	bd80      	pop	{r7, pc}

08001590 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001598:	210f      	movs	r1, #15
 800159a:	187b      	adds	r3, r7, r1
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2225      	movs	r2, #37	; 0x25
 80015a4:	5c9b      	ldrb	r3, [r3, r2]
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d006      	beq.n	80015ba <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2204      	movs	r2, #4
 80015b0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80015b2:	187b      	adds	r3, r7, r1
 80015b4:	2201      	movs	r2, #1
 80015b6:	701a      	strb	r2, [r3, #0]
 80015b8:	e049      	b.n	800164e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	210e      	movs	r1, #14
 80015c6:	438a      	bics	r2, r1
 80015c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2101      	movs	r1, #1
 80015d6:	438a      	bics	r2, r1
 80015d8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e4:	491d      	ldr	r1, [pc, #116]	; (800165c <HAL_DMA_Abort_IT+0xcc>)
 80015e6:	400a      	ands	r2, r1
 80015e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80015ea:	4b1d      	ldr	r3, [pc, #116]	; (8001660 <HAL_DMA_Abort_IT+0xd0>)
 80015ec:	6859      	ldr	r1, [r3, #4]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	221c      	movs	r2, #28
 80015f4:	4013      	ands	r3, r2
 80015f6:	2201      	movs	r2, #1
 80015f8:	409a      	lsls	r2, r3
 80015fa:	4b19      	ldr	r3, [pc, #100]	; (8001660 <HAL_DMA_Abort_IT+0xd0>)
 80015fc:	430a      	orrs	r2, r1
 80015fe:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001608:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800160e:	2b00      	cmp	r3, #0
 8001610:	d00c      	beq.n	800162c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800161c:	490f      	ldr	r1, [pc, #60]	; (800165c <HAL_DMA_Abort_IT+0xcc>)
 800161e:	400a      	ands	r2, r1
 8001620:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800162a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2225      	movs	r2, #37	; 0x25
 8001630:	2101      	movs	r1, #1
 8001632:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2224      	movs	r2, #36	; 0x24
 8001638:	2100      	movs	r1, #0
 800163a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001640:	2b00      	cmp	r3, #0
 8001642:	d004      	beq.n	800164e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	0010      	movs	r0, r2
 800164c:	4798      	blx	r3
    }
  }
  return status;
 800164e:	230f      	movs	r3, #15
 8001650:	18fb      	adds	r3, r7, r3
 8001652:	781b      	ldrb	r3, [r3, #0]
}
 8001654:	0018      	movs	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	b004      	add	sp, #16
 800165a:	bd80      	pop	{r7, pc}
 800165c:	fffffeff 	.word	0xfffffeff
 8001660:	40020000 	.word	0x40020000

08001664 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2225      	movs	r2, #37	; 0x25
 8001670:	5c9b      	ldrb	r3, [r3, r2]
 8001672:	b2db      	uxtb	r3, r3
}
 8001674:	0018      	movs	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	b002      	add	sp, #8
 800167a:	bd80      	pop	{r7, pc}

0800167c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800168a:	e147      	b.n	800191c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2101      	movs	r1, #1
 8001692:	697a      	ldr	r2, [r7, #20]
 8001694:	4091      	lsls	r1, r2
 8001696:	000a      	movs	r2, r1
 8001698:	4013      	ands	r3, r2
 800169a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d100      	bne.n	80016a4 <HAL_GPIO_Init+0x28>
 80016a2:	e138      	b.n	8001916 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	2203      	movs	r2, #3
 80016aa:	4013      	ands	r3, r2
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d005      	beq.n	80016bc <HAL_GPIO_Init+0x40>
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2203      	movs	r2, #3
 80016b6:	4013      	ands	r3, r2
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d130      	bne.n	800171e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	2203      	movs	r2, #3
 80016c8:	409a      	lsls	r2, r3
 80016ca:	0013      	movs	r3, r2
 80016cc:	43da      	mvns	r2, r3
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	4013      	ands	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	68da      	ldr	r2, [r3, #12]
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	409a      	lsls	r2, r3
 80016de:	0013      	movs	r3, r2
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016f2:	2201      	movs	r2, #1
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	409a      	lsls	r2, r3
 80016f8:	0013      	movs	r3, r2
 80016fa:	43da      	mvns	r2, r3
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	4013      	ands	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	091b      	lsrs	r3, r3, #4
 8001708:	2201      	movs	r2, #1
 800170a:	401a      	ands	r2, r3
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	409a      	lsls	r2, r3
 8001710:	0013      	movs	r3, r2
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	4313      	orrs	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2203      	movs	r2, #3
 8001724:	4013      	ands	r3, r2
 8001726:	2b03      	cmp	r3, #3
 8001728:	d017      	beq.n	800175a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	2203      	movs	r2, #3
 8001736:	409a      	lsls	r2, r3
 8001738:	0013      	movs	r3, r2
 800173a:	43da      	mvns	r2, r3
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	4013      	ands	r3, r2
 8001740:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	689a      	ldr	r2, [r3, #8]
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	409a      	lsls	r2, r3
 800174c:	0013      	movs	r3, r2
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	4313      	orrs	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2203      	movs	r2, #3
 8001760:	4013      	ands	r3, r2
 8001762:	2b02      	cmp	r3, #2
 8001764:	d123      	bne.n	80017ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	08da      	lsrs	r2, r3, #3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3208      	adds	r2, #8
 800176e:	0092      	lsls	r2, r2, #2
 8001770:	58d3      	ldr	r3, [r2, r3]
 8001772:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	2207      	movs	r2, #7
 8001778:	4013      	ands	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	220f      	movs	r2, #15
 800177e:	409a      	lsls	r2, r3
 8001780:	0013      	movs	r3, r2
 8001782:	43da      	mvns	r2, r3
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	4013      	ands	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	691a      	ldr	r2, [r3, #16]
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	2107      	movs	r1, #7
 8001792:	400b      	ands	r3, r1
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	409a      	lsls	r2, r3
 8001798:	0013      	movs	r3, r2
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	4313      	orrs	r3, r2
 800179e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	08da      	lsrs	r2, r3, #3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3208      	adds	r2, #8
 80017a8:	0092      	lsls	r2, r2, #2
 80017aa:	6939      	ldr	r1, [r7, #16]
 80017ac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	2203      	movs	r2, #3
 80017ba:	409a      	lsls	r2, r3
 80017bc:	0013      	movs	r3, r2
 80017be:	43da      	mvns	r2, r3
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	4013      	ands	r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	2203      	movs	r2, #3
 80017cc:	401a      	ands	r2, r3
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	409a      	lsls	r2, r3
 80017d4:	0013      	movs	r3, r2
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	4313      	orrs	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	23c0      	movs	r3, #192	; 0xc0
 80017e8:	029b      	lsls	r3, r3, #10
 80017ea:	4013      	ands	r3, r2
 80017ec:	d100      	bne.n	80017f0 <HAL_GPIO_Init+0x174>
 80017ee:	e092      	b.n	8001916 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80017f0:	4a50      	ldr	r2, [pc, #320]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	3318      	adds	r3, #24
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	589b      	ldr	r3, [r3, r2]
 80017fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	2203      	movs	r2, #3
 8001802:	4013      	ands	r3, r2
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	220f      	movs	r2, #15
 8001808:	409a      	lsls	r2, r3
 800180a:	0013      	movs	r3, r2
 800180c:	43da      	mvns	r2, r3
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	4013      	ands	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	23a0      	movs	r3, #160	; 0xa0
 8001818:	05db      	lsls	r3, r3, #23
 800181a:	429a      	cmp	r2, r3
 800181c:	d013      	beq.n	8001846 <HAL_GPIO_Init+0x1ca>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a45      	ldr	r2, [pc, #276]	; (8001938 <HAL_GPIO_Init+0x2bc>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d00d      	beq.n	8001842 <HAL_GPIO_Init+0x1c6>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a44      	ldr	r2, [pc, #272]	; (800193c <HAL_GPIO_Init+0x2c0>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d007      	beq.n	800183e <HAL_GPIO_Init+0x1c2>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a43      	ldr	r2, [pc, #268]	; (8001940 <HAL_GPIO_Init+0x2c4>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d101      	bne.n	800183a <HAL_GPIO_Init+0x1be>
 8001836:	2303      	movs	r3, #3
 8001838:	e006      	b.n	8001848 <HAL_GPIO_Init+0x1cc>
 800183a:	2305      	movs	r3, #5
 800183c:	e004      	b.n	8001848 <HAL_GPIO_Init+0x1cc>
 800183e:	2302      	movs	r3, #2
 8001840:	e002      	b.n	8001848 <HAL_GPIO_Init+0x1cc>
 8001842:	2301      	movs	r3, #1
 8001844:	e000      	b.n	8001848 <HAL_GPIO_Init+0x1cc>
 8001846:	2300      	movs	r3, #0
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	2103      	movs	r1, #3
 800184c:	400a      	ands	r2, r1
 800184e:	00d2      	lsls	r2, r2, #3
 8001850:	4093      	lsls	r3, r2
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	4313      	orrs	r3, r2
 8001856:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001858:	4936      	ldr	r1, [pc, #216]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	089b      	lsrs	r3, r3, #2
 800185e:	3318      	adds	r3, #24
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001866:	4b33      	ldr	r3, [pc, #204]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	43da      	mvns	r2, r3
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	4013      	ands	r3, r2
 8001874:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685a      	ldr	r2, [r3, #4]
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	035b      	lsls	r3, r3, #13
 800187e:	4013      	ands	r3, r2
 8001880:	d003      	beq.n	800188a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	4313      	orrs	r3, r2
 8001888:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800188a:	4b2a      	ldr	r3, [pc, #168]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001890:	4b28      	ldr	r3, [pc, #160]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	43da      	mvns	r2, r3
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	4013      	ands	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685a      	ldr	r2, [r3, #4]
 80018a4:	2380      	movs	r3, #128	; 0x80
 80018a6:	039b      	lsls	r3, r3, #14
 80018a8:	4013      	ands	r3, r2
 80018aa:	d003      	beq.n	80018b4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018b4:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018ba:	4a1e      	ldr	r2, [pc, #120]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 80018bc:	2384      	movs	r3, #132	; 0x84
 80018be:	58d3      	ldr	r3, [r2, r3]
 80018c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	43da      	mvns	r2, r3
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685a      	ldr	r2, [r3, #4]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	029b      	lsls	r3, r3, #10
 80018d4:	4013      	ands	r3, r2
 80018d6:	d003      	beq.n	80018e0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	4313      	orrs	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018e0:	4914      	ldr	r1, [pc, #80]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 80018e2:	2284      	movs	r2, #132	; 0x84
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80018e8:	4a12      	ldr	r2, [pc, #72]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	58d3      	ldr	r3, [r2, r3]
 80018ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	43da      	mvns	r2, r3
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4013      	ands	r3, r2
 80018f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	025b      	lsls	r3, r3, #9
 8001902:	4013      	ands	r3, r2
 8001904:	d003      	beq.n	800190e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4313      	orrs	r3, r2
 800190c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800190e:	4909      	ldr	r1, [pc, #36]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 8001910:	2280      	movs	r2, #128	; 0x80
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3301      	adds	r3, #1
 800191a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	40da      	lsrs	r2, r3
 8001924:	1e13      	subs	r3, r2, #0
 8001926:	d000      	beq.n	800192a <HAL_GPIO_Init+0x2ae>
 8001928:	e6b0      	b.n	800168c <HAL_GPIO_Init+0x10>
  }
}
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	46c0      	nop			; (mov r8, r8)
 800192e:	46bd      	mov	sp, r7
 8001930:	b006      	add	sp, #24
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40021800 	.word	0x40021800
 8001938:	50000400 	.word	0x50000400
 800193c:	50000800 	.word	0x50000800
 8001940:	50000c00 	.word	0x50000c00

08001944 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	0008      	movs	r0, r1
 800194e:	0011      	movs	r1, r2
 8001950:	1cbb      	adds	r3, r7, #2
 8001952:	1c02      	adds	r2, r0, #0
 8001954:	801a      	strh	r2, [r3, #0]
 8001956:	1c7b      	adds	r3, r7, #1
 8001958:	1c0a      	adds	r2, r1, #0
 800195a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800195c:	1c7b      	adds	r3, r7, #1
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d004      	beq.n	800196e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001964:	1cbb      	adds	r3, r7, #2
 8001966:	881a      	ldrh	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800196c:	e003      	b.n	8001976 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800196e:	1cbb      	adds	r3, r7, #2
 8001970:	881a      	ldrh	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001976:	46c0      	nop			; (mov r8, r8)
 8001978:	46bd      	mov	sp, r7
 800197a:	b002      	add	sp, #8
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	0002      	movs	r2, r0
 8001988:	1dbb      	adds	r3, r7, #6
 800198a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800198c:	4b10      	ldr	r3, [pc, #64]	; (80019d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	1dba      	adds	r2, r7, #6
 8001992:	8812      	ldrh	r2, [r2, #0]
 8001994:	4013      	ands	r3, r2
 8001996:	d008      	beq.n	80019aa <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001998:	4b0d      	ldr	r3, [pc, #52]	; (80019d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800199a:	1dba      	adds	r2, r7, #6
 800199c:	8812      	ldrh	r2, [r2, #0]
 800199e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80019a0:	1dbb      	adds	r3, r7, #6
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	0018      	movs	r0, r3
 80019a6:	f000 f815 	bl	80019d4 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80019aa:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	1dba      	adds	r2, r7, #6
 80019b0:	8812      	ldrh	r2, [r2, #0]
 80019b2:	4013      	ands	r3, r2
 80019b4:	d008      	beq.n	80019c8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80019b8:	1dba      	adds	r2, r7, #6
 80019ba:	8812      	ldrh	r2, [r2, #0]
 80019bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80019be:	1dbb      	adds	r3, r7, #6
 80019c0:	881b      	ldrh	r3, [r3, #0]
 80019c2:	0018      	movs	r0, r3
 80019c4:	f7ff f9a4 	bl	8000d10 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80019c8:	46c0      	nop			; (mov r8, r8)
 80019ca:	46bd      	mov	sp, r7
 80019cc:	b002      	add	sp, #8
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40021800 	.word	0x40021800

080019d4 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	0002      	movs	r2, r0
 80019dc:	1dbb      	adds	r3, r7, #6
 80019de:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80019e0:	46c0      	nop			; (mov r8, r8)
 80019e2:	46bd      	mov	sp, r7
 80019e4:	b002      	add	sp, #8
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e082      	b.n	8001b00 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2241      	movs	r2, #65	; 0x41
 80019fe:	5c9b      	ldrb	r3, [r3, r2]
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d107      	bne.n	8001a16 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2240      	movs	r2, #64	; 0x40
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	0018      	movs	r0, r3
 8001a12:	f7ff fa2d 	bl	8000e70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2241      	movs	r2, #65	; 0x41
 8001a1a:	2124      	movs	r1, #36	; 0x24
 8001a1c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2101      	movs	r1, #1
 8001a2a:	438a      	bics	r2, r1
 8001a2c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4934      	ldr	r1, [pc, #208]	; (8001b08 <HAL_I2C_Init+0x120>)
 8001a38:	400a      	ands	r2, r1
 8001a3a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	689a      	ldr	r2, [r3, #8]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4931      	ldr	r1, [pc, #196]	; (8001b0c <HAL_I2C_Init+0x124>)
 8001a48:	400a      	ands	r2, r1
 8001a4a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d108      	bne.n	8001a66 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2180      	movs	r1, #128	; 0x80
 8001a5e:	0209      	lsls	r1, r1, #8
 8001a60:	430a      	orrs	r2, r1
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	e007      	b.n	8001a76 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2184      	movs	r1, #132	; 0x84
 8001a70:	0209      	lsls	r1, r1, #8
 8001a72:	430a      	orrs	r2, r1
 8001a74:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d104      	bne.n	8001a88 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2280      	movs	r2, #128	; 0x80
 8001a84:	0112      	lsls	r2, r2, #4
 8001a86:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	685a      	ldr	r2, [r3, #4]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	491f      	ldr	r1, [pc, #124]	; (8001b10 <HAL_I2C_Init+0x128>)
 8001a94:	430a      	orrs	r2, r1
 8001a96:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68da      	ldr	r2, [r3, #12]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	491a      	ldr	r1, [pc, #104]	; (8001b0c <HAL_I2C_Init+0x124>)
 8001aa4:	400a      	ands	r2, r1
 8001aa6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	691a      	ldr	r2, [r3, #16]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	695b      	ldr	r3, [r3, #20]
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69d9      	ldr	r1, [r3, #28]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a1a      	ldr	r2, [r3, #32]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2101      	movs	r1, #1
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2241      	movs	r2, #65	; 0x41
 8001aec:	2120      	movs	r1, #32
 8001aee:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2242      	movs	r2, #66	; 0x42
 8001afa:	2100      	movs	r1, #0
 8001afc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	0018      	movs	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	b002      	add	sp, #8
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	f0ffffff 	.word	0xf0ffffff
 8001b0c:	ffff7fff 	.word	0xffff7fff
 8001b10:	02008000 	.word	0x02008000

08001b14 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001b14:	b590      	push	{r4, r7, lr}
 8001b16:	b089      	sub	sp, #36	; 0x24
 8001b18:	af02      	add	r7, sp, #8
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	0008      	movs	r0, r1
 8001b1e:	607a      	str	r2, [r7, #4]
 8001b20:	0019      	movs	r1, r3
 8001b22:	230a      	movs	r3, #10
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	1c02      	adds	r2, r0, #0
 8001b28:	801a      	strh	r2, [r3, #0]
 8001b2a:	2308      	movs	r3, #8
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	1c0a      	adds	r2, r1, #0
 8001b30:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2241      	movs	r2, #65	; 0x41
 8001b36:	5c9b      	ldrb	r3, [r3, r2]
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b20      	cmp	r3, #32
 8001b3c:	d000      	beq.n	8001b40 <HAL_I2C_Master_Transmit+0x2c>
 8001b3e:	e0e7      	b.n	8001d10 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2240      	movs	r2, #64	; 0x40
 8001b44:	5c9b      	ldrb	r3, [r3, r2]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d101      	bne.n	8001b4e <HAL_I2C_Master_Transmit+0x3a>
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	e0e1      	b.n	8001d12 <HAL_I2C_Master_Transmit+0x1fe>
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2240      	movs	r2, #64	; 0x40
 8001b52:	2101      	movs	r1, #1
 8001b54:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b56:	f7ff fc33 	bl	80013c0 <HAL_GetTick>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	0219      	lsls	r1, r3, #8
 8001b62:	68f8      	ldr	r0, [r7, #12]
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	2319      	movs	r3, #25
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f000 fe76 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8001b70:	1e03      	subs	r3, r0, #0
 8001b72:	d001      	beq.n	8001b78 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e0cc      	b.n	8001d12 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2241      	movs	r2, #65	; 0x41
 8001b7c:	2121      	movs	r1, #33	; 0x21
 8001b7e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2242      	movs	r2, #66	; 0x42
 8001b84:	2110      	movs	r1, #16
 8001b86:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2208      	movs	r2, #8
 8001b98:	18ba      	adds	r2, r7, r2
 8001b9a:	8812      	ldrh	r2, [r2, #0]
 8001b9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	2bff      	cmp	r3, #255	; 0xff
 8001bac:	d911      	bls.n	8001bd2 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	22ff      	movs	r2, #255	; 0xff
 8001bb2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	2380      	movs	r3, #128	; 0x80
 8001bbc:	045c      	lsls	r4, r3, #17
 8001bbe:	230a      	movs	r3, #10
 8001bc0:	18fb      	adds	r3, r7, r3
 8001bc2:	8819      	ldrh	r1, [r3, #0]
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	4b55      	ldr	r3, [pc, #340]	; (8001d1c <HAL_I2C_Master_Transmit+0x208>)
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	0023      	movs	r3, r4
 8001bcc:	f001 f800 	bl	8002bd0 <I2C_TransferConfig>
 8001bd0:	e075      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	2380      	movs	r3, #128	; 0x80
 8001be4:	049c      	lsls	r4, r3, #18
 8001be6:	230a      	movs	r3, #10
 8001be8:	18fb      	adds	r3, r7, r3
 8001bea:	8819      	ldrh	r1, [r3, #0]
 8001bec:	68f8      	ldr	r0, [r7, #12]
 8001bee:	4b4b      	ldr	r3, [pc, #300]	; (8001d1c <HAL_I2C_Master_Transmit+0x208>)
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	0023      	movs	r3, r4
 8001bf4:	f000 ffec 	bl	8002bd0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001bf8:	e061      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bfa:	697a      	ldr	r2, [r7, #20]
 8001bfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	0018      	movs	r0, r3
 8001c02:	f000 fe6a 	bl	80028da <I2C_WaitOnTXISFlagUntilTimeout>
 8001c06:	1e03      	subs	r3, r0, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e081      	b.n	8001d12 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c12:	781a      	ldrb	r2, [r3, #0]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	1c5a      	adds	r2, r3, #1
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c36:	3b01      	subs	r3, #1
 8001c38:	b29a      	uxth	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d03a      	beq.n	8001cbe <HAL_I2C_Master_Transmit+0x1aa>
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d136      	bne.n	8001cbe <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	0013      	movs	r3, r2
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2180      	movs	r1, #128	; 0x80
 8001c5e:	f000 fdfd 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8001c62:	1e03      	subs	r3, r0, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e053      	b.n	8001d12 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	2bff      	cmp	r3, #255	; 0xff
 8001c72:	d911      	bls.n	8001c98 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	22ff      	movs	r2, #255	; 0xff
 8001c78:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	045c      	lsls	r4, r3, #17
 8001c84:	230a      	movs	r3, #10
 8001c86:	18fb      	adds	r3, r7, r3
 8001c88:	8819      	ldrh	r1, [r3, #0]
 8001c8a:	68f8      	ldr	r0, [r7, #12]
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	0023      	movs	r3, r4
 8001c92:	f000 ff9d 	bl	8002bd0 <I2C_TransferConfig>
 8001c96:	e012      	b.n	8001cbe <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c9c:	b29a      	uxth	r2, r3
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	2380      	movs	r3, #128	; 0x80
 8001caa:	049c      	lsls	r4, r3, #18
 8001cac:	230a      	movs	r3, #10
 8001cae:	18fb      	adds	r3, r7, r3
 8001cb0:	8819      	ldrh	r1, [r3, #0]
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	0023      	movs	r3, r4
 8001cba:	f000 ff89 	bl	8002bd0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d198      	bne.n	8001bfa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	0018      	movs	r0, r3
 8001cd0:	f000 fe42 	bl	8002958 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001cd4:	1e03      	subs	r3, r0, #0
 8001cd6:	d001      	beq.n	8001cdc <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e01a      	b.n	8001d12 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2220      	movs	r2, #32
 8001ce2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	490c      	ldr	r1, [pc, #48]	; (8001d20 <HAL_I2C_Master_Transmit+0x20c>)
 8001cf0:	400a      	ands	r2, r1
 8001cf2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2241      	movs	r2, #65	; 0x41
 8001cf8:	2120      	movs	r1, #32
 8001cfa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2242      	movs	r2, #66	; 0x42
 8001d00:	2100      	movs	r1, #0
 8001d02:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2240      	movs	r2, #64	; 0x40
 8001d08:	2100      	movs	r1, #0
 8001d0a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	e000      	b.n	8001d12 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001d10:	2302      	movs	r3, #2
  }
}
 8001d12:	0018      	movs	r0, r3
 8001d14:	46bd      	mov	sp, r7
 8001d16:	b007      	add	sp, #28
 8001d18:	bd90      	pop	{r4, r7, pc}
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	80002000 	.word	0x80002000
 8001d20:	fe00e800 	.word	0xfe00e800

08001d24 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d48:	68ba      	ldr	r2, [r7, #8]
 8001d4a:	68f9      	ldr	r1, [r7, #12]
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	4798      	blx	r3
  }
}
 8001d50:	46c0      	nop			; (mov r8, r8)
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b004      	add	sp, #16
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	0a1b      	lsrs	r3, r3, #8
 8001d74:	001a      	movs	r2, r3
 8001d76:	2301      	movs	r3, #1
 8001d78:	4013      	ands	r3, r2
 8001d7a:	d010      	beq.n	8001d9e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	09db      	lsrs	r3, r3, #7
 8001d80:	001a      	movs	r2, r3
 8001d82:	2301      	movs	r3, #1
 8001d84:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001d86:	d00a      	beq.n	8001d9e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2280      	movs	r2, #128	; 0x80
 8001d9a:	0052      	lsls	r2, r2, #1
 8001d9c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	0a9b      	lsrs	r3, r3, #10
 8001da2:	001a      	movs	r2, r3
 8001da4:	2301      	movs	r3, #1
 8001da6:	4013      	ands	r3, r2
 8001da8:	d010      	beq.n	8001dcc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	09db      	lsrs	r3, r3, #7
 8001dae:	001a      	movs	r2, r3
 8001db0:	2301      	movs	r3, #1
 8001db2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001db4:	d00a      	beq.n	8001dcc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dba:	2208      	movs	r2, #8
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2280      	movs	r2, #128	; 0x80
 8001dc8:	00d2      	lsls	r2, r2, #3
 8001dca:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	0a5b      	lsrs	r3, r3, #9
 8001dd0:	001a      	movs	r2, r3
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d010      	beq.n	8001dfa <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	09db      	lsrs	r3, r3, #7
 8001ddc:	001a      	movs	r2, r3
 8001dde:	2301      	movs	r3, #1
 8001de0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001de2:	d00a      	beq.n	8001dfa <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de8:	2202      	movs	r2, #2
 8001dea:	431a      	orrs	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2280      	movs	r2, #128	; 0x80
 8001df6:	0092      	lsls	r2, r2, #2
 8001df8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfe:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	220b      	movs	r2, #11
 8001e04:	4013      	ands	r3, r2
 8001e06:	d005      	beq.n	8001e14 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	0011      	movs	r1, r2
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f000 fbd8 	bl	80025c4 <I2C_ITError>
  }
}
 8001e14:	46c0      	nop			; (mov r8, r8)
 8001e16:	46bd      	mov	sp, r7
 8001e18:	b006      	add	sp, #24
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001e24:	46c0      	nop			; (mov r8, r8)
 8001e26:	46bd      	mov	sp, r7
 8001e28:	b002      	add	sp, #8
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001e34:	46c0      	nop			; (mov r8, r8)
 8001e36:	46bd      	mov	sp, r7
 8001e38:	b002      	add	sp, #8
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	0008      	movs	r0, r1
 8001e46:	0011      	movs	r1, r2
 8001e48:	1cfb      	adds	r3, r7, #3
 8001e4a:	1c02      	adds	r2, r0, #0
 8001e4c:	701a      	strb	r2, [r3, #0]
 8001e4e:	003b      	movs	r3, r7
 8001e50:	1c0a      	adds	r2, r1, #0
 8001e52:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001e54:	46c0      	nop			; (mov r8, r8)
 8001e56:	46bd      	mov	sp, r7
 8001e58:	b002      	add	sp, #8
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001e64:	46c0      	nop			; (mov r8, r8)
 8001e66:	46bd      	mov	sp, r7
 8001e68:	b002      	add	sp, #8
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001e74:	46c0      	nop			; (mov r8, r8)
 8001e76:	46bd      	mov	sp, r7
 8001e78:	b002      	add	sp, #8
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001e84:	46c0      	nop			; (mov r8, r8)
 8001e86:	46bd      	mov	sp, r7
 8001e88:	b002      	add	sp, #8
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2240      	movs	r2, #64	; 0x40
 8001ea6:	5c9b      	ldrb	r3, [r3, r2]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d101      	bne.n	8001eb0 <I2C_Slave_ISR_IT+0x24>
 8001eac:	2302      	movs	r3, #2
 8001eae:	e0fa      	b.n	80020a6 <I2C_Slave_ISR_IT+0x21a>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2240      	movs	r2, #64	; 0x40
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	095b      	lsrs	r3, r3, #5
 8001ebc:	001a      	movs	r2, r3
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d00b      	beq.n	8001edc <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	095b      	lsrs	r3, r3, #5
 8001ec8:	001a      	movs	r2, r3
 8001eca:	2301      	movs	r3, #1
 8001ecc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001ece:	d005      	beq.n	8001edc <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	0011      	movs	r1, r2
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	f000 f9f6 	bl	80022c8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	091b      	lsrs	r3, r3, #4
 8001ee0:	001a      	movs	r2, r3
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	d054      	beq.n	8001f92 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	091b      	lsrs	r3, r3, #4
 8001eec:	001a      	movs	r2, r3
 8001eee:	2301      	movs	r3, #1
 8001ef0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001ef2:	d04e      	beq.n	8001f92 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d12d      	bne.n	8001f5a <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2241      	movs	r2, #65	; 0x41
 8001f02:	5c9b      	ldrb	r3, [r3, r2]
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b28      	cmp	r3, #40	; 0x28
 8001f08:	d10b      	bne.n	8001f22 <I2C_Slave_ISR_IT+0x96>
 8001f0a:	697a      	ldr	r2, [r7, #20]
 8001f0c:	2380      	movs	r3, #128	; 0x80
 8001f0e:	049b      	lsls	r3, r3, #18
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d106      	bne.n	8001f22 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	0011      	movs	r1, r2
 8001f1a:	0018      	movs	r0, r3
 8001f1c:	f000 faf8 	bl	8002510 <I2C_ITListenCplt>
 8001f20:	e036      	b.n	8001f90 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2241      	movs	r2, #65	; 0x41
 8001f26:	5c9b      	ldrb	r3, [r3, r2]
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b29      	cmp	r3, #41	; 0x29
 8001f2c:	d110      	bne.n	8001f50 <I2C_Slave_ISR_IT+0xc4>
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	4a5f      	ldr	r2, [pc, #380]	; (80020b0 <I2C_Slave_ISR_IT+0x224>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d00c      	beq.n	8001f50 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2210      	movs	r2, #16
 8001f3c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	0018      	movs	r0, r3
 8001f42:	f000 fc4a 	bl	80027da <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f000 f957 	bl	80021fc <I2C_ITSlaveSeqCplt>
 8001f4e:	e01f      	b.n	8001f90 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2210      	movs	r2, #16
 8001f56:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8001f58:	e09d      	b.n	8002096 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2210      	movs	r2, #16
 8001f60:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f66:	2204      	movs	r2, #4
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d005      	beq.n	8001f80 <I2C_Slave_ISR_IT+0xf4>
 8001f74:	697a      	ldr	r2, [r7, #20]
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	045b      	lsls	r3, r3, #17
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d000      	beq.n	8001f80 <I2C_Slave_ISR_IT+0xf4>
 8001f7e:	e08a      	b.n	8002096 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	0011      	movs	r1, r2
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f000 fb1b 	bl	80025c4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8001f8e:	e082      	b.n	8002096 <I2C_Slave_ISR_IT+0x20a>
 8001f90:	e081      	b.n	8002096 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	089b      	lsrs	r3, r3, #2
 8001f96:	001a      	movs	r2, r3
 8001f98:	2301      	movs	r3, #1
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d031      	beq.n	8002002 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	089b      	lsrs	r3, r3, #2
 8001fa2:	001a      	movs	r2, r3
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001fa8:	d02b      	beq.n	8002002 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d018      	beq.n	8001fe6 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc6:	1c5a      	adds	r2, r3, #1
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d154      	bne.n	800209a <I2C_Slave_ISR_IT+0x20e>
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	4a2f      	ldr	r2, [pc, #188]	; (80020b0 <I2C_Slave_ISR_IT+0x224>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d050      	beq.n	800209a <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f000 f8fe 	bl	80021fc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002000:	e04b      	b.n	800209a <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	08db      	lsrs	r3, r3, #3
 8002006:	001a      	movs	r2, r3
 8002008:	2301      	movs	r3, #1
 800200a:	4013      	ands	r3, r2
 800200c:	d00c      	beq.n	8002028 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	08db      	lsrs	r3, r3, #3
 8002012:	001a      	movs	r2, r3
 8002014:	2301      	movs	r3, #1
 8002016:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002018:	d006      	beq.n	8002028 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	0011      	movs	r1, r2
 8002020:	0018      	movs	r0, r3
 8002022:	f000 f847 	bl	80020b4 <I2C_ITAddrCplt>
 8002026:	e039      	b.n	800209c <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	085b      	lsrs	r3, r3, #1
 800202c:	001a      	movs	r2, r3
 800202e:	2301      	movs	r3, #1
 8002030:	4013      	ands	r3, r2
 8002032:	d033      	beq.n	800209c <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	085b      	lsrs	r3, r3, #1
 8002038:	001a      	movs	r2, r3
 800203a:	2301      	movs	r3, #1
 800203c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800203e:	d02d      	beq.n	800209c <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002044:	b29b      	uxth	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d018      	beq.n	800207c <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204e:	781a      	ldrb	r2, [r3, #0]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205a:	1c5a      	adds	r2, r3, #1
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002064:	b29b      	uxth	r3, r3
 8002066:	3b01      	subs	r3, #1
 8002068:	b29a      	uxth	r2, r3
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002072:	3b01      	subs	r3, #1
 8002074:	b29a      	uxth	r2, r3
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	851a      	strh	r2, [r3, #40]	; 0x28
 800207a:	e00f      	b.n	800209c <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	2380      	movs	r3, #128	; 0x80
 8002080:	045b      	lsls	r3, r3, #17
 8002082:	429a      	cmp	r2, r3
 8002084:	d002      	beq.n	800208c <I2C_Slave_ISR_IT+0x200>
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d107      	bne.n	800209c <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	0018      	movs	r0, r3
 8002090:	f000 f8b4 	bl	80021fc <I2C_ITSlaveSeqCplt>
 8002094:	e002      	b.n	800209c <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	e000      	b.n	800209c <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 800209a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2240      	movs	r2, #64	; 0x40
 80020a0:	2100      	movs	r1, #0
 80020a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	0018      	movs	r0, r3
 80020a8:	46bd      	mov	sp, r7
 80020aa:	b006      	add	sp, #24
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	ffff0000 	.word	0xffff0000

080020b4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80020b4:	b5b0      	push	{r4, r5, r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2241      	movs	r2, #65	; 0x41
 80020c2:	5c9b      	ldrb	r3, [r3, r2]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	001a      	movs	r2, r3
 80020c8:	2328      	movs	r3, #40	; 0x28
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b28      	cmp	r3, #40	; 0x28
 80020ce:	d000      	beq.n	80020d2 <I2C_ITAddrCplt+0x1e>
 80020d0:	e088      	b.n	80021e4 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	0c1b      	lsrs	r3, r3, #16
 80020da:	b2da      	uxtb	r2, r3
 80020dc:	250f      	movs	r5, #15
 80020de:	197b      	adds	r3, r7, r5
 80020e0:	2101      	movs	r1, #1
 80020e2:	400a      	ands	r2, r1
 80020e4:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	0c1b      	lsrs	r3, r3, #16
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	200c      	movs	r0, #12
 80020f2:	183b      	adds	r3, r7, r0
 80020f4:	21fe      	movs	r1, #254	; 0xfe
 80020f6:	400a      	ands	r2, r1
 80020f8:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	b29a      	uxth	r2, r3
 8002102:	240a      	movs	r4, #10
 8002104:	193b      	adds	r3, r7, r4
 8002106:	0592      	lsls	r2, r2, #22
 8002108:	0d92      	lsrs	r2, r2, #22
 800210a:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	b29a      	uxth	r2, r3
 8002114:	2308      	movs	r3, #8
 8002116:	18fb      	adds	r3, r7, r3
 8002118:	21fe      	movs	r1, #254	; 0xfe
 800211a:	400a      	ands	r2, r1
 800211c:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d148      	bne.n	80021b8 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002126:	0021      	movs	r1, r4
 8002128:	187b      	adds	r3, r7, r1
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	09db      	lsrs	r3, r3, #7
 800212e:	b29a      	uxth	r2, r3
 8002130:	183b      	adds	r3, r7, r0
 8002132:	881b      	ldrh	r3, [r3, #0]
 8002134:	4053      	eors	r3, r2
 8002136:	b29b      	uxth	r3, r3
 8002138:	001a      	movs	r2, r3
 800213a:	2306      	movs	r3, #6
 800213c:	4013      	ands	r3, r2
 800213e:	d120      	bne.n	8002182 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8002140:	183b      	adds	r3, r7, r0
 8002142:	187a      	adds	r2, r7, r1
 8002144:	8812      	ldrh	r2, [r2, #0]
 8002146:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800214c:	1c5a      	adds	r2, r3, #1
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002156:	2b02      	cmp	r3, #2
 8002158:	d14c      	bne.n	80021f4 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2208      	movs	r2, #8
 8002166:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2240      	movs	r2, #64	; 0x40
 800216c:	2100      	movs	r1, #0
 800216e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002170:	183b      	adds	r3, r7, r0
 8002172:	881a      	ldrh	r2, [r3, #0]
 8002174:	197b      	adds	r3, r7, r5
 8002176:	7819      	ldrb	r1, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	0018      	movs	r0, r3
 800217c:	f7ff fe5e 	bl	8001e3c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002180:	e038      	b.n	80021f4 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8002182:	240c      	movs	r4, #12
 8002184:	193b      	adds	r3, r7, r4
 8002186:	2208      	movs	r2, #8
 8002188:	18ba      	adds	r2, r7, r2
 800218a:	8812      	ldrh	r2, [r2, #0]
 800218c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800218e:	2380      	movs	r3, #128	; 0x80
 8002190:	021a      	lsls	r2, r3, #8
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	0011      	movs	r1, r2
 8002196:	0018      	movs	r0, r3
 8002198:	f000 fd54 	bl	8002c44 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2240      	movs	r2, #64	; 0x40
 80021a0:	2100      	movs	r1, #0
 80021a2:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80021a4:	193b      	adds	r3, r7, r4
 80021a6:	881a      	ldrh	r2, [r3, #0]
 80021a8:	230f      	movs	r3, #15
 80021aa:	18fb      	adds	r3, r7, r3
 80021ac:	7819      	ldrb	r1, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	0018      	movs	r0, r3
 80021b2:	f7ff fe43 	bl	8001e3c <HAL_I2C_AddrCallback>
}
 80021b6:	e01d      	b.n	80021f4 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80021b8:	2380      	movs	r3, #128	; 0x80
 80021ba:	021a      	lsls	r2, r3, #8
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	0011      	movs	r1, r2
 80021c0:	0018      	movs	r0, r3
 80021c2:	f000 fd3f 	bl	8002c44 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2240      	movs	r2, #64	; 0x40
 80021ca:	2100      	movs	r1, #0
 80021cc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80021ce:	230c      	movs	r3, #12
 80021d0:	18fb      	adds	r3, r7, r3
 80021d2:	881a      	ldrh	r2, [r3, #0]
 80021d4:	230f      	movs	r3, #15
 80021d6:	18fb      	adds	r3, r7, r3
 80021d8:	7819      	ldrb	r1, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	0018      	movs	r0, r3
 80021de:	f7ff fe2d 	bl	8001e3c <HAL_I2C_AddrCallback>
}
 80021e2:	e007      	b.n	80021f4 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2208      	movs	r2, #8
 80021ea:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2240      	movs	r2, #64	; 0x40
 80021f0:	2100      	movs	r1, #0
 80021f2:	5499      	strb	r1, [r3, r2]
}
 80021f4:	46c0      	nop			; (mov r8, r8)
 80021f6:	46bd      	mov	sp, r7
 80021f8:	b004      	add	sp, #16
 80021fa:	bdb0      	pop	{r4, r5, r7, pc}

080021fc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2242      	movs	r2, #66	; 0x42
 8002210:	2100      	movs	r1, #0
 8002212:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	0b9b      	lsrs	r3, r3, #14
 8002218:	001a      	movs	r2, r3
 800221a:	2301      	movs	r3, #1
 800221c:	4013      	ands	r3, r2
 800221e:	d008      	beq.n	8002232 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4925      	ldr	r1, [pc, #148]	; (80022c0 <I2C_ITSlaveSeqCplt+0xc4>)
 800222c:	400a      	ands	r2, r1
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	e00d      	b.n	800224e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	0bdb      	lsrs	r3, r3, #15
 8002236:	001a      	movs	r2, r3
 8002238:	2301      	movs	r3, #1
 800223a:	4013      	ands	r3, r2
 800223c:	d007      	beq.n	800224e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	491e      	ldr	r1, [pc, #120]	; (80022c4 <I2C_ITSlaveSeqCplt+0xc8>)
 800224a:	400a      	ands	r2, r1
 800224c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2241      	movs	r2, #65	; 0x41
 8002252:	5c9b      	ldrb	r3, [r3, r2]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b29      	cmp	r3, #41	; 0x29
 8002258:	d114      	bne.n	8002284 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2241      	movs	r2, #65	; 0x41
 800225e:	2128      	movs	r1, #40	; 0x28
 8002260:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2221      	movs	r2, #33	; 0x21
 8002266:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2101      	movs	r1, #1
 800226c:	0018      	movs	r0, r3
 800226e:	f000 fce9 	bl	8002c44 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2240      	movs	r2, #64	; 0x40
 8002276:	2100      	movs	r1, #0
 8002278:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	0018      	movs	r0, r3
 800227e:	f7ff fdcd 	bl	8001e1c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002282:	e019      	b.n	80022b8 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2241      	movs	r2, #65	; 0x41
 8002288:	5c9b      	ldrb	r3, [r3, r2]
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b2a      	cmp	r3, #42	; 0x2a
 800228e:	d113      	bne.n	80022b8 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2241      	movs	r2, #65	; 0x41
 8002294:	2128      	movs	r1, #40	; 0x28
 8002296:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2222      	movs	r2, #34	; 0x22
 800229c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2102      	movs	r1, #2
 80022a2:	0018      	movs	r0, r3
 80022a4:	f000 fcce 	bl	8002c44 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2240      	movs	r2, #64	; 0x40
 80022ac:	2100      	movs	r1, #0
 80022ae:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	0018      	movs	r0, r3
 80022b4:	f7ff fdba 	bl	8001e2c <HAL_I2C_SlaveRxCpltCallback>
}
 80022b8:	46c0      	nop			; (mov r8, r8)
 80022ba:	46bd      	mov	sp, r7
 80022bc:	b004      	add	sp, #16
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	ffffbfff 	.word	0xffffbfff
 80022c4:	ffff7fff 	.word	0xffff7fff

080022c8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80022de:	200f      	movs	r0, #15
 80022e0:	183b      	adds	r3, r7, r0
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	2141      	movs	r1, #65	; 0x41
 80022e6:	5c52      	ldrb	r2, [r2, r1]
 80022e8:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2220      	movs	r2, #32
 80022f0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80022f2:	183b      	adds	r3, r7, r0
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	2b21      	cmp	r3, #33	; 0x21
 80022f8:	d003      	beq.n	8002302 <I2C_ITSlaveCplt+0x3a>
 80022fa:	183b      	adds	r3, r7, r0
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b29      	cmp	r3, #41	; 0x29
 8002300:	d109      	bne.n	8002316 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002302:	4a7d      	ldr	r2, [pc, #500]	; (80024f8 <I2C_ITSlaveCplt+0x230>)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	0011      	movs	r1, r2
 8002308:	0018      	movs	r0, r3
 800230a:	f000 fc9b 	bl	8002c44 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2221      	movs	r2, #33	; 0x21
 8002312:	631a      	str	r2, [r3, #48]	; 0x30
 8002314:	e011      	b.n	800233a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002316:	220f      	movs	r2, #15
 8002318:	18bb      	adds	r3, r7, r2
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	2b22      	cmp	r3, #34	; 0x22
 800231e:	d003      	beq.n	8002328 <I2C_ITSlaveCplt+0x60>
 8002320:	18bb      	adds	r3, r7, r2
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2b2a      	cmp	r3, #42	; 0x2a
 8002326:	d108      	bne.n	800233a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002328:	4a74      	ldr	r2, [pc, #464]	; (80024fc <I2C_ITSlaveCplt+0x234>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	0011      	movs	r1, r2
 800232e:	0018      	movs	r0, r3
 8002330:	f000 fc88 	bl	8002c44 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2222      	movs	r2, #34	; 0x22
 8002338:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2180      	movs	r1, #128	; 0x80
 8002346:	0209      	lsls	r1, r1, #8
 8002348:	430a      	orrs	r2, r1
 800234a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	496a      	ldr	r1, [pc, #424]	; (8002500 <I2C_ITSlaveCplt+0x238>)
 8002358:	400a      	ands	r2, r1
 800235a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	0018      	movs	r0, r3
 8002360:	f000 fa3b 	bl	80027da <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	0b9b      	lsrs	r3, r3, #14
 8002368:	001a      	movs	r2, r3
 800236a:	2301      	movs	r3, #1
 800236c:	4013      	ands	r3, r2
 800236e:	d013      	beq.n	8002398 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4962      	ldr	r1, [pc, #392]	; (8002504 <I2C_ITSlaveCplt+0x23c>)
 800237c:	400a      	ands	r2, r1
 800237e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002384:	2b00      	cmp	r3, #0
 8002386:	d020      	beq.n	80023ca <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	b29a      	uxth	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002396:	e018      	b.n	80023ca <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	0bdb      	lsrs	r3, r3, #15
 800239c:	001a      	movs	r2, r3
 800239e:	2301      	movs	r3, #1
 80023a0:	4013      	ands	r3, r2
 80023a2:	d012      	beq.n	80023ca <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4956      	ldr	r1, [pc, #344]	; (8002508 <I2C_ITSlaveCplt+0x240>)
 80023b0:	400a      	ands	r2, r1
 80023b2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d006      	beq.n	80023ca <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	001a      	movs	r2, r3
 80023d0:	2301      	movs	r3, #1
 80023d2:	4013      	ands	r3, r2
 80023d4:	d020      	beq.n	8002418 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	2204      	movs	r2, #4
 80023da:	4393      	bics	r3, r2
 80023dc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e8:	b2d2      	uxtb	r2, r2
 80023ea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f0:	1c5a      	adds	r2, r3, #1
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00c      	beq.n	8002418 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002402:	3b01      	subs	r3, #1
 8002404:	b29a      	uxth	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800240e:	b29b      	uxth	r3, r3
 8002410:	3b01      	subs	r3, #1
 8002412:	b29a      	uxth	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800241c:	b29b      	uxth	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d005      	beq.n	800242e <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002426:	2204      	movs	r2, #4
 8002428:	431a      	orrs	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2242      	movs	r2, #66	; 0x42
 8002432:	2100      	movs	r1, #0
 8002434:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002440:	2b00      	cmp	r3, #0
 8002442:	d013      	beq.n	800246c <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	0011      	movs	r1, r2
 800244c:	0018      	movs	r0, r3
 800244e:	f000 f8b9 	bl	80025c4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2241      	movs	r2, #65	; 0x41
 8002456:	5c9b      	ldrb	r3, [r3, r2]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b28      	cmp	r3, #40	; 0x28
 800245c:	d147      	bne.n	80024ee <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	0011      	movs	r1, r2
 8002464:	0018      	movs	r0, r3
 8002466:	f000 f853 	bl	8002510 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800246a:	e040      	b.n	80024ee <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002470:	4a26      	ldr	r2, [pc, #152]	; (800250c <I2C_ITSlaveCplt+0x244>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d016      	beq.n	80024a4 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	0018      	movs	r0, r3
 800247a:	f7ff febf 	bl	80021fc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a22      	ldr	r2, [pc, #136]	; (800250c <I2C_ITSlaveCplt+0x244>)
 8002482:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2241      	movs	r2, #65	; 0x41
 8002488:	2120      	movs	r1, #32
 800248a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2240      	movs	r2, #64	; 0x40
 8002496:	2100      	movs	r1, #0
 8002498:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	0018      	movs	r0, r3
 800249e:	f7ff fcdd 	bl	8001e5c <HAL_I2C_ListenCpltCallback>
}
 80024a2:	e024      	b.n	80024ee <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2241      	movs	r2, #65	; 0x41
 80024a8:	5c9b      	ldrb	r3, [r3, r2]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b22      	cmp	r3, #34	; 0x22
 80024ae:	d10f      	bne.n	80024d0 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2241      	movs	r2, #65	; 0x41
 80024b4:	2120      	movs	r1, #32
 80024b6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2240      	movs	r2, #64	; 0x40
 80024c2:	2100      	movs	r1, #0
 80024c4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	0018      	movs	r0, r3
 80024ca:	f7ff fcaf 	bl	8001e2c <HAL_I2C_SlaveRxCpltCallback>
}
 80024ce:	e00e      	b.n	80024ee <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2241      	movs	r2, #65	; 0x41
 80024d4:	2120      	movs	r1, #32
 80024d6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2240      	movs	r2, #64	; 0x40
 80024e2:	2100      	movs	r1, #0
 80024e4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	0018      	movs	r0, r3
 80024ea:	f7ff fc97 	bl	8001e1c <HAL_I2C_SlaveTxCpltCallback>
}
 80024ee:	46c0      	nop			; (mov r8, r8)
 80024f0:	46bd      	mov	sp, r7
 80024f2:	b006      	add	sp, #24
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	46c0      	nop			; (mov r8, r8)
 80024f8:	00008001 	.word	0x00008001
 80024fc:	00008002 	.word	0x00008002
 8002500:	fe00e800 	.word	0xfe00e800
 8002504:	ffffbfff 	.word	0xffffbfff
 8002508:	ffff7fff 	.word	0xffff7fff
 800250c:	ffff0000 	.word	0xffff0000

08002510 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a27      	ldr	r2, [pc, #156]	; (80025bc <I2C_ITListenCplt+0xac>)
 800251e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2241      	movs	r2, #65	; 0x41
 800252a:	2120      	movs	r1, #32
 800252c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2242      	movs	r2, #66	; 0x42
 8002532:	2100      	movs	r1, #0
 8002534:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	089b      	lsrs	r3, r3, #2
 8002540:	001a      	movs	r2, r3
 8002542:	2301      	movs	r3, #1
 8002544:	4013      	ands	r3, r2
 8002546:	d022      	beq.n	800258e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255a:	1c5a      	adds	r2, r3, #1
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002564:	2b00      	cmp	r3, #0
 8002566:	d012      	beq.n	800258e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800256c:	3b01      	subs	r3, #1
 800256e:	b29a      	uxth	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002578:	b29b      	uxth	r3, r3
 800257a:	3b01      	subs	r3, #1
 800257c:	b29a      	uxth	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002586:	2204      	movs	r2, #4
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800258e:	4a0c      	ldr	r2, [pc, #48]	; (80025c0 <I2C_ITListenCplt+0xb0>)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	0011      	movs	r1, r2
 8002594:	0018      	movs	r0, r3
 8002596:	f000 fb55 	bl	8002c44 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2210      	movs	r2, #16
 80025a0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2240      	movs	r2, #64	; 0x40
 80025a6:	2100      	movs	r1, #0
 80025a8:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	0018      	movs	r0, r3
 80025ae:	f7ff fc55 	bl	8001e5c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b002      	add	sp, #8
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	ffff0000 	.word	0xffff0000
 80025c0:	00008003 	.word	0x00008003

080025c4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80025ce:	200f      	movs	r0, #15
 80025d0:	183b      	adds	r3, r7, r0
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	2141      	movs	r1, #65	; 0x41
 80025d6:	5c52      	ldrb	r2, [r2, r1]
 80025d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2242      	movs	r2, #66	; 0x42
 80025de:	2100      	movs	r1, #0
 80025e0:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a62      	ldr	r2, [pc, #392]	; (8002770 <I2C_ITError+0x1ac>)
 80025e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	431a      	orrs	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80025fa:	183b      	adds	r3, r7, r0
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b28      	cmp	r3, #40	; 0x28
 8002600:	d007      	beq.n	8002612 <I2C_ITError+0x4e>
 8002602:	183b      	adds	r3, r7, r0
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	2b29      	cmp	r3, #41	; 0x29
 8002608:	d003      	beq.n	8002612 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800260a:	183b      	adds	r3, r7, r0
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2b2a      	cmp	r3, #42	; 0x2a
 8002610:	d10c      	bne.n	800262c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2103      	movs	r1, #3
 8002616:	0018      	movs	r0, r3
 8002618:	f000 fb14 	bl	8002c44 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2241      	movs	r2, #65	; 0x41
 8002620:	2128      	movs	r1, #40	; 0x28
 8002622:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a53      	ldr	r2, [pc, #332]	; (8002774 <I2C_ITError+0x1b0>)
 8002628:	635a      	str	r2, [r3, #52]	; 0x34
 800262a:	e012      	b.n	8002652 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800262c:	4a52      	ldr	r2, [pc, #328]	; (8002778 <I2C_ITError+0x1b4>)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	0011      	movs	r1, r2
 8002632:	0018      	movs	r0, r3
 8002634:	f000 fb06 	bl	8002c44 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2241      	movs	r2, #65	; 0x41
 800263c:	5c9b      	ldrb	r3, [r3, r2]
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b60      	cmp	r3, #96	; 0x60
 8002642:	d003      	beq.n	800264c <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2241      	movs	r2, #65	; 0x41
 8002648:	2120      	movs	r1, #32
 800264a:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002656:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800265c:	2b00      	cmp	r3, #0
 800265e:	d03b      	beq.n	80026d8 <I2C_ITError+0x114>
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b11      	cmp	r3, #17
 8002664:	d002      	beq.n	800266c <I2C_ITError+0xa8>
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2b21      	cmp	r3, #33	; 0x21
 800266a:	d135      	bne.n	80026d8 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	2380      	movs	r3, #128	; 0x80
 8002674:	01db      	lsls	r3, r3, #7
 8002676:	401a      	ands	r2, r3
 8002678:	2380      	movs	r3, #128	; 0x80
 800267a:	01db      	lsls	r3, r3, #7
 800267c:	429a      	cmp	r2, r3
 800267e:	d107      	bne.n	8002690 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	493c      	ldr	r1, [pc, #240]	; (800277c <I2C_ITError+0x1b8>)
 800268c:	400a      	ands	r2, r1
 800268e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002694:	0018      	movs	r0, r3
 8002696:	f7fe ffe5 	bl	8001664 <HAL_DMA_GetState>
 800269a:	0003      	movs	r3, r0
 800269c:	2b01      	cmp	r3, #1
 800269e:	d016      	beq.n	80026ce <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a4:	4a36      	ldr	r2, [pc, #216]	; (8002780 <I2C_ITError+0x1bc>)
 80026a6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2240      	movs	r2, #64	; 0x40
 80026ac:	2100      	movs	r1, #0
 80026ae:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b4:	0018      	movs	r0, r3
 80026b6:	f7fe ff6b 	bl	8001590 <HAL_DMA_Abort_IT>
 80026ba:	1e03      	subs	r3, r0, #0
 80026bc:	d051      	beq.n	8002762 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c8:	0018      	movs	r0, r3
 80026ca:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80026cc:	e049      	b.n	8002762 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	0018      	movs	r0, r3
 80026d2:	f000 f859 	bl	8002788 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80026d6:	e044      	b.n	8002762 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d03b      	beq.n	8002758 <I2C_ITError+0x194>
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b12      	cmp	r3, #18
 80026e4:	d002      	beq.n	80026ec <I2C_ITError+0x128>
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	2b22      	cmp	r3, #34	; 0x22
 80026ea:	d135      	bne.n	8002758 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	2380      	movs	r3, #128	; 0x80
 80026f4:	021b      	lsls	r3, r3, #8
 80026f6:	401a      	ands	r2, r3
 80026f8:	2380      	movs	r3, #128	; 0x80
 80026fa:	021b      	lsls	r3, r3, #8
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d107      	bne.n	8002710 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	491e      	ldr	r1, [pc, #120]	; (8002784 <I2C_ITError+0x1c0>)
 800270c:	400a      	ands	r2, r1
 800270e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002714:	0018      	movs	r0, r3
 8002716:	f7fe ffa5 	bl	8001664 <HAL_DMA_GetState>
 800271a:	0003      	movs	r3, r0
 800271c:	2b01      	cmp	r3, #1
 800271e:	d016      	beq.n	800274e <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002724:	4a16      	ldr	r2, [pc, #88]	; (8002780 <I2C_ITError+0x1bc>)
 8002726:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2240      	movs	r2, #64	; 0x40
 800272c:	2100      	movs	r1, #0
 800272e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002734:	0018      	movs	r0, r3
 8002736:	f7fe ff2b 	bl	8001590 <HAL_DMA_Abort_IT>
 800273a:	1e03      	subs	r3, r0, #0
 800273c:	d013      	beq.n	8002766 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002742:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002748:	0018      	movs	r0, r3
 800274a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800274c:	e00b      	b.n	8002766 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	0018      	movs	r0, r3
 8002752:	f000 f819 	bl	8002788 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002756:	e006      	b.n	8002766 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	0018      	movs	r0, r3
 800275c:	f000 f814 	bl	8002788 <I2C_TreatErrorCallback>
  }
}
 8002760:	e002      	b.n	8002768 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002762:	46c0      	nop			; (mov r8, r8)
 8002764:	e000      	b.n	8002768 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002766:	46c0      	nop			; (mov r8, r8)
}
 8002768:	46c0      	nop			; (mov r8, r8)
 800276a:	46bd      	mov	sp, r7
 800276c:	b004      	add	sp, #16
 800276e:	bd80      	pop	{r7, pc}
 8002770:	ffff0000 	.word	0xffff0000
 8002774:	08001e8d 	.word	0x08001e8d
 8002778:	00008003 	.word	0x00008003
 800277c:	ffffbfff 	.word	0xffffbfff
 8002780:	0800281f 	.word	0x0800281f
 8002784:	ffff7fff 	.word	0xffff7fff

08002788 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2241      	movs	r2, #65	; 0x41
 8002794:	5c9b      	ldrb	r3, [r3, r2]
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b60      	cmp	r3, #96	; 0x60
 800279a:	d10f      	bne.n	80027bc <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2241      	movs	r2, #65	; 0x41
 80027a0:	2120      	movs	r1, #32
 80027a2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2240      	movs	r2, #64	; 0x40
 80027ae:	2100      	movs	r1, #0
 80027b0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	0018      	movs	r0, r3
 80027b6:	f7ff fb61 	bl	8001e7c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80027ba:	e00a      	b.n	80027d2 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2240      	movs	r2, #64	; 0x40
 80027c6:	2100      	movs	r1, #0
 80027c8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	0018      	movs	r0, r3
 80027ce:	f7ff fb4d 	bl	8001e6c <HAL_I2C_ErrorCallback>
}
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	46bd      	mov	sp, r7
 80027d6:	b002      	add	sp, #8
 80027d8:	bd80      	pop	{r7, pc}

080027da <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	2202      	movs	r2, #2
 80027ea:	4013      	ands	r3, r2
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d103      	bne.n	80027f8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2200      	movs	r2, #0
 80027f6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2201      	movs	r2, #1
 8002800:	4013      	ands	r3, r2
 8002802:	2b01      	cmp	r3, #1
 8002804:	d007      	beq.n	8002816 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	699a      	ldr	r2, [r3, #24]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2101      	movs	r1, #1
 8002812:	430a      	orrs	r2, r1
 8002814:	619a      	str	r2, [r3, #24]
  }
}
 8002816:	46c0      	nop			; (mov r8, r8)
 8002818:	46bd      	mov	sp, r7
 800281a:	b002      	add	sp, #8
 800281c:	bd80      	pop	{r7, pc}

0800281e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b084      	sub	sp, #16
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002838:	2200      	movs	r2, #0
 800283a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002848:	2200      	movs	r2, #0
 800284a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	0018      	movs	r0, r3
 8002850:	f7ff ff9a 	bl	8002788 <I2C_TreatErrorCallback>
}
 8002854:	46c0      	nop			; (mov r8, r8)
 8002856:	46bd      	mov	sp, r7
 8002858:	b004      	add	sp, #16
 800285a:	bd80      	pop	{r7, pc}

0800285c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800286c:	e021      	b.n	80028b2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	3301      	adds	r3, #1
 8002872:	d01e      	beq.n	80028b2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002874:	f7fe fda4 	bl	80013c0 <HAL_GetTick>
 8002878:	0002      	movs	r2, r0
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	429a      	cmp	r2, r3
 8002882:	d302      	bcc.n	800288a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d113      	bne.n	80028b2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288e:	2220      	movs	r2, #32
 8002890:	431a      	orrs	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2241      	movs	r2, #65	; 0x41
 800289a:	2120      	movs	r1, #32
 800289c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2242      	movs	r2, #66	; 0x42
 80028a2:	2100      	movs	r1, #0
 80028a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2240      	movs	r2, #64	; 0x40
 80028aa:	2100      	movs	r1, #0
 80028ac:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e00f      	b.n	80028d2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	4013      	ands	r3, r2
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	425a      	negs	r2, r3
 80028c2:	4153      	adcs	r3, r2
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	001a      	movs	r2, r3
 80028c8:	1dfb      	adds	r3, r7, #7
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d0ce      	beq.n	800286e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	0018      	movs	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b004      	add	sp, #16
 80028d8:	bd80      	pop	{r7, pc}

080028da <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b084      	sub	sp, #16
 80028de:	af00      	add	r7, sp, #0
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028e6:	e02b      	b.n	8002940 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	68b9      	ldr	r1, [r7, #8]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	0018      	movs	r0, r3
 80028f0:	f000 f86e 	bl	80029d0 <I2C_IsErrorOccurred>
 80028f4:	1e03      	subs	r3, r0, #0
 80028f6:	d001      	beq.n	80028fc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e029      	b.n	8002950 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	3301      	adds	r3, #1
 8002900:	d01e      	beq.n	8002940 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002902:	f7fe fd5d 	bl	80013c0 <HAL_GetTick>
 8002906:	0002      	movs	r2, r0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	68ba      	ldr	r2, [r7, #8]
 800290e:	429a      	cmp	r2, r3
 8002910:	d302      	bcc.n	8002918 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d113      	bne.n	8002940 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291c:	2220      	movs	r2, #32
 800291e:	431a      	orrs	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2241      	movs	r2, #65	; 0x41
 8002928:	2120      	movs	r1, #32
 800292a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2242      	movs	r2, #66	; 0x42
 8002930:	2100      	movs	r1, #0
 8002932:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2240      	movs	r2, #64	; 0x40
 8002938:	2100      	movs	r1, #0
 800293a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e007      	b.n	8002950 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	2202      	movs	r2, #2
 8002948:	4013      	ands	r3, r2
 800294a:	2b02      	cmp	r3, #2
 800294c:	d1cc      	bne.n	80028e8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	0018      	movs	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	b004      	add	sp, #16
 8002956:	bd80      	pop	{r7, pc}

08002958 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002964:	e028      	b.n	80029b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	68b9      	ldr	r1, [r7, #8]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	0018      	movs	r0, r3
 800296e:	f000 f82f 	bl	80029d0 <I2C_IsErrorOccurred>
 8002972:	1e03      	subs	r3, r0, #0
 8002974:	d001      	beq.n	800297a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e026      	b.n	80029c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800297a:	f7fe fd21 	bl	80013c0 <HAL_GetTick>
 800297e:	0002      	movs	r2, r0
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	68ba      	ldr	r2, [r7, #8]
 8002986:	429a      	cmp	r2, r3
 8002988:	d302      	bcc.n	8002990 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d113      	bne.n	80029b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002994:	2220      	movs	r2, #32
 8002996:	431a      	orrs	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2241      	movs	r2, #65	; 0x41
 80029a0:	2120      	movs	r1, #32
 80029a2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2242      	movs	r2, #66	; 0x42
 80029a8:	2100      	movs	r1, #0
 80029aa:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2240      	movs	r2, #64	; 0x40
 80029b0:	2100      	movs	r1, #0
 80029b2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e007      	b.n	80029c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	2220      	movs	r2, #32
 80029c0:	4013      	ands	r3, r2
 80029c2:	2b20      	cmp	r3, #32
 80029c4:	d1cf      	bne.n	8002966 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	0018      	movs	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	b004      	add	sp, #16
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029d0:	b590      	push	{r4, r7, lr}
 80029d2:	b08b      	sub	sp, #44	; 0x2c
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029dc:	2327      	movs	r3, #39	; 0x27
 80029de:	18fb      	adds	r3, r7, r3
 80029e0:	2200      	movs	r2, #0
 80029e2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	2210      	movs	r2, #16
 80029f8:	4013      	ands	r3, r2
 80029fa:	d100      	bne.n	80029fe <I2C_IsErrorOccurred+0x2e>
 80029fc:	e082      	b.n	8002b04 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2210      	movs	r2, #16
 8002a04:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a06:	e060      	b.n	8002aca <I2C_IsErrorOccurred+0xfa>
 8002a08:	2427      	movs	r4, #39	; 0x27
 8002a0a:	193b      	adds	r3, r7, r4
 8002a0c:	193a      	adds	r2, r7, r4
 8002a0e:	7812      	ldrb	r2, [r2, #0]
 8002a10:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	3301      	adds	r3, #1
 8002a16:	d058      	beq.n	8002aca <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a18:	f7fe fcd2 	bl	80013c0 <HAL_GetTick>
 8002a1c:	0002      	movs	r2, r0
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d306      	bcc.n	8002a36 <I2C_IsErrorOccurred+0x66>
 8002a28:	193b      	adds	r3, r7, r4
 8002a2a:	193a      	adds	r2, r7, r4
 8002a2c:	7812      	ldrb	r2, [r2, #0]
 8002a2e:	701a      	strb	r2, [r3, #0]
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d149      	bne.n	8002aca <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	01db      	lsls	r3, r3, #7
 8002a40:	4013      	ands	r3, r2
 8002a42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a44:	2013      	movs	r0, #19
 8002a46:	183b      	adds	r3, r7, r0
 8002a48:	68fa      	ldr	r2, [r7, #12]
 8002a4a:	2142      	movs	r1, #66	; 0x42
 8002a4c:	5c52      	ldrb	r2, [r2, r1]
 8002a4e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	699a      	ldr	r2, [r3, #24]
 8002a56:	2380      	movs	r3, #128	; 0x80
 8002a58:	021b      	lsls	r3, r3, #8
 8002a5a:	401a      	ands	r2, r3
 8002a5c:	2380      	movs	r3, #128	; 0x80
 8002a5e:	021b      	lsls	r3, r3, #8
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d126      	bne.n	8002ab2 <I2C_IsErrorOccurred+0xe2>
 8002a64:	697a      	ldr	r2, [r7, #20]
 8002a66:	2380      	movs	r3, #128	; 0x80
 8002a68:	01db      	lsls	r3, r3, #7
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d021      	beq.n	8002ab2 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8002a6e:	183b      	adds	r3, r7, r0
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b20      	cmp	r3, #32
 8002a74:	d01d      	beq.n	8002ab2 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	685a      	ldr	r2, [r3, #4]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2180      	movs	r1, #128	; 0x80
 8002a82:	01c9      	lsls	r1, r1, #7
 8002a84:	430a      	orrs	r2, r1
 8002a86:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a88:	f7fe fc9a 	bl	80013c0 <HAL_GetTick>
 8002a8c:	0003      	movs	r3, r0
 8002a8e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a90:	e00f      	b.n	8002ab2 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a92:	f7fe fc95 	bl	80013c0 <HAL_GetTick>
 8002a96:	0002      	movs	r2, r0
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	2b19      	cmp	r3, #25
 8002a9e:	d908      	bls.n	8002ab2 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002aa8:	2327      	movs	r3, #39	; 0x27
 8002aaa:	18fb      	adds	r3, r7, r3
 8002aac:	2201      	movs	r2, #1
 8002aae:	701a      	strb	r2, [r3, #0]

              break;
 8002ab0:	e00b      	b.n	8002aca <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	4013      	ands	r3, r2
 8002abc:	2127      	movs	r1, #39	; 0x27
 8002abe:	187a      	adds	r2, r7, r1
 8002ac0:	1879      	adds	r1, r7, r1
 8002ac2:	7809      	ldrb	r1, [r1, #0]
 8002ac4:	7011      	strb	r1, [r2, #0]
 8002ac6:	2b20      	cmp	r3, #32
 8002ac8:	d1e3      	bne.n	8002a92 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	2b20      	cmp	r3, #32
 8002ad6:	d004      	beq.n	8002ae2 <I2C_IsErrorOccurred+0x112>
 8002ad8:	2327      	movs	r3, #39	; 0x27
 8002ada:	18fb      	adds	r3, r7, r3
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d092      	beq.n	8002a08 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ae2:	2327      	movs	r3, #39	; 0x27
 8002ae4:	18fb      	adds	r3, r7, r3
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d103      	bne.n	8002af4 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2220      	movs	r2, #32
 8002af2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	2204      	movs	r2, #4
 8002af8:	4313      	orrs	r3, r2
 8002afa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002afc:	2327      	movs	r3, #39	; 0x27
 8002afe:	18fb      	adds	r3, r7, r3
 8002b00:	2201      	movs	r2, #1
 8002b02:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	2380      	movs	r3, #128	; 0x80
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	4013      	ands	r3, r2
 8002b14:	d00c      	beq.n	8002b30 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002b16:	6a3b      	ldr	r3, [r7, #32]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2280      	movs	r2, #128	; 0x80
 8002b24:	0052      	lsls	r2, r2, #1
 8002b26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b28:	2327      	movs	r3, #39	; 0x27
 8002b2a:	18fb      	adds	r3, r7, r3
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	2380      	movs	r3, #128	; 0x80
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	4013      	ands	r3, r2
 8002b38:	d00c      	beq.n	8002b54 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b3a:	6a3b      	ldr	r3, [r7, #32]
 8002b3c:	2208      	movs	r2, #8
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2280      	movs	r2, #128	; 0x80
 8002b48:	00d2      	lsls	r2, r2, #3
 8002b4a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b4c:	2327      	movs	r3, #39	; 0x27
 8002b4e:	18fb      	adds	r3, r7, r3
 8002b50:	2201      	movs	r2, #1
 8002b52:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	2380      	movs	r3, #128	; 0x80
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d00c      	beq.n	8002b78 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	2202      	movs	r2, #2
 8002b62:	4313      	orrs	r3, r2
 8002b64:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2280      	movs	r2, #128	; 0x80
 8002b6c:	0092      	lsls	r2, r2, #2
 8002b6e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b70:	2327      	movs	r3, #39	; 0x27
 8002b72:	18fb      	adds	r3, r7, r3
 8002b74:	2201      	movs	r2, #1
 8002b76:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002b78:	2327      	movs	r3, #39	; 0x27
 8002b7a:	18fb      	adds	r3, r7, r3
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d01d      	beq.n	8002bbe <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	0018      	movs	r0, r3
 8002b86:	f7ff fe28 	bl	80027da <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	490d      	ldr	r1, [pc, #52]	; (8002bcc <I2C_IsErrorOccurred+0x1fc>)
 8002b96:	400a      	ands	r2, r1
 8002b98:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b9e:	6a3b      	ldr	r3, [r7, #32]
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2241      	movs	r2, #65	; 0x41
 8002baa:	2120      	movs	r1, #32
 8002bac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2242      	movs	r2, #66	; 0x42
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2240      	movs	r2, #64	; 0x40
 8002bba:	2100      	movs	r1, #0
 8002bbc:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002bbe:	2327      	movs	r3, #39	; 0x27
 8002bc0:	18fb      	adds	r3, r7, r3
 8002bc2:	781b      	ldrb	r3, [r3, #0]
}
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	b00b      	add	sp, #44	; 0x2c
 8002bca:	bd90      	pop	{r4, r7, pc}
 8002bcc:	fe00e800 	.word	0xfe00e800

08002bd0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002bd0:	b590      	push	{r4, r7, lr}
 8002bd2:	b087      	sub	sp, #28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	0008      	movs	r0, r1
 8002bda:	0011      	movs	r1, r2
 8002bdc:	607b      	str	r3, [r7, #4]
 8002bde:	240a      	movs	r4, #10
 8002be0:	193b      	adds	r3, r7, r4
 8002be2:	1c02      	adds	r2, r0, #0
 8002be4:	801a      	strh	r2, [r3, #0]
 8002be6:	2009      	movs	r0, #9
 8002be8:	183b      	adds	r3, r7, r0
 8002bea:	1c0a      	adds	r2, r1, #0
 8002bec:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bee:	193b      	adds	r3, r7, r4
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	059b      	lsls	r3, r3, #22
 8002bf4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bf6:	183b      	adds	r3, r7, r0
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	0419      	lsls	r1, r3, #16
 8002bfc:	23ff      	movs	r3, #255	; 0xff
 8002bfe:	041b      	lsls	r3, r3, #16
 8002c00:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c02:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	085b      	lsrs	r3, r3, #1
 8002c10:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c1a:	0d51      	lsrs	r1, r2, #21
 8002c1c:	2280      	movs	r2, #128	; 0x80
 8002c1e:	00d2      	lsls	r2, r2, #3
 8002c20:	400a      	ands	r2, r1
 8002c22:	4907      	ldr	r1, [pc, #28]	; (8002c40 <I2C_TransferConfig+0x70>)
 8002c24:	430a      	orrs	r2, r1
 8002c26:	43d2      	mvns	r2, r2
 8002c28:	401a      	ands	r2, r3
 8002c2a:	0011      	movs	r1, r2
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c36:	46c0      	nop			; (mov r8, r8)
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b007      	add	sp, #28
 8002c3c:	bd90      	pop	{r4, r7, pc}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	03ff63ff 	.word	0x03ff63ff

08002c44 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	000a      	movs	r2, r1
 8002c4e:	1cbb      	adds	r3, r7, #2
 8002c50:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002c56:	1cbb      	adds	r3, r7, #2
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d010      	beq.n	8002c82 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2242      	movs	r2, #66	; 0x42
 8002c64:	4313      	orrs	r3, r2
 8002c66:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2241      	movs	r2, #65	; 0x41
 8002c6c:	5c9b      	ldrb	r3, [r3, r2]
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	001a      	movs	r2, r3
 8002c72:	2328      	movs	r3, #40	; 0x28
 8002c74:	4013      	ands	r3, r2
 8002c76:	2b28      	cmp	r3, #40	; 0x28
 8002c78:	d003      	beq.n	8002c82 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	22b0      	movs	r2, #176	; 0xb0
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002c82:	1cbb      	adds	r3, r7, #2
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	2202      	movs	r2, #2
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d010      	beq.n	8002cae <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2244      	movs	r2, #68	; 0x44
 8002c90:	4313      	orrs	r3, r2
 8002c92:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2241      	movs	r2, #65	; 0x41
 8002c98:	5c9b      	ldrb	r3, [r3, r2]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	001a      	movs	r2, r3
 8002c9e:	2328      	movs	r3, #40	; 0x28
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	2b28      	cmp	r3, #40	; 0x28
 8002ca4:	d003      	beq.n	8002cae <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	22b0      	movs	r2, #176	; 0xb0
 8002caa:	4313      	orrs	r3, r2
 8002cac:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002cae:	1cbb      	adds	r3, r7, #2
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	5e9b      	ldrsh	r3, [r3, r2]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	da03      	bge.n	8002cc0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	22b8      	movs	r2, #184	; 0xb8
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002cc0:	1cbb      	adds	r3, r7, #2
 8002cc2:	881b      	ldrh	r3, [r3, #0]
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d103      	bne.n	8002cd0 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2290      	movs	r2, #144	; 0x90
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002cd0:	1cbb      	adds	r3, r7, #2
 8002cd2:	881b      	ldrh	r3, [r3, #0]
 8002cd4:	2b20      	cmp	r3, #32
 8002cd6:	d103      	bne.n	8002ce0 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002ce0:	1cbb      	adds	r3, r7, #2
 8002ce2:	881b      	ldrh	r3, [r3, #0]
 8002ce4:	2b40      	cmp	r3, #64	; 0x40
 8002ce6:	d103      	bne.n	8002cf0 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2240      	movs	r2, #64	; 0x40
 8002cec:	4313      	orrs	r3, r2
 8002cee:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	43d9      	mvns	r1, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	400a      	ands	r2, r1
 8002d00:	601a      	str	r2, [r3, #0]
}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b004      	add	sp, #16
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2241      	movs	r2, #65	; 0x41
 8002d1a:	5c9b      	ldrb	r3, [r3, r2]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b20      	cmp	r3, #32
 8002d20:	d138      	bne.n	8002d94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2240      	movs	r2, #64	; 0x40
 8002d26:	5c9b      	ldrb	r3, [r3, r2]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d101      	bne.n	8002d30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	e032      	b.n	8002d96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2240      	movs	r2, #64	; 0x40
 8002d34:	2101      	movs	r1, #1
 8002d36:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2241      	movs	r2, #65	; 0x41
 8002d3c:	2124      	movs	r1, #36	; 0x24
 8002d3e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	438a      	bics	r2, r1
 8002d4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4911      	ldr	r1, [pc, #68]	; (8002da0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002d5c:	400a      	ands	r2, r1
 8002d5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6819      	ldr	r1, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2241      	movs	r2, #65	; 0x41
 8002d84:	2120      	movs	r1, #32
 8002d86:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2240      	movs	r2, #64	; 0x40
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d90:	2300      	movs	r3, #0
 8002d92:	e000      	b.n	8002d96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d94:	2302      	movs	r3, #2
  }
}
 8002d96:	0018      	movs	r0, r3
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	b002      	add	sp, #8
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	ffffefff 	.word	0xffffefff

08002da4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2241      	movs	r2, #65	; 0x41
 8002db2:	5c9b      	ldrb	r3, [r3, r2]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b20      	cmp	r3, #32
 8002db8:	d139      	bne.n	8002e2e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2240      	movs	r2, #64	; 0x40
 8002dbe:	5c9b      	ldrb	r3, [r3, r2]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d101      	bne.n	8002dc8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	e033      	b.n	8002e30 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2240      	movs	r2, #64	; 0x40
 8002dcc:	2101      	movs	r1, #1
 8002dce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2241      	movs	r2, #65	; 0x41
 8002dd4:	2124      	movs	r1, #36	; 0x24
 8002dd6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2101      	movs	r1, #1
 8002de4:	438a      	bics	r2, r1
 8002de6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4a11      	ldr	r2, [pc, #68]	; (8002e38 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	021b      	lsls	r3, r3, #8
 8002dfc:	68fa      	ldr	r2, [r7, #12]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2101      	movs	r1, #1
 8002e16:	430a      	orrs	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2241      	movs	r2, #65	; 0x41
 8002e1e:	2120      	movs	r1, #32
 8002e20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2240      	movs	r2, #64	; 0x40
 8002e26:	2100      	movs	r1, #0
 8002e28:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e000      	b.n	8002e30 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002e2e:	2302      	movs	r3, #2
  }
}
 8002e30:	0018      	movs	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b004      	add	sp, #16
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	fffff0ff 	.word	0xfffff0ff

08002e3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002e44:	4b19      	ldr	r3, [pc, #100]	; (8002eac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a19      	ldr	r2, [pc, #100]	; (8002eb0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	0019      	movs	r1, r3
 8002e4e:	4b17      	ldr	r3, [pc, #92]	; (8002eac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	2380      	movs	r3, #128	; 0x80
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d11f      	bne.n	8002ea0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002e60:	4b14      	ldr	r3, [pc, #80]	; (8002eb4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	0013      	movs	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	189b      	adds	r3, r3, r2
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	4912      	ldr	r1, [pc, #72]	; (8002eb8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f7fd f952 	bl	8000118 <__udivsi3>
 8002e74:	0003      	movs	r3, r0
 8002e76:	3301      	adds	r3, #1
 8002e78:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e7a:	e008      	b.n	8002e8e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	3b01      	subs	r3, #1
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	e001      	b.n	8002e8e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e009      	b.n	8002ea2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e8e:	4b07      	ldr	r3, [pc, #28]	; (8002eac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e90:	695a      	ldr	r2, [r3, #20]
 8002e92:	2380      	movs	r3, #128	; 0x80
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	401a      	ands	r2, r3
 8002e98:	2380      	movs	r3, #128	; 0x80
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d0ed      	beq.n	8002e7c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	0018      	movs	r0, r3
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	b004      	add	sp, #16
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	40007000 	.word	0x40007000
 8002eb0:	fffff9ff 	.word	0xfffff9ff
 8002eb4:	20000030 	.word	0x20000030
 8002eb8:	000f4240 	.word	0x000f4240

08002ebc <HAL_PWREx_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* Check PWR exti Rising flag */
  if (__HAL_PWR_PVD_EXTI_GET_RISING_FLAG() != 0x0U)
 8002ec0:	4b0d      	ldr	r3, [pc, #52]	; (8002ef8 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	2380      	movs	r3, #128	; 0x80
 8002ec6:	025b      	lsls	r3, r3, #9
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d005      	beq.n	8002ed8 <HAL_PWREx_PVD_IRQHandler+0x1c>
  {
    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG();
 8002ecc:	4b0a      	ldr	r3, [pc, #40]	; (8002ef8 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 8002ece:	2280      	movs	r2, #128	; 0x80
 8002ed0:	0252      	lsls	r2, r2, #9
 8002ed2:	60da      	str	r2, [r3, #12]

    /* PWR PVD interrupt rising user callback */
    HAL_PWREx_PVD_Rising_Callback();
 8002ed4:	f000 f812 	bl	8002efc <HAL_PWREx_PVD_Rising_Callback>
  }

  /* Check PWR exti fallling flag */
  if (__HAL_PWR_PVD_EXTI_GET_FALLING_FLAG() != 0x0U)
 8002ed8:	4b07      	ldr	r3, [pc, #28]	; (8002ef8 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 8002eda:	691a      	ldr	r2, [r3, #16]
 8002edc:	2380      	movs	r3, #128	; 0x80
 8002ede:	025b      	lsls	r3, r3, #9
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d005      	beq.n	8002ef0 <HAL_PWREx_PVD_IRQHandler+0x34>
  {
    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG();
 8002ee4:	4b04      	ldr	r3, [pc, #16]	; (8002ef8 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 8002ee6:	2280      	movs	r2, #128	; 0x80
 8002ee8:	0252      	lsls	r2, r2, #9
 8002eea:	611a      	str	r2, [r3, #16]

    /* PWR PVD interrupt falling user callback */
    HAL_PWREx_PVD_Falling_Callback();
 8002eec:	f000 f80b 	bl	8002f06 <HAL_PWREx_PVD_Falling_Callback>
  }
}
 8002ef0:	46c0      	nop			; (mov r8, r8)
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	40021800 	.word	0x40021800

08002efc <HAL_PWREx_PVD_Rising_Callback>:
/**
  * @brief  PWR PVD interrupt rising callback
  * @retval None
  */
__weak void HAL_PWREx_PVD_Rising_Callback(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVD_Rising_Callback can be implemented in the user file
  */
}
 8002f00:	46c0      	nop			; (mov r8, r8)
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_PWREx_PVD_Falling_Callback>:
/**
  * @brief  PWR PVD interrupt Falling callback
  * @retval None
  */
__weak void HAL_PWREx_PVD_Falling_Callback(void)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVD_Falling_Callback can be implemented in the user file
  */
}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002f14:	4b03      	ldr	r3, [pc, #12]	; (8002f24 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002f16:	689a      	ldr	r2, [r3, #8]
 8002f18:	23e0      	movs	r3, #224	; 0xe0
 8002f1a:	01db      	lsls	r3, r3, #7
 8002f1c:	4013      	ands	r3, r2
}
 8002f1e:	0018      	movs	r0, r3
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40021000 	.word	0x40021000

08002f28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e2fe      	b.n	8003538 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	4013      	ands	r3, r2
 8002f42:	d100      	bne.n	8002f46 <HAL_RCC_OscConfig+0x1e>
 8002f44:	e07c      	b.n	8003040 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f46:	4bc3      	ldr	r3, [pc, #780]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2238      	movs	r2, #56	; 0x38
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f50:	4bc0      	ldr	r3, [pc, #768]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	2203      	movs	r2, #3
 8002f56:	4013      	ands	r3, r2
 8002f58:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	2b10      	cmp	r3, #16
 8002f5e:	d102      	bne.n	8002f66 <HAL_RCC_OscConfig+0x3e>
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	2b03      	cmp	r3, #3
 8002f64:	d002      	beq.n	8002f6c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	2b08      	cmp	r3, #8
 8002f6a:	d10b      	bne.n	8002f84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f6c:	4bb9      	ldr	r3, [pc, #740]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	2380      	movs	r3, #128	; 0x80
 8002f72:	029b      	lsls	r3, r3, #10
 8002f74:	4013      	ands	r3, r2
 8002f76:	d062      	beq.n	800303e <HAL_RCC_OscConfig+0x116>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d15e      	bne.n	800303e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e2d9      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	2380      	movs	r3, #128	; 0x80
 8002f8a:	025b      	lsls	r3, r3, #9
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d107      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x78>
 8002f90:	4bb0      	ldr	r3, [pc, #704]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	4baf      	ldr	r3, [pc, #700]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002f96:	2180      	movs	r1, #128	; 0x80
 8002f98:	0249      	lsls	r1, r1, #9
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	e020      	b.n	8002fe2 <HAL_RCC_OscConfig+0xba>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	23a0      	movs	r3, #160	; 0xa0
 8002fa6:	02db      	lsls	r3, r3, #11
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d10e      	bne.n	8002fca <HAL_RCC_OscConfig+0xa2>
 8002fac:	4ba9      	ldr	r3, [pc, #676]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	4ba8      	ldr	r3, [pc, #672]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002fb2:	2180      	movs	r1, #128	; 0x80
 8002fb4:	02c9      	lsls	r1, r1, #11
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	4ba6      	ldr	r3, [pc, #664]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	4ba5      	ldr	r3, [pc, #660]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002fc0:	2180      	movs	r1, #128	; 0x80
 8002fc2:	0249      	lsls	r1, r1, #9
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	e00b      	b.n	8002fe2 <HAL_RCC_OscConfig+0xba>
 8002fca:	4ba2      	ldr	r3, [pc, #648]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	4ba1      	ldr	r3, [pc, #644]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002fd0:	49a1      	ldr	r1, [pc, #644]	; (8003258 <HAL_RCC_OscConfig+0x330>)
 8002fd2:	400a      	ands	r2, r1
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	4b9f      	ldr	r3, [pc, #636]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	4b9e      	ldr	r3, [pc, #632]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8002fdc:	499f      	ldr	r1, [pc, #636]	; (800325c <HAL_RCC_OscConfig+0x334>)
 8002fde:	400a      	ands	r2, r1
 8002fe0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d014      	beq.n	8003014 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fea:	f7fe f9e9 	bl	80013c0 <HAL_GetTick>
 8002fee:	0003      	movs	r3, r0
 8002ff0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff4:	f7fe f9e4 	bl	80013c0 <HAL_GetTick>
 8002ff8:	0002      	movs	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b64      	cmp	r3, #100	; 0x64
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e298      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003006:	4b93      	ldr	r3, [pc, #588]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	2380      	movs	r3, #128	; 0x80
 800300c:	029b      	lsls	r3, r3, #10
 800300e:	4013      	ands	r3, r2
 8003010:	d0f0      	beq.n	8002ff4 <HAL_RCC_OscConfig+0xcc>
 8003012:	e015      	b.n	8003040 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003014:	f7fe f9d4 	bl	80013c0 <HAL_GetTick>
 8003018:	0003      	movs	r3, r0
 800301a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800301c:	e008      	b.n	8003030 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800301e:	f7fe f9cf 	bl	80013c0 <HAL_GetTick>
 8003022:	0002      	movs	r2, r0
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	2b64      	cmp	r3, #100	; 0x64
 800302a:	d901      	bls.n	8003030 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e283      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003030:	4b88      	ldr	r3, [pc, #544]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	2380      	movs	r3, #128	; 0x80
 8003036:	029b      	lsls	r3, r3, #10
 8003038:	4013      	ands	r3, r2
 800303a:	d1f0      	bne.n	800301e <HAL_RCC_OscConfig+0xf6>
 800303c:	e000      	b.n	8003040 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800303e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2202      	movs	r2, #2
 8003046:	4013      	ands	r3, r2
 8003048:	d100      	bne.n	800304c <HAL_RCC_OscConfig+0x124>
 800304a:	e099      	b.n	8003180 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800304c:	4b81      	ldr	r3, [pc, #516]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	2238      	movs	r2, #56	; 0x38
 8003052:	4013      	ands	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003056:	4b7f      	ldr	r3, [pc, #508]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	2203      	movs	r2, #3
 800305c:	4013      	ands	r3, r2
 800305e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	2b10      	cmp	r3, #16
 8003064:	d102      	bne.n	800306c <HAL_RCC_OscConfig+0x144>
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2b02      	cmp	r3, #2
 800306a:	d002      	beq.n	8003072 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d135      	bne.n	80030de <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003072:	4b78      	ldr	r3, [pc, #480]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	2380      	movs	r3, #128	; 0x80
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	4013      	ands	r3, r2
 800307c:	d005      	beq.n	800308a <HAL_RCC_OscConfig+0x162>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e256      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800308a:	4b72      	ldr	r3, [pc, #456]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	4a74      	ldr	r2, [pc, #464]	; (8003260 <HAL_RCC_OscConfig+0x338>)
 8003090:	4013      	ands	r3, r2
 8003092:	0019      	movs	r1, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	021a      	lsls	r2, r3, #8
 800309a:	4b6e      	ldr	r3, [pc, #440]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 800309c:	430a      	orrs	r2, r1
 800309e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d112      	bne.n	80030cc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80030a6:	4b6b      	ldr	r3, [pc, #428]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a6e      	ldr	r2, [pc, #440]	; (8003264 <HAL_RCC_OscConfig+0x33c>)
 80030ac:	4013      	ands	r3, r2
 80030ae:	0019      	movs	r1, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	691a      	ldr	r2, [r3, #16]
 80030b4:	4b67      	ldr	r3, [pc, #412]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80030b6:	430a      	orrs	r2, r1
 80030b8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80030ba:	4b66      	ldr	r3, [pc, #408]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	0adb      	lsrs	r3, r3, #11
 80030c0:	2207      	movs	r2, #7
 80030c2:	4013      	ands	r3, r2
 80030c4:	4a68      	ldr	r2, [pc, #416]	; (8003268 <HAL_RCC_OscConfig+0x340>)
 80030c6:	40da      	lsrs	r2, r3
 80030c8:	4b68      	ldr	r3, [pc, #416]	; (800326c <HAL_RCC_OscConfig+0x344>)
 80030ca:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80030cc:	4b68      	ldr	r3, [pc, #416]	; (8003270 <HAL_RCC_OscConfig+0x348>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	0018      	movs	r0, r3
 80030d2:	f7fe f919 	bl	8001308 <HAL_InitTick>
 80030d6:	1e03      	subs	r3, r0, #0
 80030d8:	d051      	beq.n	800317e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e22c      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d030      	beq.n	8003148 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80030e6:	4b5b      	ldr	r3, [pc, #364]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a5e      	ldr	r2, [pc, #376]	; (8003264 <HAL_RCC_OscConfig+0x33c>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	0019      	movs	r1, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	4b57      	ldr	r3, [pc, #348]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80030f6:	430a      	orrs	r2, r1
 80030f8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80030fa:	4b56      	ldr	r3, [pc, #344]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	4b55      	ldr	r3, [pc, #340]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003100:	2180      	movs	r1, #128	; 0x80
 8003102:	0049      	lsls	r1, r1, #1
 8003104:	430a      	orrs	r2, r1
 8003106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003108:	f7fe f95a 	bl	80013c0 <HAL_GetTick>
 800310c:	0003      	movs	r3, r0
 800310e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003112:	f7fe f955 	bl	80013c0 <HAL_GetTick>
 8003116:	0002      	movs	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e209      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003124:	4b4b      	ldr	r3, [pc, #300]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	2380      	movs	r3, #128	; 0x80
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	4013      	ands	r3, r2
 800312e:	d0f0      	beq.n	8003112 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003130:	4b48      	ldr	r3, [pc, #288]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	4a4a      	ldr	r2, [pc, #296]	; (8003260 <HAL_RCC_OscConfig+0x338>)
 8003136:	4013      	ands	r3, r2
 8003138:	0019      	movs	r1, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	021a      	lsls	r2, r3, #8
 8003140:	4b44      	ldr	r3, [pc, #272]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003142:	430a      	orrs	r2, r1
 8003144:	605a      	str	r2, [r3, #4]
 8003146:	e01b      	b.n	8003180 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003148:	4b42      	ldr	r3, [pc, #264]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	4b41      	ldr	r3, [pc, #260]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 800314e:	4949      	ldr	r1, [pc, #292]	; (8003274 <HAL_RCC_OscConfig+0x34c>)
 8003150:	400a      	ands	r2, r1
 8003152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003154:	f7fe f934 	bl	80013c0 <HAL_GetTick>
 8003158:	0003      	movs	r3, r0
 800315a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800315e:	f7fe f92f 	bl	80013c0 <HAL_GetTick>
 8003162:	0002      	movs	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e1e3      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003170:	4b38      	ldr	r3, [pc, #224]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	2380      	movs	r3, #128	; 0x80
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	4013      	ands	r3, r2
 800317a:	d1f0      	bne.n	800315e <HAL_RCC_OscConfig+0x236>
 800317c:	e000      	b.n	8003180 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800317e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2208      	movs	r2, #8
 8003186:	4013      	ands	r3, r2
 8003188:	d047      	beq.n	800321a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800318a:	4b32      	ldr	r3, [pc, #200]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	2238      	movs	r2, #56	; 0x38
 8003190:	4013      	ands	r3, r2
 8003192:	2b18      	cmp	r3, #24
 8003194:	d10a      	bne.n	80031ac <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003196:	4b2f      	ldr	r3, [pc, #188]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800319a:	2202      	movs	r2, #2
 800319c:	4013      	ands	r3, r2
 800319e:	d03c      	beq.n	800321a <HAL_RCC_OscConfig+0x2f2>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d138      	bne.n	800321a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e1c5      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d019      	beq.n	80031e8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80031b4:	4b27      	ldr	r3, [pc, #156]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80031b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031b8:	4b26      	ldr	r3, [pc, #152]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80031ba:	2101      	movs	r1, #1
 80031bc:	430a      	orrs	r2, r1
 80031be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c0:	f7fe f8fe 	bl	80013c0 <HAL_GetTick>
 80031c4:	0003      	movs	r3, r0
 80031c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031c8:	e008      	b.n	80031dc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ca:	f7fe f8f9 	bl	80013c0 <HAL_GetTick>
 80031ce:	0002      	movs	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e1ad      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031dc:	4b1d      	ldr	r3, [pc, #116]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80031de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031e0:	2202      	movs	r2, #2
 80031e2:	4013      	ands	r3, r2
 80031e4:	d0f1      	beq.n	80031ca <HAL_RCC_OscConfig+0x2a2>
 80031e6:	e018      	b.n	800321a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80031e8:	4b1a      	ldr	r3, [pc, #104]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80031ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031ec:	4b19      	ldr	r3, [pc, #100]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 80031ee:	2101      	movs	r1, #1
 80031f0:	438a      	bics	r2, r1
 80031f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f4:	f7fe f8e4 	bl	80013c0 <HAL_GetTick>
 80031f8:	0003      	movs	r3, r0
 80031fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031fc:	e008      	b.n	8003210 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031fe:	f7fe f8df 	bl	80013c0 <HAL_GetTick>
 8003202:	0002      	movs	r2, r0
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b02      	cmp	r3, #2
 800320a:	d901      	bls.n	8003210 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e193      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003210:	4b10      	ldr	r3, [pc, #64]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003214:	2202      	movs	r2, #2
 8003216:	4013      	ands	r3, r2
 8003218:	d1f1      	bne.n	80031fe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2204      	movs	r2, #4
 8003220:	4013      	ands	r3, r2
 8003222:	d100      	bne.n	8003226 <HAL_RCC_OscConfig+0x2fe>
 8003224:	e0c6      	b.n	80033b4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003226:	231f      	movs	r3, #31
 8003228:	18fb      	adds	r3, r7, r3
 800322a:	2200      	movs	r2, #0
 800322c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800322e:	4b09      	ldr	r3, [pc, #36]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	2238      	movs	r2, #56	; 0x38
 8003234:	4013      	ands	r3, r2
 8003236:	2b20      	cmp	r3, #32
 8003238:	d11e      	bne.n	8003278 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800323a:	4b06      	ldr	r3, [pc, #24]	; (8003254 <HAL_RCC_OscConfig+0x32c>)
 800323c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323e:	2202      	movs	r2, #2
 8003240:	4013      	ands	r3, r2
 8003242:	d100      	bne.n	8003246 <HAL_RCC_OscConfig+0x31e>
 8003244:	e0b6      	b.n	80033b4 <HAL_RCC_OscConfig+0x48c>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d000      	beq.n	8003250 <HAL_RCC_OscConfig+0x328>
 800324e:	e0b1      	b.n	80033b4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e171      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
 8003254:	40021000 	.word	0x40021000
 8003258:	fffeffff 	.word	0xfffeffff
 800325c:	fffbffff 	.word	0xfffbffff
 8003260:	ffff80ff 	.word	0xffff80ff
 8003264:	ffffc7ff 	.word	0xffffc7ff
 8003268:	00f42400 	.word	0x00f42400
 800326c:	20000030 	.word	0x20000030
 8003270:	20000034 	.word	0x20000034
 8003274:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003278:	4bb1      	ldr	r3, [pc, #708]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800327a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800327c:	2380      	movs	r3, #128	; 0x80
 800327e:	055b      	lsls	r3, r3, #21
 8003280:	4013      	ands	r3, r2
 8003282:	d101      	bne.n	8003288 <HAL_RCC_OscConfig+0x360>
 8003284:	2301      	movs	r3, #1
 8003286:	e000      	b.n	800328a <HAL_RCC_OscConfig+0x362>
 8003288:	2300      	movs	r3, #0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d011      	beq.n	80032b2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800328e:	4bac      	ldr	r3, [pc, #688]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003290:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003292:	4bab      	ldr	r3, [pc, #684]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003294:	2180      	movs	r1, #128	; 0x80
 8003296:	0549      	lsls	r1, r1, #21
 8003298:	430a      	orrs	r2, r1
 800329a:	63da      	str	r2, [r3, #60]	; 0x3c
 800329c:	4ba8      	ldr	r3, [pc, #672]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800329e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032a0:	2380      	movs	r3, #128	; 0x80
 80032a2:	055b      	lsls	r3, r3, #21
 80032a4:	4013      	ands	r3, r2
 80032a6:	60fb      	str	r3, [r7, #12]
 80032a8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80032aa:	231f      	movs	r3, #31
 80032ac:	18fb      	adds	r3, r7, r3
 80032ae:	2201      	movs	r2, #1
 80032b0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032b2:	4ba4      	ldr	r3, [pc, #656]	; (8003544 <HAL_RCC_OscConfig+0x61c>)
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	2380      	movs	r3, #128	; 0x80
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	4013      	ands	r3, r2
 80032bc:	d11a      	bne.n	80032f4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032be:	4ba1      	ldr	r3, [pc, #644]	; (8003544 <HAL_RCC_OscConfig+0x61c>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	4ba0      	ldr	r3, [pc, #640]	; (8003544 <HAL_RCC_OscConfig+0x61c>)
 80032c4:	2180      	movs	r1, #128	; 0x80
 80032c6:	0049      	lsls	r1, r1, #1
 80032c8:	430a      	orrs	r2, r1
 80032ca:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80032cc:	f7fe f878 	bl	80013c0 <HAL_GetTick>
 80032d0:	0003      	movs	r3, r0
 80032d2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032d6:	f7fe f873 	bl	80013c0 <HAL_GetTick>
 80032da:	0002      	movs	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e127      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032e8:	4b96      	ldr	r3, [pc, #600]	; (8003544 <HAL_RCC_OscConfig+0x61c>)
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	2380      	movs	r3, #128	; 0x80
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	4013      	ands	r3, r2
 80032f2:	d0f0      	beq.n	80032d6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d106      	bne.n	800330a <HAL_RCC_OscConfig+0x3e2>
 80032fc:	4b90      	ldr	r3, [pc, #576]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80032fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003300:	4b8f      	ldr	r3, [pc, #572]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003302:	2101      	movs	r1, #1
 8003304:	430a      	orrs	r2, r1
 8003306:	65da      	str	r2, [r3, #92]	; 0x5c
 8003308:	e01c      	b.n	8003344 <HAL_RCC_OscConfig+0x41c>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	2b05      	cmp	r3, #5
 8003310:	d10c      	bne.n	800332c <HAL_RCC_OscConfig+0x404>
 8003312:	4b8b      	ldr	r3, [pc, #556]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003314:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003316:	4b8a      	ldr	r3, [pc, #552]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003318:	2104      	movs	r1, #4
 800331a:	430a      	orrs	r2, r1
 800331c:	65da      	str	r2, [r3, #92]	; 0x5c
 800331e:	4b88      	ldr	r3, [pc, #544]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003320:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003322:	4b87      	ldr	r3, [pc, #540]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003324:	2101      	movs	r1, #1
 8003326:	430a      	orrs	r2, r1
 8003328:	65da      	str	r2, [r3, #92]	; 0x5c
 800332a:	e00b      	b.n	8003344 <HAL_RCC_OscConfig+0x41c>
 800332c:	4b84      	ldr	r3, [pc, #528]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800332e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003330:	4b83      	ldr	r3, [pc, #524]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003332:	2101      	movs	r1, #1
 8003334:	438a      	bics	r2, r1
 8003336:	65da      	str	r2, [r3, #92]	; 0x5c
 8003338:	4b81      	ldr	r3, [pc, #516]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800333a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800333c:	4b80      	ldr	r3, [pc, #512]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800333e:	2104      	movs	r1, #4
 8003340:	438a      	bics	r2, r1
 8003342:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d014      	beq.n	8003376 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800334c:	f7fe f838 	bl	80013c0 <HAL_GetTick>
 8003350:	0003      	movs	r3, r0
 8003352:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003354:	e009      	b.n	800336a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003356:	f7fe f833 	bl	80013c0 <HAL_GetTick>
 800335a:	0002      	movs	r2, r0
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	4a79      	ldr	r2, [pc, #484]	; (8003548 <HAL_RCC_OscConfig+0x620>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e0e6      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800336a:	4b75      	ldr	r3, [pc, #468]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800336c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800336e:	2202      	movs	r2, #2
 8003370:	4013      	ands	r3, r2
 8003372:	d0f0      	beq.n	8003356 <HAL_RCC_OscConfig+0x42e>
 8003374:	e013      	b.n	800339e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003376:	f7fe f823 	bl	80013c0 <HAL_GetTick>
 800337a:	0003      	movs	r3, r0
 800337c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800337e:	e009      	b.n	8003394 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003380:	f7fe f81e 	bl	80013c0 <HAL_GetTick>
 8003384:	0002      	movs	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	4a6f      	ldr	r2, [pc, #444]	; (8003548 <HAL_RCC_OscConfig+0x620>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e0d1      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003394:	4b6a      	ldr	r3, [pc, #424]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003398:	2202      	movs	r2, #2
 800339a:	4013      	ands	r3, r2
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800339e:	231f      	movs	r3, #31
 80033a0:	18fb      	adds	r3, r7, r3
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d105      	bne.n	80033b4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80033a8:	4b65      	ldr	r3, [pc, #404]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80033aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033ac:	4b64      	ldr	r3, [pc, #400]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80033ae:	4967      	ldr	r1, [pc, #412]	; (800354c <HAL_RCC_OscConfig+0x624>)
 80033b0:	400a      	ands	r2, r1
 80033b2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d100      	bne.n	80033be <HAL_RCC_OscConfig+0x496>
 80033bc:	e0bb      	b.n	8003536 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033be:	4b60      	ldr	r3, [pc, #384]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	2238      	movs	r2, #56	; 0x38
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b10      	cmp	r3, #16
 80033c8:	d100      	bne.n	80033cc <HAL_RCC_OscConfig+0x4a4>
 80033ca:	e07b      	b.n	80034c4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d156      	bne.n	8003482 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033d4:	4b5a      	ldr	r3, [pc, #360]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	4b59      	ldr	r3, [pc, #356]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80033da:	495d      	ldr	r1, [pc, #372]	; (8003550 <HAL_RCC_OscConfig+0x628>)
 80033dc:	400a      	ands	r2, r1
 80033de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e0:	f7fd ffee 	bl	80013c0 <HAL_GetTick>
 80033e4:	0003      	movs	r3, r0
 80033e6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ea:	f7fd ffe9 	bl	80013c0 <HAL_GetTick>
 80033ee:	0002      	movs	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e09d      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033fc:	4b50      	ldr	r3, [pc, #320]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	2380      	movs	r3, #128	; 0x80
 8003402:	049b      	lsls	r3, r3, #18
 8003404:	4013      	ands	r3, r2
 8003406:	d1f0      	bne.n	80033ea <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003408:	4b4d      	ldr	r3, [pc, #308]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	4a51      	ldr	r2, [pc, #324]	; (8003554 <HAL_RCC_OscConfig+0x62c>)
 800340e:	4013      	ands	r3, r2
 8003410:	0019      	movs	r1, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1a      	ldr	r2, [r3, #32]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	431a      	orrs	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003420:	021b      	lsls	r3, r3, #8
 8003422:	431a      	orrs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342e:	431a      	orrs	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003434:	431a      	orrs	r2, r3
 8003436:	4b42      	ldr	r3, [pc, #264]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003438:	430a      	orrs	r2, r1
 800343a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800343c:	4b40      	ldr	r3, [pc, #256]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	4b3f      	ldr	r3, [pc, #252]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003442:	2180      	movs	r1, #128	; 0x80
 8003444:	0449      	lsls	r1, r1, #17
 8003446:	430a      	orrs	r2, r1
 8003448:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800344a:	4b3d      	ldr	r3, [pc, #244]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	4b3c      	ldr	r3, [pc, #240]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003450:	2180      	movs	r1, #128	; 0x80
 8003452:	0549      	lsls	r1, r1, #21
 8003454:	430a      	orrs	r2, r1
 8003456:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003458:	f7fd ffb2 	bl	80013c0 <HAL_GetTick>
 800345c:	0003      	movs	r3, r0
 800345e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003460:	e008      	b.n	8003474 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003462:	f7fd ffad 	bl	80013c0 <HAL_GetTick>
 8003466:	0002      	movs	r2, r0
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b02      	cmp	r3, #2
 800346e:	d901      	bls.n	8003474 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e061      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003474:	4b32      	ldr	r3, [pc, #200]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	2380      	movs	r3, #128	; 0x80
 800347a:	049b      	lsls	r3, r3, #18
 800347c:	4013      	ands	r3, r2
 800347e:	d0f0      	beq.n	8003462 <HAL_RCC_OscConfig+0x53a>
 8003480:	e059      	b.n	8003536 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003482:	4b2f      	ldr	r3, [pc, #188]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	4b2e      	ldr	r3, [pc, #184]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 8003488:	4931      	ldr	r1, [pc, #196]	; (8003550 <HAL_RCC_OscConfig+0x628>)
 800348a:	400a      	ands	r2, r1
 800348c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348e:	f7fd ff97 	bl	80013c0 <HAL_GetTick>
 8003492:	0003      	movs	r3, r0
 8003494:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003498:	f7fd ff92 	bl	80013c0 <HAL_GetTick>
 800349c:	0002      	movs	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e046      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034aa:	4b25      	ldr	r3, [pc, #148]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	2380      	movs	r3, #128	; 0x80
 80034b0:	049b      	lsls	r3, r3, #18
 80034b2:	4013      	ands	r3, r2
 80034b4:	d1f0      	bne.n	8003498 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80034b6:	4b22      	ldr	r3, [pc, #136]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	4b21      	ldr	r3, [pc, #132]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80034bc:	4926      	ldr	r1, [pc, #152]	; (8003558 <HAL_RCC_OscConfig+0x630>)
 80034be:	400a      	ands	r2, r1
 80034c0:	60da      	str	r2, [r3, #12]
 80034c2:	e038      	b.n	8003536 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d101      	bne.n	80034d0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e033      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80034d0:	4b1b      	ldr	r3, [pc, #108]	; (8003540 <HAL_RCC_OscConfig+0x618>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	2203      	movs	r2, #3
 80034da:	401a      	ands	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d126      	bne.n	8003532 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	2270      	movs	r2, #112	; 0x70
 80034e8:	401a      	ands	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d11f      	bne.n	8003532 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	23fe      	movs	r3, #254	; 0xfe
 80034f6:	01db      	lsls	r3, r3, #7
 80034f8:	401a      	ands	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fe:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003500:	429a      	cmp	r2, r3
 8003502:	d116      	bne.n	8003532 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	23f8      	movs	r3, #248	; 0xf8
 8003508:	039b      	lsls	r3, r3, #14
 800350a:	401a      	ands	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003510:	429a      	cmp	r2, r3
 8003512:	d10e      	bne.n	8003532 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	23e0      	movs	r3, #224	; 0xe0
 8003518:	051b      	lsls	r3, r3, #20
 800351a:	401a      	ands	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003520:	429a      	cmp	r2, r3
 8003522:	d106      	bne.n	8003532 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	0f5b      	lsrs	r3, r3, #29
 8003528:	075a      	lsls	r2, r3, #29
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800352e:	429a      	cmp	r2, r3
 8003530:	d001      	beq.n	8003536 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	0018      	movs	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	b008      	add	sp, #32
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40021000 	.word	0x40021000
 8003544:	40007000 	.word	0x40007000
 8003548:	00001388 	.word	0x00001388
 800354c:	efffffff 	.word	0xefffffff
 8003550:	feffffff 	.word	0xfeffffff
 8003554:	11c1808c 	.word	0x11c1808c
 8003558:	eefefffc 	.word	0xeefefffc

0800355c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d101      	bne.n	8003570 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e0e9      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003570:	4b76      	ldr	r3, [pc, #472]	; (800374c <HAL_RCC_ClockConfig+0x1f0>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2207      	movs	r2, #7
 8003576:	4013      	ands	r3, r2
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d91e      	bls.n	80035bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800357e:	4b73      	ldr	r3, [pc, #460]	; (800374c <HAL_RCC_ClockConfig+0x1f0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2207      	movs	r2, #7
 8003584:	4393      	bics	r3, r2
 8003586:	0019      	movs	r1, r3
 8003588:	4b70      	ldr	r3, [pc, #448]	; (800374c <HAL_RCC_ClockConfig+0x1f0>)
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003590:	f7fd ff16 	bl	80013c0 <HAL_GetTick>
 8003594:	0003      	movs	r3, r0
 8003596:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003598:	e009      	b.n	80035ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800359a:	f7fd ff11 	bl	80013c0 <HAL_GetTick>
 800359e:	0002      	movs	r2, r0
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	4a6a      	ldr	r2, [pc, #424]	; (8003750 <HAL_RCC_ClockConfig+0x1f4>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e0ca      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035ae:	4b67      	ldr	r3, [pc, #412]	; (800374c <HAL_RCC_ClockConfig+0x1f0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2207      	movs	r2, #7
 80035b4:	4013      	ands	r3, r2
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d1ee      	bne.n	800359a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2202      	movs	r2, #2
 80035c2:	4013      	ands	r3, r2
 80035c4:	d015      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2204      	movs	r2, #4
 80035cc:	4013      	ands	r3, r2
 80035ce:	d006      	beq.n	80035de <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80035d0:	4b60      	ldr	r3, [pc, #384]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	4b5f      	ldr	r3, [pc, #380]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 80035d6:	21e0      	movs	r1, #224	; 0xe0
 80035d8:	01c9      	lsls	r1, r1, #7
 80035da:	430a      	orrs	r2, r1
 80035dc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035de:	4b5d      	ldr	r3, [pc, #372]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	4a5d      	ldr	r2, [pc, #372]	; (8003758 <HAL_RCC_ClockConfig+0x1fc>)
 80035e4:	4013      	ands	r3, r2
 80035e6:	0019      	movs	r1, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	4b59      	ldr	r3, [pc, #356]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 80035ee:	430a      	orrs	r2, r1
 80035f0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2201      	movs	r2, #1
 80035f8:	4013      	ands	r3, r2
 80035fa:	d057      	beq.n	80036ac <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d107      	bne.n	8003614 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003604:	4b53      	ldr	r3, [pc, #332]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	029b      	lsls	r3, r3, #10
 800360c:	4013      	ands	r3, r2
 800360e:	d12b      	bne.n	8003668 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e097      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b02      	cmp	r3, #2
 800361a:	d107      	bne.n	800362c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800361c:	4b4d      	ldr	r3, [pc, #308]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	2380      	movs	r3, #128	; 0x80
 8003622:	049b      	lsls	r3, r3, #18
 8003624:	4013      	ands	r3, r2
 8003626:	d11f      	bne.n	8003668 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e08b      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d107      	bne.n	8003644 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003634:	4b47      	ldr	r3, [pc, #284]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	2380      	movs	r3, #128	; 0x80
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	4013      	ands	r3, r2
 800363e:	d113      	bne.n	8003668 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e07f      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	2b03      	cmp	r3, #3
 800364a:	d106      	bne.n	800365a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800364c:	4b41      	ldr	r3, [pc, #260]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 800364e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003650:	2202      	movs	r2, #2
 8003652:	4013      	ands	r3, r2
 8003654:	d108      	bne.n	8003668 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e074      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800365a:	4b3e      	ldr	r3, [pc, #248]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 800365c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800365e:	2202      	movs	r2, #2
 8003660:	4013      	ands	r3, r2
 8003662:	d101      	bne.n	8003668 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e06d      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003668:	4b3a      	ldr	r3, [pc, #232]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	2207      	movs	r2, #7
 800366e:	4393      	bics	r3, r2
 8003670:	0019      	movs	r1, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	4b37      	ldr	r3, [pc, #220]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 8003678:	430a      	orrs	r2, r1
 800367a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800367c:	f7fd fea0 	bl	80013c0 <HAL_GetTick>
 8003680:	0003      	movs	r3, r0
 8003682:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003684:	e009      	b.n	800369a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003686:	f7fd fe9b 	bl	80013c0 <HAL_GetTick>
 800368a:	0002      	movs	r2, r0
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	4a2f      	ldr	r2, [pc, #188]	; (8003750 <HAL_RCC_ClockConfig+0x1f4>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d901      	bls.n	800369a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e054      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369a:	4b2e      	ldr	r3, [pc, #184]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	2238      	movs	r2, #56	; 0x38
 80036a0:	401a      	ands	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	00db      	lsls	r3, r3, #3
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d1ec      	bne.n	8003686 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036ac:	4b27      	ldr	r3, [pc, #156]	; (800374c <HAL_RCC_ClockConfig+0x1f0>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2207      	movs	r2, #7
 80036b2:	4013      	ands	r3, r2
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d21e      	bcs.n	80036f8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ba:	4b24      	ldr	r3, [pc, #144]	; (800374c <HAL_RCC_ClockConfig+0x1f0>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2207      	movs	r2, #7
 80036c0:	4393      	bics	r3, r2
 80036c2:	0019      	movs	r1, r3
 80036c4:	4b21      	ldr	r3, [pc, #132]	; (800374c <HAL_RCC_ClockConfig+0x1f0>)
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80036cc:	f7fd fe78 	bl	80013c0 <HAL_GetTick>
 80036d0:	0003      	movs	r3, r0
 80036d2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036d4:	e009      	b.n	80036ea <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d6:	f7fd fe73 	bl	80013c0 <HAL_GetTick>
 80036da:	0002      	movs	r2, r0
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	4a1b      	ldr	r2, [pc, #108]	; (8003750 <HAL_RCC_ClockConfig+0x1f4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e02c      	b.n	8003744 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036ea:	4b18      	ldr	r3, [pc, #96]	; (800374c <HAL_RCC_ClockConfig+0x1f0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2207      	movs	r2, #7
 80036f0:	4013      	ands	r3, r2
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d1ee      	bne.n	80036d6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2204      	movs	r2, #4
 80036fe:	4013      	ands	r3, r2
 8003700:	d009      	beq.n	8003716 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003702:	4b14      	ldr	r3, [pc, #80]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	4a15      	ldr	r2, [pc, #84]	; (800375c <HAL_RCC_ClockConfig+0x200>)
 8003708:	4013      	ands	r3, r2
 800370a:	0019      	movs	r1, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	68da      	ldr	r2, [r3, #12]
 8003710:	4b10      	ldr	r3, [pc, #64]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 8003712:	430a      	orrs	r2, r1
 8003714:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003716:	f000 f829 	bl	800376c <HAL_RCC_GetSysClockFreq>
 800371a:	0001      	movs	r1, r0
 800371c:	4b0d      	ldr	r3, [pc, #52]	; (8003754 <HAL_RCC_ClockConfig+0x1f8>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	0a1b      	lsrs	r3, r3, #8
 8003722:	220f      	movs	r2, #15
 8003724:	401a      	ands	r2, r3
 8003726:	4b0e      	ldr	r3, [pc, #56]	; (8003760 <HAL_RCC_ClockConfig+0x204>)
 8003728:	0092      	lsls	r2, r2, #2
 800372a:	58d3      	ldr	r3, [r2, r3]
 800372c:	221f      	movs	r2, #31
 800372e:	4013      	ands	r3, r2
 8003730:	000a      	movs	r2, r1
 8003732:	40da      	lsrs	r2, r3
 8003734:	4b0b      	ldr	r3, [pc, #44]	; (8003764 <HAL_RCC_ClockConfig+0x208>)
 8003736:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003738:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <HAL_RCC_ClockConfig+0x20c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	0018      	movs	r0, r3
 800373e:	f7fd fde3 	bl	8001308 <HAL_InitTick>
 8003742:	0003      	movs	r3, r0
}
 8003744:	0018      	movs	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	b004      	add	sp, #16
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40022000 	.word	0x40022000
 8003750:	00001388 	.word	0x00001388
 8003754:	40021000 	.word	0x40021000
 8003758:	fffff0ff 	.word	0xfffff0ff
 800375c:	ffff8fff 	.word	0xffff8fff
 8003760:	080065b0 	.word	0x080065b0
 8003764:	20000030 	.word	0x20000030
 8003768:	20000034 	.word	0x20000034

0800376c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003772:	4b3c      	ldr	r3, [pc, #240]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	2238      	movs	r2, #56	; 0x38
 8003778:	4013      	ands	r3, r2
 800377a:	d10f      	bne.n	800379c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800377c:	4b39      	ldr	r3, [pc, #228]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	0adb      	lsrs	r3, r3, #11
 8003782:	2207      	movs	r2, #7
 8003784:	4013      	ands	r3, r2
 8003786:	2201      	movs	r2, #1
 8003788:	409a      	lsls	r2, r3
 800378a:	0013      	movs	r3, r2
 800378c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800378e:	6839      	ldr	r1, [r7, #0]
 8003790:	4835      	ldr	r0, [pc, #212]	; (8003868 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003792:	f7fc fcc1 	bl	8000118 <__udivsi3>
 8003796:	0003      	movs	r3, r0
 8003798:	613b      	str	r3, [r7, #16]
 800379a:	e05d      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800379c:	4b31      	ldr	r3, [pc, #196]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2238      	movs	r2, #56	; 0x38
 80037a2:	4013      	ands	r3, r2
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d102      	bne.n	80037ae <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037a8:	4b30      	ldr	r3, [pc, #192]	; (800386c <HAL_RCC_GetSysClockFreq+0x100>)
 80037aa:	613b      	str	r3, [r7, #16]
 80037ac:	e054      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037ae:	4b2d      	ldr	r3, [pc, #180]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	2238      	movs	r2, #56	; 0x38
 80037b4:	4013      	ands	r3, r2
 80037b6:	2b10      	cmp	r3, #16
 80037b8:	d138      	bne.n	800382c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80037ba:	4b2a      	ldr	r3, [pc, #168]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	2203      	movs	r2, #3
 80037c0:	4013      	ands	r3, r2
 80037c2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037c4:	4b27      	ldr	r3, [pc, #156]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	091b      	lsrs	r3, r3, #4
 80037ca:	2207      	movs	r2, #7
 80037cc:	4013      	ands	r3, r2
 80037ce:	3301      	adds	r3, #1
 80037d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2b03      	cmp	r3, #3
 80037d6:	d10d      	bne.n	80037f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80037d8:	68b9      	ldr	r1, [r7, #8]
 80037da:	4824      	ldr	r0, [pc, #144]	; (800386c <HAL_RCC_GetSysClockFreq+0x100>)
 80037dc:	f7fc fc9c 	bl	8000118 <__udivsi3>
 80037e0:	0003      	movs	r3, r0
 80037e2:	0019      	movs	r1, r3
 80037e4:	4b1f      	ldr	r3, [pc, #124]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	0a1b      	lsrs	r3, r3, #8
 80037ea:	227f      	movs	r2, #127	; 0x7f
 80037ec:	4013      	ands	r3, r2
 80037ee:	434b      	muls	r3, r1
 80037f0:	617b      	str	r3, [r7, #20]
        break;
 80037f2:	e00d      	b.n	8003810 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80037f4:	68b9      	ldr	r1, [r7, #8]
 80037f6:	481c      	ldr	r0, [pc, #112]	; (8003868 <HAL_RCC_GetSysClockFreq+0xfc>)
 80037f8:	f7fc fc8e 	bl	8000118 <__udivsi3>
 80037fc:	0003      	movs	r3, r0
 80037fe:	0019      	movs	r1, r3
 8003800:	4b18      	ldr	r3, [pc, #96]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	0a1b      	lsrs	r3, r3, #8
 8003806:	227f      	movs	r2, #127	; 0x7f
 8003808:	4013      	ands	r3, r2
 800380a:	434b      	muls	r3, r1
 800380c:	617b      	str	r3, [r7, #20]
        break;
 800380e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003810:	4b14      	ldr	r3, [pc, #80]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	0f5b      	lsrs	r3, r3, #29
 8003816:	2207      	movs	r2, #7
 8003818:	4013      	ands	r3, r2
 800381a:	3301      	adds	r3, #1
 800381c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800381e:	6879      	ldr	r1, [r7, #4]
 8003820:	6978      	ldr	r0, [r7, #20]
 8003822:	f7fc fc79 	bl	8000118 <__udivsi3>
 8003826:	0003      	movs	r3, r0
 8003828:	613b      	str	r3, [r7, #16]
 800382a:	e015      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800382c:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	2238      	movs	r2, #56	; 0x38
 8003832:	4013      	ands	r3, r2
 8003834:	2b20      	cmp	r3, #32
 8003836:	d103      	bne.n	8003840 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	021b      	lsls	r3, r3, #8
 800383c:	613b      	str	r3, [r7, #16]
 800383e:	e00b      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003840:	4b08      	ldr	r3, [pc, #32]	; (8003864 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2238      	movs	r2, #56	; 0x38
 8003846:	4013      	ands	r3, r2
 8003848:	2b18      	cmp	r3, #24
 800384a:	d103      	bne.n	8003854 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800384c:	23fa      	movs	r3, #250	; 0xfa
 800384e:	01db      	lsls	r3, r3, #7
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	e001      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003858:	693b      	ldr	r3, [r7, #16]
}
 800385a:	0018      	movs	r0, r3
 800385c:	46bd      	mov	sp, r7
 800385e:	b006      	add	sp, #24
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	40021000 	.word	0x40021000
 8003868:	00f42400 	.word	0x00f42400
 800386c:	007a1200 	.word	0x007a1200

08003870 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003874:	4b02      	ldr	r3, [pc, #8]	; (8003880 <HAL_RCC_GetHCLKFreq+0x10>)
 8003876:	681b      	ldr	r3, [r3, #0]
}
 8003878:	0018      	movs	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	46c0      	nop			; (mov r8, r8)
 8003880:	20000030 	.word	0x20000030

08003884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003884:	b5b0      	push	{r4, r5, r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003888:	f7ff fff2 	bl	8003870 <HAL_RCC_GetHCLKFreq>
 800388c:	0004      	movs	r4, r0
 800388e:	f7ff fb3f 	bl	8002f10 <LL_RCC_GetAPB1Prescaler>
 8003892:	0003      	movs	r3, r0
 8003894:	0b1a      	lsrs	r2, r3, #12
 8003896:	4b05      	ldr	r3, [pc, #20]	; (80038ac <HAL_RCC_GetPCLK1Freq+0x28>)
 8003898:	0092      	lsls	r2, r2, #2
 800389a:	58d3      	ldr	r3, [r2, r3]
 800389c:	221f      	movs	r2, #31
 800389e:	4013      	ands	r3, r2
 80038a0:	40dc      	lsrs	r4, r3
 80038a2:	0023      	movs	r3, r4
}
 80038a4:	0018      	movs	r0, r3
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bdb0      	pop	{r4, r5, r7, pc}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	080065f0 	.word	0x080065f0

080038b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80038b8:	2313      	movs	r3, #19
 80038ba:	18fb      	adds	r3, r7, r3
 80038bc:	2200      	movs	r2, #0
 80038be:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038c0:	2312      	movs	r3, #18
 80038c2:	18fb      	adds	r3, r7, r3
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	2380      	movs	r3, #128	; 0x80
 80038ce:	029b      	lsls	r3, r3, #10
 80038d0:	4013      	ands	r3, r2
 80038d2:	d100      	bne.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80038d4:	e0a3      	b.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038d6:	2011      	movs	r0, #17
 80038d8:	183b      	adds	r3, r7, r0
 80038da:	2200      	movs	r2, #0
 80038dc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038de:	4ba5      	ldr	r3, [pc, #660]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038e2:	2380      	movs	r3, #128	; 0x80
 80038e4:	055b      	lsls	r3, r3, #21
 80038e6:	4013      	ands	r3, r2
 80038e8:	d110      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ea:	4ba2      	ldr	r3, [pc, #648]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038ee:	4ba1      	ldr	r3, [pc, #644]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038f0:	2180      	movs	r1, #128	; 0x80
 80038f2:	0549      	lsls	r1, r1, #21
 80038f4:	430a      	orrs	r2, r1
 80038f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80038f8:	4b9e      	ldr	r3, [pc, #632]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038fc:	2380      	movs	r3, #128	; 0x80
 80038fe:	055b      	lsls	r3, r3, #21
 8003900:	4013      	ands	r3, r2
 8003902:	60bb      	str	r3, [r7, #8]
 8003904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003906:	183b      	adds	r3, r7, r0
 8003908:	2201      	movs	r2, #1
 800390a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800390c:	4b9a      	ldr	r3, [pc, #616]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	4b99      	ldr	r3, [pc, #612]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003912:	2180      	movs	r1, #128	; 0x80
 8003914:	0049      	lsls	r1, r1, #1
 8003916:	430a      	orrs	r2, r1
 8003918:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800391a:	f7fd fd51 	bl	80013c0 <HAL_GetTick>
 800391e:	0003      	movs	r3, r0
 8003920:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003922:	e00b      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003924:	f7fd fd4c 	bl	80013c0 <HAL_GetTick>
 8003928:	0002      	movs	r2, r0
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d904      	bls.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003932:	2313      	movs	r3, #19
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	2203      	movs	r2, #3
 8003938:	701a      	strb	r2, [r3, #0]
        break;
 800393a:	e005      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800393c:	4b8e      	ldr	r3, [pc, #568]	; (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	2380      	movs	r3, #128	; 0x80
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	4013      	ands	r3, r2
 8003946:	d0ed      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003948:	2313      	movs	r3, #19
 800394a:	18fb      	adds	r3, r7, r3
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d154      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003952:	4b88      	ldr	r3, [pc, #544]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003954:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003956:	23c0      	movs	r3, #192	; 0xc0
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4013      	ands	r3, r2
 800395c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d019      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003968:	697a      	ldr	r2, [r7, #20]
 800396a:	429a      	cmp	r2, r3
 800396c:	d014      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800396e:	4b81      	ldr	r3, [pc, #516]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003972:	4a82      	ldr	r2, [pc, #520]	; (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003974:	4013      	ands	r3, r2
 8003976:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003978:	4b7e      	ldr	r3, [pc, #504]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800397a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800397c:	4b7d      	ldr	r3, [pc, #500]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800397e:	2180      	movs	r1, #128	; 0x80
 8003980:	0249      	lsls	r1, r1, #9
 8003982:	430a      	orrs	r2, r1
 8003984:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003986:	4b7b      	ldr	r3, [pc, #492]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003988:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800398a:	4b7a      	ldr	r3, [pc, #488]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800398c:	497c      	ldr	r1, [pc, #496]	; (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800398e:	400a      	ands	r2, r1
 8003990:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003992:	4b78      	ldr	r3, [pc, #480]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	2201      	movs	r2, #1
 800399c:	4013      	ands	r3, r2
 800399e:	d016      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a0:	f7fd fd0e 	bl	80013c0 <HAL_GetTick>
 80039a4:	0003      	movs	r3, r0
 80039a6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039a8:	e00c      	b.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039aa:	f7fd fd09 	bl	80013c0 <HAL_GetTick>
 80039ae:	0002      	movs	r2, r0
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	4a73      	ldr	r2, [pc, #460]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d904      	bls.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80039ba:	2313      	movs	r3, #19
 80039bc:	18fb      	adds	r3, r7, r3
 80039be:	2203      	movs	r2, #3
 80039c0:	701a      	strb	r2, [r3, #0]
            break;
 80039c2:	e004      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039c4:	4b6b      	ldr	r3, [pc, #428]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c8:	2202      	movs	r2, #2
 80039ca:	4013      	ands	r3, r2
 80039cc:	d0ed      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80039ce:	2313      	movs	r3, #19
 80039d0:	18fb      	adds	r3, r7, r3
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10a      	bne.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039d8:	4b66      	ldr	r3, [pc, #408]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039dc:	4a67      	ldr	r2, [pc, #412]	; (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80039de:	4013      	ands	r3, r2
 80039e0:	0019      	movs	r1, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039e6:	4b63      	ldr	r3, [pc, #396]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039e8:	430a      	orrs	r2, r1
 80039ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80039ec:	e00c      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039ee:	2312      	movs	r3, #18
 80039f0:	18fb      	adds	r3, r7, r3
 80039f2:	2213      	movs	r2, #19
 80039f4:	18ba      	adds	r2, r7, r2
 80039f6:	7812      	ldrb	r2, [r2, #0]
 80039f8:	701a      	strb	r2, [r3, #0]
 80039fa:	e005      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039fc:	2312      	movs	r3, #18
 80039fe:	18fb      	adds	r3, r7, r3
 8003a00:	2213      	movs	r2, #19
 8003a02:	18ba      	adds	r2, r7, r2
 8003a04:	7812      	ldrb	r2, [r2, #0]
 8003a06:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a08:	2311      	movs	r3, #17
 8003a0a:	18fb      	adds	r3, r7, r3
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d105      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a12:	4b58      	ldr	r3, [pc, #352]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a16:	4b57      	ldr	r3, [pc, #348]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a18:	495b      	ldr	r1, [pc, #364]	; (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003a1a:	400a      	ands	r2, r1
 8003a1c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2201      	movs	r2, #1
 8003a24:	4013      	ands	r3, r2
 8003a26:	d009      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a28:	4b52      	ldr	r3, [pc, #328]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2c:	2203      	movs	r2, #3
 8003a2e:	4393      	bics	r3, r2
 8003a30:	0019      	movs	r1, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	4b4f      	ldr	r3, [pc, #316]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2210      	movs	r2, #16
 8003a42:	4013      	ands	r3, r2
 8003a44:	d009      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a46:	4b4b      	ldr	r3, [pc, #300]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a4a:	4a50      	ldr	r2, [pc, #320]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	0019      	movs	r1, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	4b47      	ldr	r3, [pc, #284]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a56:	430a      	orrs	r2, r1
 8003a58:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	2380      	movs	r3, #128	; 0x80
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	4013      	ands	r3, r2
 8003a64:	d009      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a66:	4b43      	ldr	r3, [pc, #268]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a6a:	4a49      	ldr	r2, [pc, #292]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	0019      	movs	r1, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	695a      	ldr	r2, [r3, #20]
 8003a74:	4b3f      	ldr	r3, [pc, #252]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a76:	430a      	orrs	r2, r1
 8003a78:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	2380      	movs	r3, #128	; 0x80
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	4013      	ands	r3, r2
 8003a84:	d009      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a86:	4b3b      	ldr	r3, [pc, #236]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a8a:	4a42      	ldr	r2, [pc, #264]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	0019      	movs	r1, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	699a      	ldr	r2, [r3, #24]
 8003a94:	4b37      	ldr	r3, [pc, #220]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a96:	430a      	orrs	r2, r1
 8003a98:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	d009      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003aa4:	4b33      	ldr	r3, [pc, #204]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa8:	4a3b      	ldr	r2, [pc, #236]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003aaa:	4013      	ands	r3, r2
 8003aac:	0019      	movs	r1, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	68da      	ldr	r2, [r3, #12]
 8003ab2:	4b30      	ldr	r3, [pc, #192]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	2380      	movs	r3, #128	; 0x80
 8003abe:	01db      	lsls	r3, r3, #7
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	d015      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ac4:	4b2b      	ldr	r3, [pc, #172]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	0899      	lsrs	r1, r3, #2
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69da      	ldr	r2, [r3, #28]
 8003ad0:	4b28      	ldr	r3, [pc, #160]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	69da      	ldr	r2, [r3, #28]
 8003ada:	2380      	movs	r3, #128	; 0x80
 8003adc:	05db      	lsls	r3, r3, #23
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d106      	bne.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003ae2:	4b24      	ldr	r3, [pc, #144]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ae4:	68da      	ldr	r2, [r3, #12]
 8003ae6:	4b23      	ldr	r3, [pc, #140]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ae8:	2180      	movs	r1, #128	; 0x80
 8003aea:	0249      	lsls	r1, r1, #9
 8003aec:	430a      	orrs	r2, r1
 8003aee:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	2380      	movs	r3, #128	; 0x80
 8003af6:	039b      	lsls	r3, r3, #14
 8003af8:	4013      	ands	r3, r2
 8003afa:	d016      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003afc:	4b1d      	ldr	r3, [pc, #116]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b00:	4a26      	ldr	r2, [pc, #152]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003b02:	4013      	ands	r3, r2
 8003b04:	0019      	movs	r1, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a1a      	ldr	r2, [r3, #32]
 8003b0a:	4b1a      	ldr	r3, [pc, #104]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a1a      	ldr	r2, [r3, #32]
 8003b14:	2380      	movs	r3, #128	; 0x80
 8003b16:	03db      	lsls	r3, r3, #15
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d106      	bne.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003b1c:	4b15      	ldr	r3, [pc, #84]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b1e:	68da      	ldr	r2, [r3, #12]
 8003b20:	4b14      	ldr	r3, [pc, #80]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b22:	2180      	movs	r1, #128	; 0x80
 8003b24:	0449      	lsls	r1, r1, #17
 8003b26:	430a      	orrs	r2, r1
 8003b28:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	2380      	movs	r3, #128	; 0x80
 8003b30:	011b      	lsls	r3, r3, #4
 8003b32:	4013      	ands	r3, r2
 8003b34:	d016      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003b36:	4b0f      	ldr	r3, [pc, #60]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b3a:	4a19      	ldr	r2, [pc, #100]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	0019      	movs	r1, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	691a      	ldr	r2, [r3, #16]
 8003b44:	4b0b      	ldr	r3, [pc, #44]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b46:	430a      	orrs	r2, r1
 8003b48:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691a      	ldr	r2, [r3, #16]
 8003b4e:	2380      	movs	r3, #128	; 0x80
 8003b50:	01db      	lsls	r3, r3, #7
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d106      	bne.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003b56:	4b07      	ldr	r3, [pc, #28]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b58:	68da      	ldr	r2, [r3, #12]
 8003b5a:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b5c:	2180      	movs	r1, #128	; 0x80
 8003b5e:	0249      	lsls	r1, r1, #9
 8003b60:	430a      	orrs	r2, r1
 8003b62:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003b64:	2312      	movs	r3, #18
 8003b66:	18fb      	adds	r3, r7, r3
 8003b68:	781b      	ldrb	r3, [r3, #0]
}
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	b006      	add	sp, #24
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	46c0      	nop			; (mov r8, r8)
 8003b74:	40021000 	.word	0x40021000
 8003b78:	40007000 	.word	0x40007000
 8003b7c:	fffffcff 	.word	0xfffffcff
 8003b80:	fffeffff 	.word	0xfffeffff
 8003b84:	00001388 	.word	0x00001388
 8003b88:	efffffff 	.word	0xefffffff
 8003b8c:	fffff3ff 	.word	0xfffff3ff
 8003b90:	fff3ffff 	.word	0xfff3ffff
 8003b94:	ffcfffff 	.word	0xffcfffff
 8003b98:	ffffcfff 	.word	0xffffcfff
 8003b9c:	ffbfffff 	.word	0xffbfffff
 8003ba0:	ffff3fff 	.word	0xffff3fff

08003ba4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003ba4:	b5b0      	push	{r4, r5, r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003bac:	230f      	movs	r3, #15
 8003bae:	18fb      	adds	r3, r7, r3
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d100      	bne.n	8003bbc <HAL_RTC_Init+0x18>
 8003bba:	e08c      	b.n	8003cd6 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2229      	movs	r2, #41	; 0x29
 8003bc0:	5c9b      	ldrb	r3, [r3, r2]
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d10b      	bne.n	8003be0 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2228      	movs	r2, #40	; 0x28
 8003bcc:	2100      	movs	r1, #0
 8003bce:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2288      	movs	r2, #136	; 0x88
 8003bd4:	0212      	lsls	r2, r2, #8
 8003bd6:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	0018      	movs	r0, r3
 8003bdc:	f7fd f9b2 	bl	8000f44 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2229      	movs	r2, #41	; 0x29
 8003be4:	2102      	movs	r1, #2
 8003be6:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	2210      	movs	r2, #16
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	2b10      	cmp	r3, #16
 8003bf4:	d062      	beq.n	8003cbc <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	22ca      	movs	r2, #202	; 0xca
 8003bfc:	625a      	str	r2, [r3, #36]	; 0x24
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2253      	movs	r2, #83	; 0x53
 8003c04:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003c06:	250f      	movs	r5, #15
 8003c08:	197c      	adds	r4, r7, r5
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	0018      	movs	r0, r3
 8003c0e:	f000 fd5a 	bl	80046c6 <RTC_EnterInitMode>
 8003c12:	0003      	movs	r3, r0
 8003c14:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8003c16:	0028      	movs	r0, r5
 8003c18:	183b      	adds	r3, r7, r0
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d12c      	bne.n	8003c7a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699a      	ldr	r2, [r3, #24]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	492e      	ldr	r1, [pc, #184]	; (8003ce4 <HAL_RTC_Init+0x140>)
 8003c2c:	400a      	ands	r2, r1
 8003c2e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6999      	ldr	r1, [r3, #24]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	69db      	ldr	r3, [r3, #28]
 8003c44:	431a      	orrs	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	6912      	ldr	r2, [r2, #16]
 8003c56:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	6919      	ldr	r1, [r3, #16]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	041a      	lsls	r2, r3, #16
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003c6c:	183c      	adds	r4, r7, r0
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	0018      	movs	r0, r3
 8003c72:	f000 fd6b 	bl	800474c <RTC_ExitInitMode>
 8003c76:	0003      	movs	r3, r0
 8003c78:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8003c7a:	230f      	movs	r3, #15
 8003c7c:	18fb      	adds	r3, r7, r3
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d116      	bne.n	8003cb2 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699a      	ldr	r2, [r3, #24]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	00d2      	lsls	r2, r2, #3
 8003c90:	08d2      	lsrs	r2, r2, #3
 8003c92:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6999      	ldr	r1, [r3, #24]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	431a      	orrs	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	22ff      	movs	r2, #255	; 0xff
 8003cb8:	625a      	str	r2, [r3, #36]	; 0x24
 8003cba:	e003      	b.n	8003cc4 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003cbc:	230f      	movs	r3, #15
 8003cbe:	18fb      	adds	r3, r7, r3
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8003cc4:	230f      	movs	r3, #15
 8003cc6:	18fb      	adds	r3, r7, r3
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d103      	bne.n	8003cd6 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2229      	movs	r2, #41	; 0x29
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8003cd6:	230f      	movs	r3, #15
 8003cd8:	18fb      	adds	r3, r7, r3
 8003cda:	781b      	ldrb	r3, [r3, #0]
}
 8003cdc:	0018      	movs	r0, r3
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	b004      	add	sp, #16
 8003ce2:	bdb0      	pop	{r4, r5, r7, pc}
 8003ce4:	fb8fffbf 	.word	0xfb8fffbf

08003ce8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003ce8:	b5b0      	push	{r4, r5, r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2228      	movs	r2, #40	; 0x28
 8003cf8:	5c9b      	ldrb	r3, [r3, r2]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d101      	bne.n	8003d02 <HAL_RTC_SetTime+0x1a>
 8003cfe:	2302      	movs	r3, #2
 8003d00:	e092      	b.n	8003e28 <HAL_RTC_SetTime+0x140>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2228      	movs	r2, #40	; 0x28
 8003d06:	2101      	movs	r1, #1
 8003d08:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2229      	movs	r2, #41	; 0x29
 8003d0e:	2102      	movs	r1, #2
 8003d10:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	22ca      	movs	r2, #202	; 0xca
 8003d18:	625a      	str	r2, [r3, #36]	; 0x24
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2253      	movs	r2, #83	; 0x53
 8003d20:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003d22:	2513      	movs	r5, #19
 8003d24:	197c      	adds	r4, r7, r5
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f000 fccc 	bl	80046c6 <RTC_EnterInitMode>
 8003d2e:	0003      	movs	r3, r0
 8003d30:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003d32:	197b      	adds	r3, r7, r5
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d162      	bne.n	8003e00 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d125      	bne.n	8003d8c <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	2240      	movs	r2, #64	; 0x40
 8003d48:	4013      	ands	r3, r2
 8003d4a:	d102      	bne.n	8003d52 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	0018      	movs	r0, r3
 8003d58:	f000 fd3c 	bl	80047d4 <RTC_ByteToBcd2>
 8003d5c:	0003      	movs	r3, r0
 8003d5e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	785b      	ldrb	r3, [r3, #1]
 8003d64:	0018      	movs	r0, r3
 8003d66:	f000 fd35 	bl	80047d4 <RTC_ByteToBcd2>
 8003d6a:	0003      	movs	r3, r0
 8003d6c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d6e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	789b      	ldrb	r3, [r3, #2]
 8003d74:	0018      	movs	r0, r3
 8003d76:	f000 fd2d 	bl	80047d4 <RTC_ByteToBcd2>
 8003d7a:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003d7c:	0022      	movs	r2, r4
 8003d7e:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	78db      	ldrb	r3, [r3, #3]
 8003d84:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d86:	4313      	orrs	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	e017      	b.n	8003dbc <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	2240      	movs	r2, #64	; 0x40
 8003d94:	4013      	ands	r3, r2
 8003d96:	d102      	bne.n	8003d9e <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	785b      	ldrb	r3, [r3, #1]
 8003da8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003daa:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003db0:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	78db      	ldrb	r3, [r3, #3]
 8003db6:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003db8:	4313      	orrs	r3, r2
 8003dba:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	491b      	ldr	r1, [pc, #108]	; (8003e30 <HAL_RTC_SetTime+0x148>)
 8003dc4:	400a      	ands	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	699a      	ldr	r2, [r3, #24]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4918      	ldr	r1, [pc, #96]	; (8003e34 <HAL_RTC_SetTime+0x14c>)
 8003dd4:	400a      	ands	r2, r1
 8003dd6:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6999      	ldr	r1, [r3, #24]
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	431a      	orrs	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003df0:	2313      	movs	r3, #19
 8003df2:	18fc      	adds	r4, r7, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	0018      	movs	r0, r3
 8003df8:	f000 fca8 	bl	800474c <RTC_ExitInitMode>
 8003dfc:	0003      	movs	r3, r0
 8003dfe:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	22ff      	movs	r2, #255	; 0xff
 8003e06:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8003e08:	2313      	movs	r3, #19
 8003e0a:	18fb      	adds	r3, r7, r3
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d103      	bne.n	8003e1a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2229      	movs	r2, #41	; 0x29
 8003e16:	2101      	movs	r1, #1
 8003e18:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2228      	movs	r2, #40	; 0x28
 8003e1e:	2100      	movs	r1, #0
 8003e20:	5499      	strb	r1, [r3, r2]

  return status;
 8003e22:	2313      	movs	r3, #19
 8003e24:	18fb      	adds	r3, r7, r3
 8003e26:	781b      	ldrb	r3, [r3, #0]
}
 8003e28:	0018      	movs	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b006      	add	sp, #24
 8003e2e:	bdb0      	pop	{r4, r5, r7, pc}
 8003e30:	007f7f7f 	.word	0x007f7f7f
 8003e34:	fffbffff 	.word	0xfffbffff

08003e38 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b086      	sub	sp, #24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	045b      	lsls	r3, r3, #17
 8003e56:	0c5a      	lsrs	r2, r3, #17
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a22      	ldr	r2, [pc, #136]	; (8003eec <HAL_RTC_GetTime+0xb4>)
 8003e64:	4013      	ands	r3, r2
 8003e66:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	0c1b      	lsrs	r3, r3, #16
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	223f      	movs	r2, #63	; 0x3f
 8003e70:	4013      	ands	r3, r2
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	0a1b      	lsrs	r3, r3, #8
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	227f      	movs	r2, #127	; 0x7f
 8003e80:	4013      	ands	r3, r2
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	227f      	movs	r2, #127	; 0x7f
 8003e8e:	4013      	ands	r3, r2
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	0d9b      	lsrs	r3, r3, #22
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	b2da      	uxtb	r2, r3
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d11a      	bne.n	8003ee2 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	f000 fcb7 	bl	8004824 <RTC_Bcd2ToByte>
 8003eb6:	0003      	movs	r3, r0
 8003eb8:	001a      	movs	r2, r3
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	785b      	ldrb	r3, [r3, #1]
 8003ec2:	0018      	movs	r0, r3
 8003ec4:	f000 fcae 	bl	8004824 <RTC_Bcd2ToByte>
 8003ec8:	0003      	movs	r3, r0
 8003eca:	001a      	movs	r2, r3
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	789b      	ldrb	r3, [r3, #2]
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f000 fca5 	bl	8004824 <RTC_Bcd2ToByte>
 8003eda:	0003      	movs	r3, r0
 8003edc:	001a      	movs	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	0018      	movs	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	b006      	add	sp, #24
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	007f7f7f 	.word	0x007f7f7f

08003ef0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ef0:	b5b0      	push	{r4, r5, r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2228      	movs	r2, #40	; 0x28
 8003f00:	5c9b      	ldrb	r3, [r3, r2]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d101      	bne.n	8003f0a <HAL_RTC_SetDate+0x1a>
 8003f06:	2302      	movs	r3, #2
 8003f08:	e07e      	b.n	8004008 <HAL_RTC_SetDate+0x118>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2228      	movs	r2, #40	; 0x28
 8003f0e:	2101      	movs	r1, #1
 8003f10:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2229      	movs	r2, #41	; 0x29
 8003f16:	2102      	movs	r1, #2
 8003f18:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10e      	bne.n	8003f3e <HAL_RTC_SetDate+0x4e>
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	785b      	ldrb	r3, [r3, #1]
 8003f24:	001a      	movs	r2, r3
 8003f26:	2310      	movs	r3, #16
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d008      	beq.n	8003f3e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	785b      	ldrb	r3, [r3, #1]
 8003f30:	2210      	movs	r2, #16
 8003f32:	4393      	bics	r3, r2
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	330a      	adds	r3, #10
 8003f38:	b2da      	uxtb	r2, r3
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d11c      	bne.n	8003f7e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	78db      	ldrb	r3, [r3, #3]
 8003f48:	0018      	movs	r0, r3
 8003f4a:	f000 fc43 	bl	80047d4 <RTC_ByteToBcd2>
 8003f4e:	0003      	movs	r3, r0
 8003f50:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	785b      	ldrb	r3, [r3, #1]
 8003f56:	0018      	movs	r0, r3
 8003f58:	f000 fc3c 	bl	80047d4 <RTC_ByteToBcd2>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003f60:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	789b      	ldrb	r3, [r3, #2]
 8003f66:	0018      	movs	r0, r3
 8003f68:	f000 fc34 	bl	80047d4 <RTC_ByteToBcd2>
 8003f6c:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003f6e:	0022      	movs	r2, r4
 8003f70:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	617b      	str	r3, [r7, #20]
 8003f7c:	e00e      	b.n	8003f9c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	78db      	ldrb	r3, [r3, #3]
 8003f82:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	785b      	ldrb	r3, [r3, #1]
 8003f88:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003f8a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003f90:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	22ca      	movs	r2, #202	; 0xca
 8003fa2:	625a      	str	r2, [r3, #36]	; 0x24
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2253      	movs	r2, #83	; 0x53
 8003faa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003fac:	2513      	movs	r5, #19
 8003fae:	197c      	adds	r4, r7, r5
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f000 fb87 	bl	80046c6 <RTC_EnterInitMode>
 8003fb8:	0003      	movs	r3, r0
 8003fba:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003fbc:	0028      	movs	r0, r5
 8003fbe:	183b      	adds	r3, r7, r0
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10c      	bne.n	8003fe0 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	697a      	ldr	r2, [r7, #20]
 8003fcc:	4910      	ldr	r1, [pc, #64]	; (8004010 <HAL_RTC_SetDate+0x120>)
 8003fce:	400a      	ands	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003fd2:	183c      	adds	r4, r7, r0
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	f000 fbb8 	bl	800474c <RTC_ExitInitMode>
 8003fdc:	0003      	movs	r3, r0
 8003fde:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	22ff      	movs	r2, #255	; 0xff
 8003fe6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003fe8:	2313      	movs	r3, #19
 8003fea:	18fb      	adds	r3, r7, r3
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d103      	bne.n	8003ffa <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2229      	movs	r2, #41	; 0x29
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2228      	movs	r2, #40	; 0x28
 8003ffe:	2100      	movs	r1, #0
 8004000:	5499      	strb	r1, [r3, r2]

  return status;
 8004002:	2313      	movs	r3, #19
 8004004:	18fb      	adds	r3, r7, r3
 8004006:	781b      	ldrb	r3, [r3, #0]
}
 8004008:	0018      	movs	r0, r3
 800400a:	46bd      	mov	sp, r7
 800400c:	b006      	add	sp, #24
 800400e:	bdb0      	pop	{r4, r5, r7, pc}
 8004010:	00ffff3f 	.word	0x00ffff3f

08004014 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b086      	sub	sp, #24
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	4a21      	ldr	r2, [pc, #132]	; (80040ac <HAL_RTC_GetDate+0x98>)
 8004028:	4013      	ands	r3, r2
 800402a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	0c1b      	lsrs	r3, r3, #16
 8004030:	b2da      	uxtb	r2, r3
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	0a1b      	lsrs	r3, r3, #8
 800403a:	b2db      	uxtb	r3, r3
 800403c:	221f      	movs	r2, #31
 800403e:	4013      	ands	r3, r2
 8004040:	b2da      	uxtb	r2, r3
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	b2db      	uxtb	r3, r3
 800404a:	223f      	movs	r2, #63	; 0x3f
 800404c:	4013      	ands	r3, r2
 800404e:	b2da      	uxtb	r2, r3
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	0b5b      	lsrs	r3, r3, #13
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2207      	movs	r2, #7
 800405c:	4013      	ands	r3, r2
 800405e:	b2da      	uxtb	r2, r3
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d11a      	bne.n	80040a0 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	78db      	ldrb	r3, [r3, #3]
 800406e:	0018      	movs	r0, r3
 8004070:	f000 fbd8 	bl	8004824 <RTC_Bcd2ToByte>
 8004074:	0003      	movs	r3, r0
 8004076:	001a      	movs	r2, r3
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	785b      	ldrb	r3, [r3, #1]
 8004080:	0018      	movs	r0, r3
 8004082:	f000 fbcf 	bl	8004824 <RTC_Bcd2ToByte>
 8004086:	0003      	movs	r3, r0
 8004088:	001a      	movs	r2, r3
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	789b      	ldrb	r3, [r3, #2]
 8004092:	0018      	movs	r0, r3
 8004094:	f000 fbc6 	bl	8004824 <RTC_Bcd2ToByte>
 8004098:	0003      	movs	r3, r0
 800409a:	001a      	movs	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	0018      	movs	r0, r3
 80040a4:	46bd      	mov	sp, r7
 80040a6:	b006      	add	sp, #24
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	46c0      	nop			; (mov r8, r8)
 80040ac:	00ffff3f 	.word	0x00ffff3f

080040b0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80040b0:	b590      	push	{r4, r7, lr}
 80040b2:	b089      	sub	sp, #36	; 0x24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2228      	movs	r2, #40	; 0x28
 80040c0:	5c9b      	ldrb	r3, [r3, r2]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d101      	bne.n	80040ca <HAL_RTC_SetAlarm_IT+0x1a>
 80040c6:	2302      	movs	r3, #2
 80040c8:	e127      	b.n	800431a <HAL_RTC_SetAlarm_IT+0x26a>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2228      	movs	r2, #40	; 0x28
 80040ce:	2101      	movs	r1, #1
 80040d0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2229      	movs	r2, #41	; 0x29
 80040d6:	2102      	movs	r1, #2
 80040d8:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d136      	bne.n	800414e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	2240      	movs	r2, #64	; 0x40
 80040e8:	4013      	ands	r3, r2
 80040ea:	d102      	bne.n	80040f2 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2200      	movs	r2, #0
 80040f0:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	0018      	movs	r0, r3
 80040f8:	f000 fb6c 	bl	80047d4 <RTC_ByteToBcd2>
 80040fc:	0003      	movs	r3, r0
 80040fe:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	785b      	ldrb	r3, [r3, #1]
 8004104:	0018      	movs	r0, r3
 8004106:	f000 fb65 	bl	80047d4 <RTC_ByteToBcd2>
 800410a:	0003      	movs	r3, r0
 800410c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800410e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	789b      	ldrb	r3, [r3, #2]
 8004114:	0018      	movs	r0, r3
 8004116:	f000 fb5d 	bl	80047d4 <RTC_ByteToBcd2>
 800411a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800411c:	0022      	movs	r2, r4
 800411e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	78db      	ldrb	r3, [r3, #3]
 8004124:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004126:	431a      	orrs	r2, r3
 8004128:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	2220      	movs	r2, #32
 800412e:	5c9b      	ldrb	r3, [r3, r2]
 8004130:	0018      	movs	r0, r3
 8004132:	f000 fb4f 	bl	80047d4 <RTC_ByteToBcd2>
 8004136:	0003      	movs	r3, r0
 8004138:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800413a:	0022      	movs	r2, r4
 800413c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004142:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004148:	4313      	orrs	r3, r2
 800414a:	61fb      	str	r3, [r7, #28]
 800414c:	e022      	b.n	8004194 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	2240      	movs	r2, #64	; 0x40
 8004156:	4013      	ands	r3, r2
 8004158:	d102      	bne.n	8004160 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2200      	movs	r2, #0
 800415e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	785b      	ldrb	r3, [r3, #1]
 800416a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800416c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800416e:	68ba      	ldr	r2, [r7, #8]
 8004170:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004172:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	78db      	ldrb	r3, [r3, #3]
 8004178:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800417a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	2120      	movs	r1, #32
 8004180:	5c5b      	ldrb	r3, [r3, r1]
 8004182:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004184:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800418a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004190:	4313      	orrs	r3, r2
 8004192:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	4313      	orrs	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	22ca      	movs	r2, #202	; 0xca
 80041a6:	625a      	str	r2, [r3, #36]	; 0x24
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2253      	movs	r2, #83	; 0x53
 80041ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041b4:	2380      	movs	r3, #128	; 0x80
 80041b6:	005b      	lsls	r3, r3, #1
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d14c      	bne.n	8004256 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	699a      	ldr	r2, [r3, #24]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4957      	ldr	r1, [pc, #348]	; (8004324 <HAL_RTC_SetAlarm_IT+0x274>)
 80041c8:	400a      	ands	r2, r1
 80041ca:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2101      	movs	r1, #1
 80041d8:	430a      	orrs	r2, r1
 80041da:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80041dc:	f7fd f8f0 	bl	80013c0 <HAL_GetTick>
 80041e0:	0003      	movs	r3, r0
 80041e2:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80041e4:	e016      	b.n	8004214 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80041e6:	f7fd f8eb 	bl	80013c0 <HAL_GetTick>
 80041ea:	0002      	movs	r2, r0
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	1ad2      	subs	r2, r2, r3
 80041f0:	23fa      	movs	r3, #250	; 0xfa
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d90d      	bls.n	8004214 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	22ff      	movs	r2, #255	; 0xff
 80041fe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2229      	movs	r2, #41	; 0x29
 8004204:	2103      	movs	r1, #3
 8004206:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2228      	movs	r2, #40	; 0x28
 800420c:	2100      	movs	r1, #0
 800420e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e082      	b.n	800431a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	2201      	movs	r2, #1
 800421c:	4013      	ands	r3, r2
 800421e:	d0e2      	beq.n	80041e6 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	69fa      	ldr	r2, [r7, #28]
 8004226:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699a      	ldr	r2, [r3, #24]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2180      	movs	r1, #128	; 0x80
 800423c:	0049      	lsls	r1, r1, #1
 800423e:	430a      	orrs	r2, r1
 8004240:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	699a      	ldr	r2, [r3, #24]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2180      	movs	r1, #128	; 0x80
 800424e:	0149      	lsls	r1, r1, #5
 8004250:	430a      	orrs	r2, r1
 8004252:	619a      	str	r2, [r3, #24]
 8004254:	e04b      	b.n	80042ee <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	699a      	ldr	r2, [r3, #24]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4931      	ldr	r1, [pc, #196]	; (8004328 <HAL_RTC_SetAlarm_IT+0x278>)
 8004262:	400a      	ands	r2, r1
 8004264:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2102      	movs	r1, #2
 8004272:	430a      	orrs	r2, r1
 8004274:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8004276:	f7fd f8a3 	bl	80013c0 <HAL_GetTick>
 800427a:	0003      	movs	r3, r0
 800427c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800427e:	e016      	b.n	80042ae <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004280:	f7fd f89e 	bl	80013c0 <HAL_GetTick>
 8004284:	0002      	movs	r2, r0
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	1ad2      	subs	r2, r2, r3
 800428a:	23fa      	movs	r3, #250	; 0xfa
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	429a      	cmp	r2, r3
 8004290:	d90d      	bls.n	80042ae <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	22ff      	movs	r2, #255	; 0xff
 8004298:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2229      	movs	r2, #41	; 0x29
 800429e:	2103      	movs	r1, #3
 80042a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2228      	movs	r2, #40	; 0x28
 80042a6:	2100      	movs	r1, #0
 80042a8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e035      	b.n	800431a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	2202      	movs	r2, #2
 80042b6:	4013      	ands	r3, r2
 80042b8:	d0e2      	beq.n	8004280 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	69fa      	ldr	r2, [r7, #28]
 80042c0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	69ba      	ldr	r2, [r7, #24]
 80042c8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	699a      	ldr	r2, [r3, #24]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2180      	movs	r1, #128	; 0x80
 80042d6:	0089      	lsls	r1, r1, #2
 80042d8:	430a      	orrs	r2, r1
 80042da:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699a      	ldr	r2, [r3, #24]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2180      	movs	r1, #128	; 0x80
 80042e8:	0189      	lsls	r1, r1, #6
 80042ea:	430a      	orrs	r2, r1
 80042ec:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80042ee:	4a0f      	ldr	r2, [pc, #60]	; (800432c <HAL_RTC_SetAlarm_IT+0x27c>)
 80042f0:	2380      	movs	r3, #128	; 0x80
 80042f2:	58d3      	ldr	r3, [r2, r3]
 80042f4:	490d      	ldr	r1, [pc, #52]	; (800432c <HAL_RTC_SetAlarm_IT+0x27c>)
 80042f6:	2280      	movs	r2, #128	; 0x80
 80042f8:	0312      	lsls	r2, r2, #12
 80042fa:	4313      	orrs	r3, r2
 80042fc:	2280      	movs	r2, #128	; 0x80
 80042fe:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	22ff      	movs	r2, #255	; 0xff
 8004306:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2229      	movs	r2, #41	; 0x29
 800430c:	2101      	movs	r1, #1
 800430e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2228      	movs	r2, #40	; 0x28
 8004314:	2100      	movs	r1, #0
 8004316:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	0018      	movs	r0, r3
 800431c:	46bd      	mov	sp, r7
 800431e:	b009      	add	sp, #36	; 0x24
 8004320:	bd90      	pop	{r4, r7, pc}
 8004322:	46c0      	nop			; (mov r8, r8)
 8004324:	fffffeff 	.word	0xfffffeff
 8004328:	fffffdff 	.word	0xfffffdff
 800432c:	40021800 	.word	0x40021800

08004330 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2228      	movs	r2, #40	; 0x28
 800433e:	5c9b      	ldrb	r3, [r3, r2]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d101      	bne.n	8004348 <HAL_RTC_DeactivateAlarm+0x18>
 8004344:	2302      	movs	r3, #2
 8004346:	e086      	b.n	8004456 <HAL_RTC_DeactivateAlarm+0x126>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2228      	movs	r2, #40	; 0x28
 800434c:	2101      	movs	r1, #1
 800434e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2229      	movs	r2, #41	; 0x29
 8004354:	2102      	movs	r1, #2
 8004356:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	22ca      	movs	r2, #202	; 0xca
 800435e:	625a      	str	r2, [r3, #36]	; 0x24
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2253      	movs	r2, #83	; 0x53
 8004366:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	2380      	movs	r3, #128	; 0x80
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	429a      	cmp	r2, r3
 8004370:	d132      	bne.n	80043d8 <HAL_RTC_DeactivateAlarm+0xa8>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	699a      	ldr	r2, [r3, #24]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4938      	ldr	r1, [pc, #224]	; (8004460 <HAL_RTC_DeactivateAlarm+0x130>)
 800437e:	400a      	ands	r2, r1
 8004380:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699a      	ldr	r2, [r3, #24]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4935      	ldr	r1, [pc, #212]	; (8004464 <HAL_RTC_DeactivateAlarm+0x134>)
 800438e:	400a      	ands	r2, r1
 8004390:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8004392:	f7fd f815 	bl	80013c0 <HAL_GetTick>
 8004396:	0003      	movs	r3, r0
 8004398:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800439a:	e016      	b.n	80043ca <HAL_RTC_DeactivateAlarm+0x9a>
    {
      if( (HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800439c:	f7fd f810 	bl	80013c0 <HAL_GetTick>
 80043a0:	0002      	movs	r2, r0
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	1ad2      	subs	r2, r2, r3
 80043a6:	23fa      	movs	r3, #250	; 0xfa
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d90d      	bls.n	80043ca <HAL_RTC_DeactivateAlarm+0x9a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	22ff      	movs	r2, #255	; 0xff
 80043b4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2229      	movs	r2, #41	; 0x29
 80043ba:	2103      	movs	r1, #3
 80043bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2228      	movs	r2, #40	; 0x28
 80043c2:	2100      	movs	r1, #0
 80043c4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e045      	b.n	8004456 <HAL_RTC_DeactivateAlarm+0x126>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	4013      	ands	r3, r2
 80043d4:	d0e2      	beq.n	800439c <HAL_RTC_DeactivateAlarm+0x6c>
 80043d6:	e031      	b.n	800443c <HAL_RTC_DeactivateAlarm+0x10c>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	699a      	ldr	r2, [r3, #24]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4921      	ldr	r1, [pc, #132]	; (8004468 <HAL_RTC_DeactivateAlarm+0x138>)
 80043e4:	400a      	ands	r2, r1
 80043e6:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	699a      	ldr	r2, [r3, #24]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	491e      	ldr	r1, [pc, #120]	; (800446c <HAL_RTC_DeactivateAlarm+0x13c>)
 80043f4:	400a      	ands	r2, r1
 80043f6:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 80043f8:	f7fc ffe2 	bl	80013c0 <HAL_GetTick>
 80043fc:	0003      	movs	r3, r0
 80043fe:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004400:	e016      	b.n	8004430 <HAL_RTC_DeactivateAlarm+0x100>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004402:	f7fc ffdd 	bl	80013c0 <HAL_GetTick>
 8004406:	0002      	movs	r2, r0
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	1ad2      	subs	r2, r2, r3
 800440c:	23fa      	movs	r3, #250	; 0xfa
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	429a      	cmp	r2, r3
 8004412:	d90d      	bls.n	8004430 <HAL_RTC_DeactivateAlarm+0x100>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	22ff      	movs	r2, #255	; 0xff
 800441a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2229      	movs	r2, #41	; 0x29
 8004420:	2103      	movs	r1, #3
 8004422:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2228      	movs	r2, #40	; 0x28
 8004428:	2100      	movs	r1, #0
 800442a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e012      	b.n	8004456 <HAL_RTC_DeactivateAlarm+0x126>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	2202      	movs	r2, #2
 8004438:	4013      	ands	r3, r2
 800443a:	d0e2      	beq.n	8004402 <HAL_RTC_DeactivateAlarm+0xd2>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	22ff      	movs	r2, #255	; 0xff
 8004442:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2229      	movs	r2, #41	; 0x29
 8004448:	2101      	movs	r1, #1
 800444a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2228      	movs	r2, #40	; 0x28
 8004450:	2100      	movs	r1, #0
 8004452:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	0018      	movs	r0, r3
 8004458:	46bd      	mov	sp, r7
 800445a:	b004      	add	sp, #16
 800445c:	bd80      	pop	{r7, pc}
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	fffffeff 	.word	0xfffffeff
 8004464:	ffffefff 	.word	0xffffefff
 8004468:	fffffdff 	.word	0xfffffdff
 800446c:	ffffdfff 	.word	0xffffdfff

08004470 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
 800447c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	2380      	movs	r3, #128	; 0x80
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	429a      	cmp	r2, r3
 8004486:	d144      	bne.n	8004512 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2280      	movs	r2, #128	; 0x80
 800448c:	0052      	lsls	r2, r2, #1
 800448e:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004496:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800449e:	045b      	lsls	r3, r3, #17
 80044a0:	0c5b      	lsrs	r3, r3, #17
 80044a2:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	0c1b      	lsrs	r3, r3, #16
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	223f      	movs	r2, #63	; 0x3f
 80044ac:	4013      	ands	r3, r2
 80044ae:	b2da      	uxtb	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	0a1b      	lsrs	r3, r3, #8
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	227f      	movs	r2, #127	; 0x7f
 80044bc:	4013      	ands	r3, r2
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	227f      	movs	r2, #127	; 0x7f
 80044ca:	4013      	ands	r3, r2
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	0d9b      	lsrs	r3, r3, #22
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2201      	movs	r2, #1
 80044da:	4013      	ands	r3, r2
 80044dc:	b2da      	uxtb	r2, r3
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	0e1b      	lsrs	r3, r3, #24
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	223f      	movs	r2, #63	; 0x3f
 80044f0:	4013      	ands	r3, r2
 80044f2:	b2d9      	uxtb	r1, r3
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2220      	movs	r2, #32
 80044f8:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	2380      	movs	r3, #128	; 0x80
 80044fe:	05db      	lsls	r3, r3, #23
 8004500:	401a      	ands	r2, r3
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	4a3b      	ldr	r2, [pc, #236]	; (80045f8 <HAL_RTC_GetAlarm+0x188>)
 800450a:	401a      	ands	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	615a      	str	r2, [r3, #20]
 8004510:	e043      	b.n	800459a <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2280      	movs	r2, #128	; 0x80
 8004516:	0092      	lsls	r2, r2, #2
 8004518:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004520:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004528:	045b      	lsls	r3, r3, #17
 800452a:	0c5b      	lsrs	r3, r3, #17
 800452c:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	0c1b      	lsrs	r3, r3, #16
 8004532:	b2db      	uxtb	r3, r3
 8004534:	223f      	movs	r2, #63	; 0x3f
 8004536:	4013      	ands	r3, r2
 8004538:	b2da      	uxtb	r2, r3
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	0a1b      	lsrs	r3, r3, #8
 8004542:	b2db      	uxtb	r3, r3
 8004544:	227f      	movs	r2, #127	; 0x7f
 8004546:	4013      	ands	r3, r2
 8004548:	b2da      	uxtb	r2, r3
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	227f      	movs	r2, #127	; 0x7f
 8004554:	4013      	ands	r3, r2
 8004556:	b2da      	uxtb	r2, r3
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	0d9b      	lsrs	r3, r3, #22
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2201      	movs	r2, #1
 8004564:	4013      	ands	r3, r2
 8004566:	b2da      	uxtb	r2, r3
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	0e1b      	lsrs	r3, r3, #24
 8004576:	b2db      	uxtb	r3, r3
 8004578:	223f      	movs	r2, #63	; 0x3f
 800457a:	4013      	ands	r3, r2
 800457c:	b2d9      	uxtb	r1, r3
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2220      	movs	r2, #32
 8004582:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8004584:	697a      	ldr	r2, [r7, #20]
 8004586:	2380      	movs	r3, #128	; 0x80
 8004588:	05db      	lsls	r3, r3, #23
 800458a:	401a      	ands	r2, r3
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	4a19      	ldr	r2, [pc, #100]	; (80045f8 <HAL_RTC_GetAlarm+0x188>)
 8004594:	401a      	ands	r2, r3
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d125      	bne.n	80045ec <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	0018      	movs	r0, r3
 80045a6:	f000 f93d 	bl	8004824 <RTC_Bcd2ToByte>
 80045aa:	0003      	movs	r3, r0
 80045ac:	001a      	movs	r2, r3
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	785b      	ldrb	r3, [r3, #1]
 80045b6:	0018      	movs	r0, r3
 80045b8:	f000 f934 	bl	8004824 <RTC_Bcd2ToByte>
 80045bc:	0003      	movs	r3, r0
 80045be:	001a      	movs	r2, r3
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	789b      	ldrb	r3, [r3, #2]
 80045c8:	0018      	movs	r0, r3
 80045ca:	f000 f92b 	bl	8004824 <RTC_Bcd2ToByte>
 80045ce:	0003      	movs	r3, r0
 80045d0:	001a      	movs	r2, r3
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	2220      	movs	r2, #32
 80045da:	5c9b      	ldrb	r3, [r3, r2]
 80045dc:	0018      	movs	r0, r3
 80045de:	f000 f921 	bl	8004824 <RTC_Bcd2ToByte>
 80045e2:	0003      	movs	r3, r0
 80045e4:	0019      	movs	r1, r3
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	2220      	movs	r2, #32
 80045ea:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	0018      	movs	r0, r3
 80045f0:	46bd      	mov	sp, r7
 80045f2:	b006      	add	sp, #24
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	46c0      	nop			; (mov r8, r8)
 80045f8:	80808080 	.word	0x80808080

080045fc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699a      	ldr	r2, [r3, #24]
 800460a:	2380      	movs	r3, #128	; 0x80
 800460c:	015b      	lsls	r3, r3, #5
 800460e:	4013      	ands	r3, r2
 8004610:	d011      	beq.n	8004636 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004618:	2201      	movs	r2, #1
 800461a:	4013      	ands	r3, r2
 800461c:	d00b      	beq.n	8004636 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2101      	movs	r1, #1
 800462a:	430a      	orrs	r2, r1
 800462c:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	0018      	movs	r0, r3
 8004632:	f7fc fb1f 	bl	8000c74 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	699a      	ldr	r2, [r3, #24]
 800463c:	2380      	movs	r3, #128	; 0x80
 800463e:	019b      	lsls	r3, r3, #6
 8004640:	4013      	ands	r3, r2
 8004642:	d011      	beq.n	8004668 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800464a:	2202      	movs	r2, #2
 800464c:	4013      	ands	r3, r2
 800464e:	d00b      	beq.n	8004668 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2102      	movs	r1, #2
 800465c:	430a      	orrs	r2, r1
 800465e:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	0018      	movs	r0, r3
 8004664:	f000 f8fb 	bl	800485e <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2229      	movs	r2, #41	; 0x29
 800466c:	2101      	movs	r1, #1
 800466e:	5499      	strb	r1, [r3, r2]
}
 8004670:	46c0      	nop			; (mov r8, r8)
 8004672:	46bd      	mov	sp, r7
 8004674:	b002      	add	sp, #8
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	21a0      	movs	r1, #160	; 0xa0
 800468c:	438a      	bics	r2, r1
 800468e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004690:	f7fc fe96 	bl	80013c0 <HAL_GetTick>
 8004694:	0003      	movs	r3, r0
 8004696:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004698:	e00a      	b.n	80046b0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800469a:	f7fc fe91 	bl	80013c0 <HAL_GetTick>
 800469e:	0002      	movs	r2, r0
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	1ad2      	subs	r2, r2, r3
 80046a4:	23fa      	movs	r3, #250	; 0xfa
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d901      	bls.n	80046b0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e006      	b.n	80046be <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	4013      	ands	r3, r2
 80046ba:	d0ee      	beq.n	800469a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	0018      	movs	r0, r3
 80046c0:	46bd      	mov	sp, r7
 80046c2:	b004      	add	sp, #16
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b084      	sub	sp, #16
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80046ce:	230f      	movs	r3, #15
 80046d0:	18fb      	adds	r3, r7, r3
 80046d2:	2200      	movs	r2, #0
 80046d4:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	2240      	movs	r2, #64	; 0x40
 80046de:	4013      	ands	r3, r2
 80046e0:	d12c      	bne.n	800473c <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2180      	movs	r1, #128	; 0x80
 80046ee:	430a      	orrs	r2, r1
 80046f0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80046f2:	f7fc fe65 	bl	80013c0 <HAL_GetTick>
 80046f6:	0003      	movs	r3, r0
 80046f8:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80046fa:	e014      	b.n	8004726 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80046fc:	f7fc fe60 	bl	80013c0 <HAL_GetTick>
 8004700:	0002      	movs	r2, r0
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	1ad2      	subs	r2, r2, r3
 8004706:	200f      	movs	r0, #15
 8004708:	183b      	adds	r3, r7, r0
 800470a:	1839      	adds	r1, r7, r0
 800470c:	7809      	ldrb	r1, [r1, #0]
 800470e:	7019      	strb	r1, [r3, #0]
 8004710:	23fa      	movs	r3, #250	; 0xfa
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	429a      	cmp	r2, r3
 8004716:	d906      	bls.n	8004726 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004718:	183b      	adds	r3, r7, r0
 800471a:	2203      	movs	r2, #3
 800471c:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2229      	movs	r2, #41	; 0x29
 8004722:	2103      	movs	r1, #3
 8004724:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	2240      	movs	r2, #64	; 0x40
 800472e:	4013      	ands	r3, r2
 8004730:	d104      	bne.n	800473c <RTC_EnterInitMode+0x76>
 8004732:	230f      	movs	r3, #15
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b03      	cmp	r3, #3
 800473a:	d1df      	bne.n	80046fc <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800473c:	230f      	movs	r3, #15
 800473e:	18fb      	adds	r3, r7, r3
 8004740:	781b      	ldrb	r3, [r3, #0]
}
 8004742:	0018      	movs	r0, r3
 8004744:	46bd      	mov	sp, r7
 8004746:	b004      	add	sp, #16
 8004748:	bd80      	pop	{r7, pc}
	...

0800474c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800474c:	b590      	push	{r4, r7, lr}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004754:	240f      	movs	r4, #15
 8004756:	193b      	adds	r3, r7, r4
 8004758:	2200      	movs	r2, #0
 800475a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800475c:	4b1c      	ldr	r3, [pc, #112]	; (80047d0 <RTC_ExitInitMode+0x84>)
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	4b1b      	ldr	r3, [pc, #108]	; (80047d0 <RTC_ExitInitMode+0x84>)
 8004762:	2180      	movs	r1, #128	; 0x80
 8004764:	438a      	bics	r2, r1
 8004766:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004768:	4b19      	ldr	r3, [pc, #100]	; (80047d0 <RTC_ExitInitMode+0x84>)
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	2220      	movs	r2, #32
 800476e:	4013      	ands	r3, r2
 8004770:	d10d      	bne.n	800478e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	0018      	movs	r0, r3
 8004776:	f7ff ff7f 	bl	8004678 <HAL_RTC_WaitForSynchro>
 800477a:	1e03      	subs	r3, r0, #0
 800477c:	d021      	beq.n	80047c2 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2229      	movs	r2, #41	; 0x29
 8004782:	2103      	movs	r1, #3
 8004784:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004786:	193b      	adds	r3, r7, r4
 8004788:	2203      	movs	r2, #3
 800478a:	701a      	strb	r2, [r3, #0]
 800478c:	e019      	b.n	80047c2 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800478e:	4b10      	ldr	r3, [pc, #64]	; (80047d0 <RTC_ExitInitMode+0x84>)
 8004790:	699a      	ldr	r2, [r3, #24]
 8004792:	4b0f      	ldr	r3, [pc, #60]	; (80047d0 <RTC_ExitInitMode+0x84>)
 8004794:	2120      	movs	r1, #32
 8004796:	438a      	bics	r2, r1
 8004798:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	0018      	movs	r0, r3
 800479e:	f7ff ff6b 	bl	8004678 <HAL_RTC_WaitForSynchro>
 80047a2:	1e03      	subs	r3, r0, #0
 80047a4:	d007      	beq.n	80047b6 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2229      	movs	r2, #41	; 0x29
 80047aa:	2103      	movs	r1, #3
 80047ac:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80047ae:	230f      	movs	r3, #15
 80047b0:	18fb      	adds	r3, r7, r3
 80047b2:	2203      	movs	r2, #3
 80047b4:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80047b6:	4b06      	ldr	r3, [pc, #24]	; (80047d0 <RTC_ExitInitMode+0x84>)
 80047b8:	699a      	ldr	r2, [r3, #24]
 80047ba:	4b05      	ldr	r3, [pc, #20]	; (80047d0 <RTC_ExitInitMode+0x84>)
 80047bc:	2120      	movs	r1, #32
 80047be:	430a      	orrs	r2, r1
 80047c0:	619a      	str	r2, [r3, #24]
  }

  return status;
 80047c2:	230f      	movs	r3, #15
 80047c4:	18fb      	adds	r3, r7, r3
 80047c6:	781b      	ldrb	r3, [r3, #0]
}
 80047c8:	0018      	movs	r0, r3
 80047ca:	46bd      	mov	sp, r7
 80047cc:	b005      	add	sp, #20
 80047ce:	bd90      	pop	{r4, r7, pc}
 80047d0:	40002800 	.word	0x40002800

080047d4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	0002      	movs	r2, r0
 80047dc:	1dfb      	adds	r3, r7, #7
 80047de:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80047e0:	2300      	movs	r3, #0
 80047e2:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80047e4:	230b      	movs	r3, #11
 80047e6:	18fb      	adds	r3, r7, r3
 80047e8:	1dfa      	adds	r2, r7, #7
 80047ea:	7812      	ldrb	r2, [r2, #0]
 80047ec:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80047ee:	e008      	b.n	8004802 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	3301      	adds	r3, #1
 80047f4:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80047f6:	220b      	movs	r2, #11
 80047f8:	18bb      	adds	r3, r7, r2
 80047fa:	18ba      	adds	r2, r7, r2
 80047fc:	7812      	ldrb	r2, [r2, #0]
 80047fe:	3a0a      	subs	r2, #10
 8004800:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004802:	210b      	movs	r1, #11
 8004804:	187b      	adds	r3, r7, r1
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	2b09      	cmp	r3, #9
 800480a:	d8f1      	bhi.n	80047f0 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	011b      	lsls	r3, r3, #4
 8004812:	b2da      	uxtb	r2, r3
 8004814:	187b      	adds	r3, r7, r1
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	4313      	orrs	r3, r2
 800481a:	b2db      	uxtb	r3, r3
}
 800481c:	0018      	movs	r0, r3
 800481e:	46bd      	mov	sp, r7
 8004820:	b004      	add	sp, #16
 8004822:	bd80      	pop	{r7, pc}

08004824 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	0002      	movs	r2, r0
 800482c:	1dfb      	adds	r3, r7, #7
 800482e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004830:	1dfb      	adds	r3, r7, #7
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	091b      	lsrs	r3, r3, #4
 8004836:	b2db      	uxtb	r3, r3
 8004838:	001a      	movs	r2, r3
 800483a:	0013      	movs	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	189b      	adds	r3, r3, r2
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	b2da      	uxtb	r2, r3
 8004848:	1dfb      	adds	r3, r7, #7
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	210f      	movs	r1, #15
 800484e:	400b      	ands	r3, r1
 8004850:	b2db      	uxtb	r3, r3
 8004852:	18d3      	adds	r3, r2, r3
 8004854:	b2db      	uxtb	r3, r3
}
 8004856:	0018      	movs	r0, r3
 8004858:	46bd      	mov	sp, r7
 800485a:	b004      	add	sp, #16
 800485c:	bd80      	pop	{r7, pc}

0800485e <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800485e:	b580      	push	{r7, lr}
 8004860:	b082      	sub	sp, #8
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004866:	46c0      	nop			; (mov r8, r8)
 8004868:	46bd      	mov	sp, r7
 800486a:	b002      	add	sp, #8
 800486c:	bd80      	pop	{r7, pc}
	...

08004870 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e046      	b.n	8004910 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2288      	movs	r2, #136	; 0x88
 8004886:	589b      	ldr	r3, [r3, r2]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d107      	bne.n	800489c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2284      	movs	r2, #132	; 0x84
 8004890:	2100      	movs	r1, #0
 8004892:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	0018      	movs	r0, r3
 8004898:	f7fc fb9a 	bl	8000fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2288      	movs	r2, #136	; 0x88
 80048a0:	2124      	movs	r1, #36	; 0x24
 80048a2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2101      	movs	r1, #1
 80048b0:	438a      	bics	r2, r1
 80048b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	0018      	movs	r0, r3
 80048b8:	f000 f8cc 	bl	8004a54 <UART_SetConfig>
 80048bc:	0003      	movs	r3, r0
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d101      	bne.n	80048c6 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e024      	b.n	8004910 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d003      	beq.n	80048d6 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	0018      	movs	r0, r3
 80048d2:	f000 fb37 	bl	8004f44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685a      	ldr	r2, [r3, #4]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	490d      	ldr	r1, [pc, #52]	; (8004918 <HAL_UART_Init+0xa8>)
 80048e2:	400a      	ands	r2, r1
 80048e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	212a      	movs	r1, #42	; 0x2a
 80048f2:	438a      	bics	r2, r1
 80048f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2101      	movs	r1, #1
 8004902:	430a      	orrs	r2, r1
 8004904:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	0018      	movs	r0, r3
 800490a:	f000 fbcf 	bl	80050ac <UART_CheckIdleState>
 800490e:	0003      	movs	r3, r0
}
 8004910:	0018      	movs	r0, r3
 8004912:	46bd      	mov	sp, r7
 8004914:	b002      	add	sp, #8
 8004916:	bd80      	pop	{r7, pc}
 8004918:	ffffb7ff 	.word	0xffffb7ff

0800491c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08a      	sub	sp, #40	; 0x28
 8004920:	af02      	add	r7, sp, #8
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	603b      	str	r3, [r7, #0]
 8004928:	1dbb      	adds	r3, r7, #6
 800492a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2288      	movs	r2, #136	; 0x88
 8004930:	589b      	ldr	r3, [r3, r2]
 8004932:	2b20      	cmp	r3, #32
 8004934:	d000      	beq.n	8004938 <HAL_UART_Transmit+0x1c>
 8004936:	e088      	b.n	8004a4a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d003      	beq.n	8004946 <HAL_UART_Transmit+0x2a>
 800493e:	1dbb      	adds	r3, r7, #6
 8004940:	881b      	ldrh	r3, [r3, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e080      	b.n	8004a4c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	2380      	movs	r3, #128	; 0x80
 8004950:	015b      	lsls	r3, r3, #5
 8004952:	429a      	cmp	r2, r3
 8004954:	d109      	bne.n	800496a <HAL_UART_Transmit+0x4e>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d105      	bne.n	800496a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2201      	movs	r2, #1
 8004962:	4013      	ands	r3, r2
 8004964:	d001      	beq.n	800496a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e070      	b.n	8004a4c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2290      	movs	r2, #144	; 0x90
 800496e:	2100      	movs	r1, #0
 8004970:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2288      	movs	r2, #136	; 0x88
 8004976:	2121      	movs	r1, #33	; 0x21
 8004978:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800497a:	f7fc fd21 	bl	80013c0 <HAL_GetTick>
 800497e:	0003      	movs	r3, r0
 8004980:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	1dba      	adds	r2, r7, #6
 8004986:	2154      	movs	r1, #84	; 0x54
 8004988:	8812      	ldrh	r2, [r2, #0]
 800498a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	1dba      	adds	r2, r7, #6
 8004990:	2156      	movs	r1, #86	; 0x56
 8004992:	8812      	ldrh	r2, [r2, #0]
 8004994:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	2380      	movs	r3, #128	; 0x80
 800499c:	015b      	lsls	r3, r3, #5
 800499e:	429a      	cmp	r2, r3
 80049a0:	d108      	bne.n	80049b4 <HAL_UART_Transmit+0x98>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d104      	bne.n	80049b4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80049aa:	2300      	movs	r3, #0
 80049ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	61bb      	str	r3, [r7, #24]
 80049b2:	e003      	b.n	80049bc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80049b8:	2300      	movs	r3, #0
 80049ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80049bc:	e02c      	b.n	8004a18 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	0013      	movs	r3, r2
 80049c8:	2200      	movs	r2, #0
 80049ca:	2180      	movs	r1, #128	; 0x80
 80049cc:	f000 fbbc 	bl	8005148 <UART_WaitOnFlagUntilTimeout>
 80049d0:	1e03      	subs	r3, r0, #0
 80049d2:	d001      	beq.n	80049d8 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e039      	b.n	8004a4c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10b      	bne.n	80049f6 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	881b      	ldrh	r3, [r3, #0]
 80049e2:	001a      	movs	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	05d2      	lsls	r2, r2, #23
 80049ea:	0dd2      	lsrs	r2, r2, #23
 80049ec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	3302      	adds	r3, #2
 80049f2:	61bb      	str	r3, [r7, #24]
 80049f4:	e007      	b.n	8004a06 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	781a      	ldrb	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	3301      	adds	r3, #1
 8004a04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2256      	movs	r2, #86	; 0x56
 8004a0a:	5a9b      	ldrh	r3, [r3, r2]
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b299      	uxth	r1, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2256      	movs	r2, #86	; 0x56
 8004a16:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2256      	movs	r2, #86	; 0x56
 8004a1c:	5a9b      	ldrh	r3, [r3, r2]
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1cc      	bne.n	80049be <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	0013      	movs	r3, r2
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2140      	movs	r1, #64	; 0x40
 8004a32:	f000 fb89 	bl	8005148 <UART_WaitOnFlagUntilTimeout>
 8004a36:	1e03      	subs	r3, r0, #0
 8004a38:	d001      	beq.n	8004a3e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e006      	b.n	8004a4c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2288      	movs	r2, #136	; 0x88
 8004a42:	2120      	movs	r1, #32
 8004a44:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004a46:	2300      	movs	r3, #0
 8004a48:	e000      	b.n	8004a4c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8004a4a:	2302      	movs	r3, #2
  }
}
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	b008      	add	sp, #32
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a54:	b5b0      	push	{r4, r5, r7, lr}
 8004a56:	b090      	sub	sp, #64	; 0x40
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a5c:	231a      	movs	r3, #26
 8004a5e:	2220      	movs	r2, #32
 8004a60:	189b      	adds	r3, r3, r2
 8004a62:	19db      	adds	r3, r3, r7
 8004a64:	2200      	movs	r2, #0
 8004a66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6a:	689a      	ldr	r2, [r3, #8]
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	431a      	orrs	r2, r3
 8004a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	431a      	orrs	r2, r3
 8004a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7a:	69db      	ldr	r3, [r3, #28]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4ac4      	ldr	r2, [pc, #784]	; (8004d98 <UART_SetConfig+0x344>)
 8004a88:	4013      	ands	r3, r2
 8004a8a:	0019      	movs	r1, r3
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a92:	430b      	orrs	r3, r1
 8004a94:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	4abf      	ldr	r2, [pc, #764]	; (8004d9c <UART_SetConfig+0x348>)
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa4:	68d9      	ldr	r1, [r3, #12]
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	0003      	movs	r3, r0
 8004aac:	430b      	orrs	r3, r1
 8004aae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4ab9      	ldr	r2, [pc, #740]	; (8004da0 <UART_SetConfig+0x34c>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d004      	beq.n	8004aca <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	4ab4      	ldr	r2, [pc, #720]	; (8004da4 <UART_SetConfig+0x350>)
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	0019      	movs	r1, r3
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004adc:	430b      	orrs	r3, r1
 8004ade:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae6:	220f      	movs	r2, #15
 8004ae8:	4393      	bics	r3, r2
 8004aea:	0018      	movs	r0, r3
 8004aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aee:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	0003      	movs	r3, r0
 8004af6:	430b      	orrs	r3, r1
 8004af8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4aaa      	ldr	r2, [pc, #680]	; (8004da8 <UART_SetConfig+0x354>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d131      	bne.n	8004b68 <UART_SetConfig+0x114>
 8004b04:	4ba9      	ldr	r3, [pc, #676]	; (8004dac <UART_SetConfig+0x358>)
 8004b06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b08:	2203      	movs	r2, #3
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	2b03      	cmp	r3, #3
 8004b0e:	d01d      	beq.n	8004b4c <UART_SetConfig+0xf8>
 8004b10:	d823      	bhi.n	8004b5a <UART_SetConfig+0x106>
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d00c      	beq.n	8004b30 <UART_SetConfig+0xdc>
 8004b16:	d820      	bhi.n	8004b5a <UART_SetConfig+0x106>
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d002      	beq.n	8004b22 <UART_SetConfig+0xce>
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d00e      	beq.n	8004b3e <UART_SetConfig+0xea>
 8004b20:	e01b      	b.n	8004b5a <UART_SetConfig+0x106>
 8004b22:	231b      	movs	r3, #27
 8004b24:	2220      	movs	r2, #32
 8004b26:	189b      	adds	r3, r3, r2
 8004b28:	19db      	adds	r3, r3, r7
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	701a      	strb	r2, [r3, #0]
 8004b2e:	e071      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004b30:	231b      	movs	r3, #27
 8004b32:	2220      	movs	r2, #32
 8004b34:	189b      	adds	r3, r3, r2
 8004b36:	19db      	adds	r3, r3, r7
 8004b38:	2202      	movs	r2, #2
 8004b3a:	701a      	strb	r2, [r3, #0]
 8004b3c:	e06a      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004b3e:	231b      	movs	r3, #27
 8004b40:	2220      	movs	r2, #32
 8004b42:	189b      	adds	r3, r3, r2
 8004b44:	19db      	adds	r3, r3, r7
 8004b46:	2204      	movs	r2, #4
 8004b48:	701a      	strb	r2, [r3, #0]
 8004b4a:	e063      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004b4c:	231b      	movs	r3, #27
 8004b4e:	2220      	movs	r2, #32
 8004b50:	189b      	adds	r3, r3, r2
 8004b52:	19db      	adds	r3, r3, r7
 8004b54:	2208      	movs	r2, #8
 8004b56:	701a      	strb	r2, [r3, #0]
 8004b58:	e05c      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004b5a:	231b      	movs	r3, #27
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	189b      	adds	r3, r3, r2
 8004b60:	19db      	adds	r3, r3, r7
 8004b62:	2210      	movs	r2, #16
 8004b64:	701a      	strb	r2, [r3, #0]
 8004b66:	e055      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a90      	ldr	r2, [pc, #576]	; (8004db0 <UART_SetConfig+0x35c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d106      	bne.n	8004b80 <UART_SetConfig+0x12c>
 8004b72:	231b      	movs	r3, #27
 8004b74:	2220      	movs	r2, #32
 8004b76:	189b      	adds	r3, r3, r2
 8004b78:	19db      	adds	r3, r3, r7
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	701a      	strb	r2, [r3, #0]
 8004b7e:	e049      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a86      	ldr	r2, [pc, #536]	; (8004da0 <UART_SetConfig+0x34c>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d13e      	bne.n	8004c08 <UART_SetConfig+0x1b4>
 8004b8a:	4b88      	ldr	r3, [pc, #544]	; (8004dac <UART_SetConfig+0x358>)
 8004b8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b8e:	23c0      	movs	r3, #192	; 0xc0
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	4013      	ands	r3, r2
 8004b94:	22c0      	movs	r2, #192	; 0xc0
 8004b96:	0112      	lsls	r2, r2, #4
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d027      	beq.n	8004bec <UART_SetConfig+0x198>
 8004b9c:	22c0      	movs	r2, #192	; 0xc0
 8004b9e:	0112      	lsls	r2, r2, #4
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d82a      	bhi.n	8004bfa <UART_SetConfig+0x1a6>
 8004ba4:	2280      	movs	r2, #128	; 0x80
 8004ba6:	0112      	lsls	r2, r2, #4
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d011      	beq.n	8004bd0 <UART_SetConfig+0x17c>
 8004bac:	2280      	movs	r2, #128	; 0x80
 8004bae:	0112      	lsls	r2, r2, #4
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d822      	bhi.n	8004bfa <UART_SetConfig+0x1a6>
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d004      	beq.n	8004bc2 <UART_SetConfig+0x16e>
 8004bb8:	2280      	movs	r2, #128	; 0x80
 8004bba:	00d2      	lsls	r2, r2, #3
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d00e      	beq.n	8004bde <UART_SetConfig+0x18a>
 8004bc0:	e01b      	b.n	8004bfa <UART_SetConfig+0x1a6>
 8004bc2:	231b      	movs	r3, #27
 8004bc4:	2220      	movs	r2, #32
 8004bc6:	189b      	adds	r3, r3, r2
 8004bc8:	19db      	adds	r3, r3, r7
 8004bca:	2200      	movs	r2, #0
 8004bcc:	701a      	strb	r2, [r3, #0]
 8004bce:	e021      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004bd0:	231b      	movs	r3, #27
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	189b      	adds	r3, r3, r2
 8004bd6:	19db      	adds	r3, r3, r7
 8004bd8:	2202      	movs	r2, #2
 8004bda:	701a      	strb	r2, [r3, #0]
 8004bdc:	e01a      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004bde:	231b      	movs	r3, #27
 8004be0:	2220      	movs	r2, #32
 8004be2:	189b      	adds	r3, r3, r2
 8004be4:	19db      	adds	r3, r3, r7
 8004be6:	2204      	movs	r2, #4
 8004be8:	701a      	strb	r2, [r3, #0]
 8004bea:	e013      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004bec:	231b      	movs	r3, #27
 8004bee:	2220      	movs	r2, #32
 8004bf0:	189b      	adds	r3, r3, r2
 8004bf2:	19db      	adds	r3, r3, r7
 8004bf4:	2208      	movs	r2, #8
 8004bf6:	701a      	strb	r2, [r3, #0]
 8004bf8:	e00c      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004bfa:	231b      	movs	r3, #27
 8004bfc:	2220      	movs	r2, #32
 8004bfe:	189b      	adds	r3, r3, r2
 8004c00:	19db      	adds	r3, r3, r7
 8004c02:	2210      	movs	r2, #16
 8004c04:	701a      	strb	r2, [r3, #0]
 8004c06:	e005      	b.n	8004c14 <UART_SetConfig+0x1c0>
 8004c08:	231b      	movs	r3, #27
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	189b      	adds	r3, r3, r2
 8004c0e:	19db      	adds	r3, r3, r7
 8004c10:	2210      	movs	r2, #16
 8004c12:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a61      	ldr	r2, [pc, #388]	; (8004da0 <UART_SetConfig+0x34c>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d000      	beq.n	8004c20 <UART_SetConfig+0x1cc>
 8004c1e:	e092      	b.n	8004d46 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c20:	231b      	movs	r3, #27
 8004c22:	2220      	movs	r2, #32
 8004c24:	189b      	adds	r3, r3, r2
 8004c26:	19db      	adds	r3, r3, r7
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	2b08      	cmp	r3, #8
 8004c2c:	d015      	beq.n	8004c5a <UART_SetConfig+0x206>
 8004c2e:	dc18      	bgt.n	8004c62 <UART_SetConfig+0x20e>
 8004c30:	2b04      	cmp	r3, #4
 8004c32:	d00d      	beq.n	8004c50 <UART_SetConfig+0x1fc>
 8004c34:	dc15      	bgt.n	8004c62 <UART_SetConfig+0x20e>
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d002      	beq.n	8004c40 <UART_SetConfig+0x1ec>
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d005      	beq.n	8004c4a <UART_SetConfig+0x1f6>
 8004c3e:	e010      	b.n	8004c62 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c40:	f7fe fe20 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8004c44:	0003      	movs	r3, r0
 8004c46:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004c48:	e014      	b.n	8004c74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c4a:	4b5a      	ldr	r3, [pc, #360]	; (8004db4 <UART_SetConfig+0x360>)
 8004c4c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004c4e:	e011      	b.n	8004c74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c50:	f7fe fd8c 	bl	800376c <HAL_RCC_GetSysClockFreq>
 8004c54:	0003      	movs	r3, r0
 8004c56:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004c58:	e00c      	b.n	8004c74 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c5a:	2380      	movs	r3, #128	; 0x80
 8004c5c:	021b      	lsls	r3, r3, #8
 8004c5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004c60:	e008      	b.n	8004c74 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004c66:	231a      	movs	r3, #26
 8004c68:	2220      	movs	r2, #32
 8004c6a:	189b      	adds	r3, r3, r2
 8004c6c:	19db      	adds	r3, r3, r7
 8004c6e:	2201      	movs	r2, #1
 8004c70:	701a      	strb	r2, [r3, #0]
        break;
 8004c72:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d100      	bne.n	8004c7c <UART_SetConfig+0x228>
 8004c7a:	e147      	b.n	8004f0c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c80:	4b4d      	ldr	r3, [pc, #308]	; (8004db8 <UART_SetConfig+0x364>)
 8004c82:	0052      	lsls	r2, r2, #1
 8004c84:	5ad3      	ldrh	r3, [r2, r3]
 8004c86:	0019      	movs	r1, r3
 8004c88:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004c8a:	f7fb fa45 	bl	8000118 <__udivsi3>
 8004c8e:	0003      	movs	r3, r0
 8004c90:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	0013      	movs	r3, r2
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	189b      	adds	r3, r3, r2
 8004c9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d305      	bcc.n	8004cae <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ca8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d906      	bls.n	8004cbc <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8004cae:	231a      	movs	r3, #26
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	189b      	adds	r3, r3, r2
 8004cb4:	19db      	adds	r3, r3, r7
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
 8004cba:	e127      	b.n	8004f0c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cbe:	61bb      	str	r3, [r7, #24]
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	61fb      	str	r3, [r7, #28]
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cc8:	4b3b      	ldr	r3, [pc, #236]	; (8004db8 <UART_SetConfig+0x364>)
 8004cca:	0052      	lsls	r2, r2, #1
 8004ccc:	5ad3      	ldrh	r3, [r2, r3]
 8004cce:	613b      	str	r3, [r7, #16]
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	69b8      	ldr	r0, [r7, #24]
 8004cda:	69f9      	ldr	r1, [r7, #28]
 8004cdc:	f7fb faa8 	bl	8000230 <__aeabi_uldivmod>
 8004ce0:	0002      	movs	r2, r0
 8004ce2:	000b      	movs	r3, r1
 8004ce4:	0e11      	lsrs	r1, r2, #24
 8004ce6:	021d      	lsls	r5, r3, #8
 8004ce8:	430d      	orrs	r5, r1
 8004cea:	0214      	lsls	r4, r2, #8
 8004cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	085b      	lsrs	r3, r3, #1
 8004cf2:	60bb      	str	r3, [r7, #8]
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	68b8      	ldr	r0, [r7, #8]
 8004cfa:	68f9      	ldr	r1, [r7, #12]
 8004cfc:	1900      	adds	r0, r0, r4
 8004cfe:	4169      	adcs	r1, r5
 8004d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	603b      	str	r3, [r7, #0]
 8004d06:	2300      	movs	r3, #0
 8004d08:	607b      	str	r3, [r7, #4]
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f7fb fa8f 	bl	8000230 <__aeabi_uldivmod>
 8004d12:	0002      	movs	r2, r0
 8004d14:	000b      	movs	r3, r1
 8004d16:	0013      	movs	r3, r2
 8004d18:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d1c:	23c0      	movs	r3, #192	; 0xc0
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d309      	bcc.n	8004d38 <UART_SetConfig+0x2e4>
 8004d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d26:	2380      	movs	r3, #128	; 0x80
 8004d28:	035b      	lsls	r3, r3, #13
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d204      	bcs.n	8004d38 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d34:	60da      	str	r2, [r3, #12]
 8004d36:	e0e9      	b.n	8004f0c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8004d38:	231a      	movs	r3, #26
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	189b      	adds	r3, r3, r2
 8004d3e:	19db      	adds	r3, r3, r7
 8004d40:	2201      	movs	r2, #1
 8004d42:	701a      	strb	r2, [r3, #0]
 8004d44:	e0e2      	b.n	8004f0c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d48:	69da      	ldr	r2, [r3, #28]
 8004d4a:	2380      	movs	r3, #128	; 0x80
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d000      	beq.n	8004d54 <UART_SetConfig+0x300>
 8004d52:	e083      	b.n	8004e5c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004d54:	231b      	movs	r3, #27
 8004d56:	2220      	movs	r2, #32
 8004d58:	189b      	adds	r3, r3, r2
 8004d5a:	19db      	adds	r3, r3, r7
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	2b08      	cmp	r3, #8
 8004d60:	d015      	beq.n	8004d8e <UART_SetConfig+0x33a>
 8004d62:	dc2b      	bgt.n	8004dbc <UART_SetConfig+0x368>
 8004d64:	2b04      	cmp	r3, #4
 8004d66:	d00d      	beq.n	8004d84 <UART_SetConfig+0x330>
 8004d68:	dc28      	bgt.n	8004dbc <UART_SetConfig+0x368>
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <UART_SetConfig+0x320>
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d005      	beq.n	8004d7e <UART_SetConfig+0x32a>
 8004d72:	e023      	b.n	8004dbc <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d74:	f7fe fd86 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8004d78:	0003      	movs	r3, r0
 8004d7a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004d7c:	e027      	b.n	8004dce <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d7e:	4b0d      	ldr	r3, [pc, #52]	; (8004db4 <UART_SetConfig+0x360>)
 8004d80:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004d82:	e024      	b.n	8004dce <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d84:	f7fe fcf2 	bl	800376c <HAL_RCC_GetSysClockFreq>
 8004d88:	0003      	movs	r3, r0
 8004d8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004d8c:	e01f      	b.n	8004dce <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d8e:	2380      	movs	r3, #128	; 0x80
 8004d90:	021b      	lsls	r3, r3, #8
 8004d92:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004d94:	e01b      	b.n	8004dce <UART_SetConfig+0x37a>
 8004d96:	46c0      	nop			; (mov r8, r8)
 8004d98:	cfff69f3 	.word	0xcfff69f3
 8004d9c:	ffffcfff 	.word	0xffffcfff
 8004da0:	40008000 	.word	0x40008000
 8004da4:	11fff4ff 	.word	0x11fff4ff
 8004da8:	40013800 	.word	0x40013800
 8004dac:	40021000 	.word	0x40021000
 8004db0:	40004400 	.word	0x40004400
 8004db4:	00f42400 	.word	0x00f42400
 8004db8:	08006610 	.word	0x08006610
      default:
        pclk = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004dc0:	231a      	movs	r3, #26
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	189b      	adds	r3, r3, r2
 8004dc6:	19db      	adds	r3, r3, r7
 8004dc8:	2201      	movs	r2, #1
 8004dca:	701a      	strb	r2, [r3, #0]
        break;
 8004dcc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d100      	bne.n	8004dd6 <UART_SetConfig+0x382>
 8004dd4:	e09a      	b.n	8004f0c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dda:	4b58      	ldr	r3, [pc, #352]	; (8004f3c <UART_SetConfig+0x4e8>)
 8004ddc:	0052      	lsls	r2, r2, #1
 8004dde:	5ad3      	ldrh	r3, [r2, r3]
 8004de0:	0019      	movs	r1, r3
 8004de2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004de4:	f7fb f998 	bl	8000118 <__udivsi3>
 8004de8:	0003      	movs	r3, r0
 8004dea:	005a      	lsls	r2, r3, #1
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	085b      	lsrs	r3, r3, #1
 8004df2:	18d2      	adds	r2, r2, r3
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	0019      	movs	r1, r3
 8004dfa:	0010      	movs	r0, r2
 8004dfc:	f7fb f98c 	bl	8000118 <__udivsi3>
 8004e00:	0003      	movs	r3, r0
 8004e02:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e06:	2b0f      	cmp	r3, #15
 8004e08:	d921      	bls.n	8004e4e <UART_SetConfig+0x3fa>
 8004e0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e0c:	2380      	movs	r3, #128	; 0x80
 8004e0e:	025b      	lsls	r3, r3, #9
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d21c      	bcs.n	8004e4e <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	200e      	movs	r0, #14
 8004e1a:	2420      	movs	r4, #32
 8004e1c:	1903      	adds	r3, r0, r4
 8004e1e:	19db      	adds	r3, r3, r7
 8004e20:	210f      	movs	r1, #15
 8004e22:	438a      	bics	r2, r1
 8004e24:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e28:	085b      	lsrs	r3, r3, #1
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	2207      	movs	r2, #7
 8004e2e:	4013      	ands	r3, r2
 8004e30:	b299      	uxth	r1, r3
 8004e32:	1903      	adds	r3, r0, r4
 8004e34:	19db      	adds	r3, r3, r7
 8004e36:	1902      	adds	r2, r0, r4
 8004e38:	19d2      	adds	r2, r2, r7
 8004e3a:	8812      	ldrh	r2, [r2, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	1902      	adds	r2, r0, r4
 8004e46:	19d2      	adds	r2, r2, r7
 8004e48:	8812      	ldrh	r2, [r2, #0]
 8004e4a:	60da      	str	r2, [r3, #12]
 8004e4c:	e05e      	b.n	8004f0c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004e4e:	231a      	movs	r3, #26
 8004e50:	2220      	movs	r2, #32
 8004e52:	189b      	adds	r3, r3, r2
 8004e54:	19db      	adds	r3, r3, r7
 8004e56:	2201      	movs	r2, #1
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	e057      	b.n	8004f0c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e5c:	231b      	movs	r3, #27
 8004e5e:	2220      	movs	r2, #32
 8004e60:	189b      	adds	r3, r3, r2
 8004e62:	19db      	adds	r3, r3, r7
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	2b08      	cmp	r3, #8
 8004e68:	d015      	beq.n	8004e96 <UART_SetConfig+0x442>
 8004e6a:	dc18      	bgt.n	8004e9e <UART_SetConfig+0x44a>
 8004e6c:	2b04      	cmp	r3, #4
 8004e6e:	d00d      	beq.n	8004e8c <UART_SetConfig+0x438>
 8004e70:	dc15      	bgt.n	8004e9e <UART_SetConfig+0x44a>
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d002      	beq.n	8004e7c <UART_SetConfig+0x428>
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d005      	beq.n	8004e86 <UART_SetConfig+0x432>
 8004e7a:	e010      	b.n	8004e9e <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e7c:	f7fe fd02 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8004e80:	0003      	movs	r3, r0
 8004e82:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e84:	e014      	b.n	8004eb0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e86:	4b2e      	ldr	r3, [pc, #184]	; (8004f40 <UART_SetConfig+0x4ec>)
 8004e88:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e8a:	e011      	b.n	8004eb0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e8c:	f7fe fc6e 	bl	800376c <HAL_RCC_GetSysClockFreq>
 8004e90:	0003      	movs	r3, r0
 8004e92:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e94:	e00c      	b.n	8004eb0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e96:	2380      	movs	r3, #128	; 0x80
 8004e98:	021b      	lsls	r3, r3, #8
 8004e9a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e9c:	e008      	b.n	8004eb0 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004ea2:	231a      	movs	r3, #26
 8004ea4:	2220      	movs	r2, #32
 8004ea6:	189b      	adds	r3, r3, r2
 8004ea8:	19db      	adds	r3, r3, r7
 8004eaa:	2201      	movs	r2, #1
 8004eac:	701a      	strb	r2, [r3, #0]
        break;
 8004eae:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d02a      	beq.n	8004f0c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004eba:	4b20      	ldr	r3, [pc, #128]	; (8004f3c <UART_SetConfig+0x4e8>)
 8004ebc:	0052      	lsls	r2, r2, #1
 8004ebe:	5ad3      	ldrh	r3, [r2, r3]
 8004ec0:	0019      	movs	r1, r3
 8004ec2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004ec4:	f7fb f928 	bl	8000118 <__udivsi3>
 8004ec8:	0003      	movs	r3, r0
 8004eca:	001a      	movs	r2, r3
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	085b      	lsrs	r3, r3, #1
 8004ed2:	18d2      	adds	r2, r2, r3
 8004ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	0019      	movs	r1, r3
 8004eda:	0010      	movs	r0, r2
 8004edc:	f7fb f91c 	bl	8000118 <__udivsi3>
 8004ee0:	0003      	movs	r3, r0
 8004ee2:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee6:	2b0f      	cmp	r3, #15
 8004ee8:	d90a      	bls.n	8004f00 <UART_SetConfig+0x4ac>
 8004eea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eec:	2380      	movs	r3, #128	; 0x80
 8004eee:	025b      	lsls	r3, r3, #9
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d205      	bcs.n	8004f00 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	60da      	str	r2, [r3, #12]
 8004efe:	e005      	b.n	8004f0c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004f00:	231a      	movs	r3, #26
 8004f02:	2220      	movs	r2, #32
 8004f04:	189b      	adds	r3, r3, r2
 8004f06:	19db      	adds	r3, r3, r7
 8004f08:	2201      	movs	r2, #1
 8004f0a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0e:	226a      	movs	r2, #106	; 0x6a
 8004f10:	2101      	movs	r1, #1
 8004f12:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f16:	2268      	movs	r2, #104	; 0x68
 8004f18:	2101      	movs	r1, #1
 8004f1a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1e:	2200      	movs	r2, #0
 8004f20:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f24:	2200      	movs	r2, #0
 8004f26:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004f28:	231a      	movs	r3, #26
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	189b      	adds	r3, r3, r2
 8004f2e:	19db      	adds	r3, r3, r7
 8004f30:	781b      	ldrb	r3, [r3, #0]
}
 8004f32:	0018      	movs	r0, r3
 8004f34:	46bd      	mov	sp, r7
 8004f36:	b010      	add	sp, #64	; 0x40
 8004f38:	bdb0      	pop	{r4, r5, r7, pc}
 8004f3a:	46c0      	nop			; (mov r8, r8)
 8004f3c:	08006610 	.word	0x08006610
 8004f40:	00f42400 	.word	0x00f42400

08004f44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f50:	2201      	movs	r2, #1
 8004f52:	4013      	ands	r3, r2
 8004f54:	d00b      	beq.n	8004f6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	4a4a      	ldr	r2, [pc, #296]	; (8005088 <UART_AdvFeatureConfig+0x144>)
 8004f5e:	4013      	ands	r3, r2
 8004f60:	0019      	movs	r1, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f72:	2202      	movs	r2, #2
 8004f74:	4013      	ands	r3, r2
 8004f76:	d00b      	beq.n	8004f90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	4a43      	ldr	r2, [pc, #268]	; (800508c <UART_AdvFeatureConfig+0x148>)
 8004f80:	4013      	ands	r3, r2
 8004f82:	0019      	movs	r1, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f94:	2204      	movs	r2, #4
 8004f96:	4013      	ands	r3, r2
 8004f98:	d00b      	beq.n	8004fb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	4a3b      	ldr	r2, [pc, #236]	; (8005090 <UART_AdvFeatureConfig+0x14c>)
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	0019      	movs	r1, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb6:	2208      	movs	r2, #8
 8004fb8:	4013      	ands	r3, r2
 8004fba:	d00b      	beq.n	8004fd4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	4a34      	ldr	r2, [pc, #208]	; (8005094 <UART_AdvFeatureConfig+0x150>)
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	0019      	movs	r1, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	430a      	orrs	r2, r1
 8004fd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fd8:	2210      	movs	r2, #16
 8004fda:	4013      	ands	r3, r2
 8004fdc:	d00b      	beq.n	8004ff6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	4a2c      	ldr	r2, [pc, #176]	; (8005098 <UART_AdvFeatureConfig+0x154>)
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	0019      	movs	r1, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	d00b      	beq.n	8005018 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	4a25      	ldr	r2, [pc, #148]	; (800509c <UART_AdvFeatureConfig+0x158>)
 8005008:	4013      	ands	r3, r2
 800500a:	0019      	movs	r1, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501c:	2240      	movs	r2, #64	; 0x40
 800501e:	4013      	ands	r3, r2
 8005020:	d01d      	beq.n	800505e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	4a1d      	ldr	r2, [pc, #116]	; (80050a0 <UART_AdvFeatureConfig+0x15c>)
 800502a:	4013      	ands	r3, r2
 800502c:	0019      	movs	r1, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	430a      	orrs	r2, r1
 8005038:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800503e:	2380      	movs	r3, #128	; 0x80
 8005040:	035b      	lsls	r3, r3, #13
 8005042:	429a      	cmp	r2, r3
 8005044:	d10b      	bne.n	800505e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	4a15      	ldr	r2, [pc, #84]	; (80050a4 <UART_AdvFeatureConfig+0x160>)
 800504e:	4013      	ands	r3, r2
 8005050:	0019      	movs	r1, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	430a      	orrs	r2, r1
 800505c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005062:	2280      	movs	r2, #128	; 0x80
 8005064:	4013      	ands	r3, r2
 8005066:	d00b      	beq.n	8005080 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	4a0e      	ldr	r2, [pc, #56]	; (80050a8 <UART_AdvFeatureConfig+0x164>)
 8005070:	4013      	ands	r3, r2
 8005072:	0019      	movs	r1, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	430a      	orrs	r2, r1
 800507e:	605a      	str	r2, [r3, #4]
  }
}
 8005080:	46c0      	nop			; (mov r8, r8)
 8005082:	46bd      	mov	sp, r7
 8005084:	b002      	add	sp, #8
 8005086:	bd80      	pop	{r7, pc}
 8005088:	fffdffff 	.word	0xfffdffff
 800508c:	fffeffff 	.word	0xfffeffff
 8005090:	fffbffff 	.word	0xfffbffff
 8005094:	ffff7fff 	.word	0xffff7fff
 8005098:	ffffefff 	.word	0xffffefff
 800509c:	ffffdfff 	.word	0xffffdfff
 80050a0:	ffefffff 	.word	0xffefffff
 80050a4:	ff9fffff 	.word	0xff9fffff
 80050a8:	fff7ffff 	.word	0xfff7ffff

080050ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2290      	movs	r2, #144	; 0x90
 80050b8:	2100      	movs	r1, #0
 80050ba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050bc:	f7fc f980 	bl	80013c0 <HAL_GetTick>
 80050c0:	0003      	movs	r3, r0
 80050c2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2208      	movs	r2, #8
 80050cc:	4013      	ands	r3, r2
 80050ce:	2b08      	cmp	r3, #8
 80050d0:	d10c      	bne.n	80050ec <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2280      	movs	r2, #128	; 0x80
 80050d6:	0391      	lsls	r1, r2, #14
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	4a1a      	ldr	r2, [pc, #104]	; (8005144 <UART_CheckIdleState+0x98>)
 80050dc:	9200      	str	r2, [sp, #0]
 80050de:	2200      	movs	r2, #0
 80050e0:	f000 f832 	bl	8005148 <UART_WaitOnFlagUntilTimeout>
 80050e4:	1e03      	subs	r3, r0, #0
 80050e6:	d001      	beq.n	80050ec <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e026      	b.n	800513a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2204      	movs	r2, #4
 80050f4:	4013      	ands	r3, r2
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	d10c      	bne.n	8005114 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2280      	movs	r2, #128	; 0x80
 80050fe:	03d1      	lsls	r1, r2, #15
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	4a10      	ldr	r2, [pc, #64]	; (8005144 <UART_CheckIdleState+0x98>)
 8005104:	9200      	str	r2, [sp, #0]
 8005106:	2200      	movs	r2, #0
 8005108:	f000 f81e 	bl	8005148 <UART_WaitOnFlagUntilTimeout>
 800510c:	1e03      	subs	r3, r0, #0
 800510e:	d001      	beq.n	8005114 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e012      	b.n	800513a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2288      	movs	r2, #136	; 0x88
 8005118:	2120      	movs	r1, #32
 800511a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	228c      	movs	r2, #140	; 0x8c
 8005120:	2120      	movs	r1, #32
 8005122:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2284      	movs	r2, #132	; 0x84
 8005134:	2100      	movs	r1, #0
 8005136:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	0018      	movs	r0, r3
 800513c:	46bd      	mov	sp, r7
 800513e:	b004      	add	sp, #16
 8005140:	bd80      	pop	{r7, pc}
 8005142:	46c0      	nop			; (mov r8, r8)
 8005144:	01ffffff 	.word	0x01ffffff

08005148 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b094      	sub	sp, #80	; 0x50
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	603b      	str	r3, [r7, #0]
 8005154:	1dfb      	adds	r3, r7, #7
 8005156:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005158:	e0a7      	b.n	80052aa <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800515a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800515c:	3301      	adds	r3, #1
 800515e:	d100      	bne.n	8005162 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005160:	e0a3      	b.n	80052aa <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005162:	f7fc f92d 	bl	80013c0 <HAL_GetTick>
 8005166:	0002      	movs	r2, r0
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800516e:	429a      	cmp	r2, r3
 8005170:	d302      	bcc.n	8005178 <UART_WaitOnFlagUntilTimeout+0x30>
 8005172:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005174:	2b00      	cmp	r3, #0
 8005176:	d13f      	bne.n	80051f8 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005178:	f3ef 8310 	mrs	r3, PRIMASK
 800517c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800517e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005180:	647b      	str	r3, [r7, #68]	; 0x44
 8005182:	2301      	movs	r3, #1
 8005184:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005188:	f383 8810 	msr	PRIMASK, r3
}
 800518c:	46c0      	nop			; (mov r8, r8)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	494e      	ldr	r1, [pc, #312]	; (80052d4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800519a:	400a      	ands	r2, r1
 800519c:	601a      	str	r2, [r3, #0]
 800519e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051a0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a4:	f383 8810 	msr	PRIMASK, r3
}
 80051a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051aa:	f3ef 8310 	mrs	r3, PRIMASK
 80051ae:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80051b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051b2:	643b      	str	r3, [r7, #64]	; 0x40
 80051b4:	2301      	movs	r3, #1
 80051b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ba:	f383 8810 	msr	PRIMASK, r3
}
 80051be:	46c0      	nop			; (mov r8, r8)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	689a      	ldr	r2, [r3, #8]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2101      	movs	r1, #1
 80051cc:	438a      	bics	r2, r1
 80051ce:	609a      	str	r2, [r3, #8]
 80051d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051d6:	f383 8810 	msr	PRIMASK, r3
}
 80051da:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2288      	movs	r2, #136	; 0x88
 80051e0:	2120      	movs	r1, #32
 80051e2:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	228c      	movs	r2, #140	; 0x8c
 80051e8:	2120      	movs	r1, #32
 80051ea:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2284      	movs	r2, #132	; 0x84
 80051f0:	2100      	movs	r1, #0
 80051f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e069      	b.n	80052cc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2204      	movs	r2, #4
 8005200:	4013      	ands	r3, r2
 8005202:	d052      	beq.n	80052aa <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	69da      	ldr	r2, [r3, #28]
 800520a:	2380      	movs	r3, #128	; 0x80
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	401a      	ands	r2, r3
 8005210:	2380      	movs	r3, #128	; 0x80
 8005212:	011b      	lsls	r3, r3, #4
 8005214:	429a      	cmp	r2, r3
 8005216:	d148      	bne.n	80052aa <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2280      	movs	r2, #128	; 0x80
 800521e:	0112      	lsls	r2, r2, #4
 8005220:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005222:	f3ef 8310 	mrs	r3, PRIMASK
 8005226:	613b      	str	r3, [r7, #16]
  return(result);
 8005228:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800522a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800522c:	2301      	movs	r3, #1
 800522e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f383 8810 	msr	PRIMASK, r3
}
 8005236:	46c0      	nop			; (mov r8, r8)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4924      	ldr	r1, [pc, #144]	; (80052d4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005244:	400a      	ands	r2, r1
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800524a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	f383 8810 	msr	PRIMASK, r3
}
 8005252:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005254:	f3ef 8310 	mrs	r3, PRIMASK
 8005258:	61fb      	str	r3, [r7, #28]
  return(result);
 800525a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800525c:	64bb      	str	r3, [r7, #72]	; 0x48
 800525e:	2301      	movs	r3, #1
 8005260:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	f383 8810 	msr	PRIMASK, r3
}
 8005268:	46c0      	nop			; (mov r8, r8)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2101      	movs	r1, #1
 8005276:	438a      	bics	r2, r1
 8005278:	609a      	str	r2, [r3, #8]
 800527a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800527c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800527e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005280:	f383 8810 	msr	PRIMASK, r3
}
 8005284:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2288      	movs	r2, #136	; 0x88
 800528a:	2120      	movs	r1, #32
 800528c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	228c      	movs	r2, #140	; 0x8c
 8005292:	2120      	movs	r1, #32
 8005294:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2290      	movs	r2, #144	; 0x90
 800529a:	2120      	movs	r1, #32
 800529c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2284      	movs	r2, #132	; 0x84
 80052a2:	2100      	movs	r1, #0
 80052a4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e010      	b.n	80052cc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69db      	ldr	r3, [r3, #28]
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	4013      	ands	r3, r2
 80052b4:	68ba      	ldr	r2, [r7, #8]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	425a      	negs	r2, r3
 80052ba:	4153      	adcs	r3, r2
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	001a      	movs	r2, r3
 80052c0:	1dfb      	adds	r3, r7, #7
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d100      	bne.n	80052ca <UART_WaitOnFlagUntilTimeout+0x182>
 80052c8:	e747      	b.n	800515a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	0018      	movs	r0, r3
 80052ce:	46bd      	mov	sp, r7
 80052d0:	b014      	add	sp, #80	; 0x50
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	fffffe5f 	.word	0xfffffe5f

080052d8 <__errno>:
 80052d8:	4b01      	ldr	r3, [pc, #4]	; (80052e0 <__errno+0x8>)
 80052da:	6818      	ldr	r0, [r3, #0]
 80052dc:	4770      	bx	lr
 80052de:	46c0      	nop			; (mov r8, r8)
 80052e0:	2000003c 	.word	0x2000003c

080052e4 <__libc_init_array>:
 80052e4:	b570      	push	{r4, r5, r6, lr}
 80052e6:	2600      	movs	r6, #0
 80052e8:	4d0c      	ldr	r5, [pc, #48]	; (800531c <__libc_init_array+0x38>)
 80052ea:	4c0d      	ldr	r4, [pc, #52]	; (8005320 <__libc_init_array+0x3c>)
 80052ec:	1b64      	subs	r4, r4, r5
 80052ee:	10a4      	asrs	r4, r4, #2
 80052f0:	42a6      	cmp	r6, r4
 80052f2:	d109      	bne.n	8005308 <__libc_init_array+0x24>
 80052f4:	2600      	movs	r6, #0
 80052f6:	f000 fff9 	bl	80062ec <_init>
 80052fa:	4d0a      	ldr	r5, [pc, #40]	; (8005324 <__libc_init_array+0x40>)
 80052fc:	4c0a      	ldr	r4, [pc, #40]	; (8005328 <__libc_init_array+0x44>)
 80052fe:	1b64      	subs	r4, r4, r5
 8005300:	10a4      	asrs	r4, r4, #2
 8005302:	42a6      	cmp	r6, r4
 8005304:	d105      	bne.n	8005312 <__libc_init_array+0x2e>
 8005306:	bd70      	pop	{r4, r5, r6, pc}
 8005308:	00b3      	lsls	r3, r6, #2
 800530a:	58eb      	ldr	r3, [r5, r3]
 800530c:	4798      	blx	r3
 800530e:	3601      	adds	r6, #1
 8005310:	e7ee      	b.n	80052f0 <__libc_init_array+0xc>
 8005312:	00b3      	lsls	r3, r6, #2
 8005314:	58eb      	ldr	r3, [r5, r3]
 8005316:	4798      	blx	r3
 8005318:	3601      	adds	r6, #1
 800531a:	e7f2      	b.n	8005302 <__libc_init_array+0x1e>
 800531c:	080066c8 	.word	0x080066c8
 8005320:	080066c8 	.word	0x080066c8
 8005324:	080066c8 	.word	0x080066c8
 8005328:	080066cc 	.word	0x080066cc

0800532c <memset>:
 800532c:	0003      	movs	r3, r0
 800532e:	1882      	adds	r2, r0, r2
 8005330:	4293      	cmp	r3, r2
 8005332:	d100      	bne.n	8005336 <memset+0xa>
 8005334:	4770      	bx	lr
 8005336:	7019      	strb	r1, [r3, #0]
 8005338:	3301      	adds	r3, #1
 800533a:	e7f9      	b.n	8005330 <memset+0x4>

0800533c <iprintf>:
 800533c:	b40f      	push	{r0, r1, r2, r3}
 800533e:	4b0b      	ldr	r3, [pc, #44]	; (800536c <iprintf+0x30>)
 8005340:	b513      	push	{r0, r1, r4, lr}
 8005342:	681c      	ldr	r4, [r3, #0]
 8005344:	2c00      	cmp	r4, #0
 8005346:	d005      	beq.n	8005354 <iprintf+0x18>
 8005348:	69a3      	ldr	r3, [r4, #24]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d102      	bne.n	8005354 <iprintf+0x18>
 800534e:	0020      	movs	r0, r4
 8005350:	f000 f870 	bl	8005434 <__sinit>
 8005354:	ab05      	add	r3, sp, #20
 8005356:	0020      	movs	r0, r4
 8005358:	9a04      	ldr	r2, [sp, #16]
 800535a:	68a1      	ldr	r1, [r4, #8]
 800535c:	9301      	str	r3, [sp, #4]
 800535e:	f000 f9cd 	bl	80056fc <_vfiprintf_r>
 8005362:	bc16      	pop	{r1, r2, r4}
 8005364:	bc08      	pop	{r3}
 8005366:	b004      	add	sp, #16
 8005368:	4718      	bx	r3
 800536a:	46c0      	nop			; (mov r8, r8)
 800536c:	2000003c 	.word	0x2000003c

08005370 <std>:
 8005370:	2300      	movs	r3, #0
 8005372:	b510      	push	{r4, lr}
 8005374:	0004      	movs	r4, r0
 8005376:	6003      	str	r3, [r0, #0]
 8005378:	6043      	str	r3, [r0, #4]
 800537a:	6083      	str	r3, [r0, #8]
 800537c:	8181      	strh	r1, [r0, #12]
 800537e:	6643      	str	r3, [r0, #100]	; 0x64
 8005380:	0019      	movs	r1, r3
 8005382:	81c2      	strh	r2, [r0, #14]
 8005384:	6103      	str	r3, [r0, #16]
 8005386:	6143      	str	r3, [r0, #20]
 8005388:	6183      	str	r3, [r0, #24]
 800538a:	2208      	movs	r2, #8
 800538c:	305c      	adds	r0, #92	; 0x5c
 800538e:	f7ff ffcd 	bl	800532c <memset>
 8005392:	4b05      	ldr	r3, [pc, #20]	; (80053a8 <std+0x38>)
 8005394:	6224      	str	r4, [r4, #32]
 8005396:	6263      	str	r3, [r4, #36]	; 0x24
 8005398:	4b04      	ldr	r3, [pc, #16]	; (80053ac <std+0x3c>)
 800539a:	62a3      	str	r3, [r4, #40]	; 0x28
 800539c:	4b04      	ldr	r3, [pc, #16]	; (80053b0 <std+0x40>)
 800539e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80053a0:	4b04      	ldr	r3, [pc, #16]	; (80053b4 <std+0x44>)
 80053a2:	6323      	str	r3, [r4, #48]	; 0x30
 80053a4:	bd10      	pop	{r4, pc}
 80053a6:	46c0      	nop			; (mov r8, r8)
 80053a8:	08005c99 	.word	0x08005c99
 80053ac:	08005cc1 	.word	0x08005cc1
 80053b0:	08005cf9 	.word	0x08005cf9
 80053b4:	08005d25 	.word	0x08005d25

080053b8 <_cleanup_r>:
 80053b8:	b510      	push	{r4, lr}
 80053ba:	4902      	ldr	r1, [pc, #8]	; (80053c4 <_cleanup_r+0xc>)
 80053bc:	f000 f8ba 	bl	8005534 <_fwalk_reent>
 80053c0:	bd10      	pop	{r4, pc}
 80053c2:	46c0      	nop			; (mov r8, r8)
 80053c4:	08006031 	.word	0x08006031

080053c8 <__sfmoreglue>:
 80053c8:	b570      	push	{r4, r5, r6, lr}
 80053ca:	2568      	movs	r5, #104	; 0x68
 80053cc:	1e4a      	subs	r2, r1, #1
 80053ce:	4355      	muls	r5, r2
 80053d0:	000e      	movs	r6, r1
 80053d2:	0029      	movs	r1, r5
 80053d4:	3174      	adds	r1, #116	; 0x74
 80053d6:	f000 f8f3 	bl	80055c0 <_malloc_r>
 80053da:	1e04      	subs	r4, r0, #0
 80053dc:	d008      	beq.n	80053f0 <__sfmoreglue+0x28>
 80053de:	2100      	movs	r1, #0
 80053e0:	002a      	movs	r2, r5
 80053e2:	6001      	str	r1, [r0, #0]
 80053e4:	6046      	str	r6, [r0, #4]
 80053e6:	300c      	adds	r0, #12
 80053e8:	60a0      	str	r0, [r4, #8]
 80053ea:	3268      	adds	r2, #104	; 0x68
 80053ec:	f7ff ff9e 	bl	800532c <memset>
 80053f0:	0020      	movs	r0, r4
 80053f2:	bd70      	pop	{r4, r5, r6, pc}

080053f4 <__sfp_lock_acquire>:
 80053f4:	b510      	push	{r4, lr}
 80053f6:	4802      	ldr	r0, [pc, #8]	; (8005400 <__sfp_lock_acquire+0xc>)
 80053f8:	f000 f8bd 	bl	8005576 <__retarget_lock_acquire_recursive>
 80053fc:	bd10      	pop	{r4, pc}
 80053fe:	46c0      	nop			; (mov r8, r8)
 8005400:	200001f5 	.word	0x200001f5

08005404 <__sfp_lock_release>:
 8005404:	b510      	push	{r4, lr}
 8005406:	4802      	ldr	r0, [pc, #8]	; (8005410 <__sfp_lock_release+0xc>)
 8005408:	f000 f8b6 	bl	8005578 <__retarget_lock_release_recursive>
 800540c:	bd10      	pop	{r4, pc}
 800540e:	46c0      	nop			; (mov r8, r8)
 8005410:	200001f5 	.word	0x200001f5

08005414 <__sinit_lock_acquire>:
 8005414:	b510      	push	{r4, lr}
 8005416:	4802      	ldr	r0, [pc, #8]	; (8005420 <__sinit_lock_acquire+0xc>)
 8005418:	f000 f8ad 	bl	8005576 <__retarget_lock_acquire_recursive>
 800541c:	bd10      	pop	{r4, pc}
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	200001f6 	.word	0x200001f6

08005424 <__sinit_lock_release>:
 8005424:	b510      	push	{r4, lr}
 8005426:	4802      	ldr	r0, [pc, #8]	; (8005430 <__sinit_lock_release+0xc>)
 8005428:	f000 f8a6 	bl	8005578 <__retarget_lock_release_recursive>
 800542c:	bd10      	pop	{r4, pc}
 800542e:	46c0      	nop			; (mov r8, r8)
 8005430:	200001f6 	.word	0x200001f6

08005434 <__sinit>:
 8005434:	b513      	push	{r0, r1, r4, lr}
 8005436:	0004      	movs	r4, r0
 8005438:	f7ff ffec 	bl	8005414 <__sinit_lock_acquire>
 800543c:	69a3      	ldr	r3, [r4, #24]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <__sinit+0x14>
 8005442:	f7ff ffef 	bl	8005424 <__sinit_lock_release>
 8005446:	bd13      	pop	{r0, r1, r4, pc}
 8005448:	64a3      	str	r3, [r4, #72]	; 0x48
 800544a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800544c:	6523      	str	r3, [r4, #80]	; 0x50
 800544e:	4b13      	ldr	r3, [pc, #76]	; (800549c <__sinit+0x68>)
 8005450:	4a13      	ldr	r2, [pc, #76]	; (80054a0 <__sinit+0x6c>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	62a2      	str	r2, [r4, #40]	; 0x28
 8005456:	9301      	str	r3, [sp, #4]
 8005458:	42a3      	cmp	r3, r4
 800545a:	d101      	bne.n	8005460 <__sinit+0x2c>
 800545c:	2301      	movs	r3, #1
 800545e:	61a3      	str	r3, [r4, #24]
 8005460:	0020      	movs	r0, r4
 8005462:	f000 f81f 	bl	80054a4 <__sfp>
 8005466:	6060      	str	r0, [r4, #4]
 8005468:	0020      	movs	r0, r4
 800546a:	f000 f81b 	bl	80054a4 <__sfp>
 800546e:	60a0      	str	r0, [r4, #8]
 8005470:	0020      	movs	r0, r4
 8005472:	f000 f817 	bl	80054a4 <__sfp>
 8005476:	2200      	movs	r2, #0
 8005478:	2104      	movs	r1, #4
 800547a:	60e0      	str	r0, [r4, #12]
 800547c:	6860      	ldr	r0, [r4, #4]
 800547e:	f7ff ff77 	bl	8005370 <std>
 8005482:	2201      	movs	r2, #1
 8005484:	2109      	movs	r1, #9
 8005486:	68a0      	ldr	r0, [r4, #8]
 8005488:	f7ff ff72 	bl	8005370 <std>
 800548c:	2202      	movs	r2, #2
 800548e:	2112      	movs	r1, #18
 8005490:	68e0      	ldr	r0, [r4, #12]
 8005492:	f7ff ff6d 	bl	8005370 <std>
 8005496:	2301      	movs	r3, #1
 8005498:	61a3      	str	r3, [r4, #24]
 800549a:	e7d2      	b.n	8005442 <__sinit+0xe>
 800549c:	08006628 	.word	0x08006628
 80054a0:	080053b9 	.word	0x080053b9

080054a4 <__sfp>:
 80054a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054a6:	0007      	movs	r7, r0
 80054a8:	f7ff ffa4 	bl	80053f4 <__sfp_lock_acquire>
 80054ac:	4b1f      	ldr	r3, [pc, #124]	; (800552c <__sfp+0x88>)
 80054ae:	681e      	ldr	r6, [r3, #0]
 80054b0:	69b3      	ldr	r3, [r6, #24]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d102      	bne.n	80054bc <__sfp+0x18>
 80054b6:	0030      	movs	r0, r6
 80054b8:	f7ff ffbc 	bl	8005434 <__sinit>
 80054bc:	3648      	adds	r6, #72	; 0x48
 80054be:	68b4      	ldr	r4, [r6, #8]
 80054c0:	6873      	ldr	r3, [r6, #4]
 80054c2:	3b01      	subs	r3, #1
 80054c4:	d504      	bpl.n	80054d0 <__sfp+0x2c>
 80054c6:	6833      	ldr	r3, [r6, #0]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d022      	beq.n	8005512 <__sfp+0x6e>
 80054cc:	6836      	ldr	r6, [r6, #0]
 80054ce:	e7f6      	b.n	80054be <__sfp+0x1a>
 80054d0:	220c      	movs	r2, #12
 80054d2:	5ea5      	ldrsh	r5, [r4, r2]
 80054d4:	2d00      	cmp	r5, #0
 80054d6:	d11a      	bne.n	800550e <__sfp+0x6a>
 80054d8:	0020      	movs	r0, r4
 80054da:	4b15      	ldr	r3, [pc, #84]	; (8005530 <__sfp+0x8c>)
 80054dc:	3058      	adds	r0, #88	; 0x58
 80054de:	60e3      	str	r3, [r4, #12]
 80054e0:	6665      	str	r5, [r4, #100]	; 0x64
 80054e2:	f000 f847 	bl	8005574 <__retarget_lock_init_recursive>
 80054e6:	f7ff ff8d 	bl	8005404 <__sfp_lock_release>
 80054ea:	0020      	movs	r0, r4
 80054ec:	2208      	movs	r2, #8
 80054ee:	0029      	movs	r1, r5
 80054f0:	6025      	str	r5, [r4, #0]
 80054f2:	60a5      	str	r5, [r4, #8]
 80054f4:	6065      	str	r5, [r4, #4]
 80054f6:	6125      	str	r5, [r4, #16]
 80054f8:	6165      	str	r5, [r4, #20]
 80054fa:	61a5      	str	r5, [r4, #24]
 80054fc:	305c      	adds	r0, #92	; 0x5c
 80054fe:	f7ff ff15 	bl	800532c <memset>
 8005502:	6365      	str	r5, [r4, #52]	; 0x34
 8005504:	63a5      	str	r5, [r4, #56]	; 0x38
 8005506:	64a5      	str	r5, [r4, #72]	; 0x48
 8005508:	64e5      	str	r5, [r4, #76]	; 0x4c
 800550a:	0020      	movs	r0, r4
 800550c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800550e:	3468      	adds	r4, #104	; 0x68
 8005510:	e7d7      	b.n	80054c2 <__sfp+0x1e>
 8005512:	2104      	movs	r1, #4
 8005514:	0038      	movs	r0, r7
 8005516:	f7ff ff57 	bl	80053c8 <__sfmoreglue>
 800551a:	1e04      	subs	r4, r0, #0
 800551c:	6030      	str	r0, [r6, #0]
 800551e:	d1d5      	bne.n	80054cc <__sfp+0x28>
 8005520:	f7ff ff70 	bl	8005404 <__sfp_lock_release>
 8005524:	230c      	movs	r3, #12
 8005526:	603b      	str	r3, [r7, #0]
 8005528:	e7ef      	b.n	800550a <__sfp+0x66>
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	08006628 	.word	0x08006628
 8005530:	ffff0001 	.word	0xffff0001

08005534 <_fwalk_reent>:
 8005534:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005536:	0004      	movs	r4, r0
 8005538:	0006      	movs	r6, r0
 800553a:	2700      	movs	r7, #0
 800553c:	9101      	str	r1, [sp, #4]
 800553e:	3448      	adds	r4, #72	; 0x48
 8005540:	6863      	ldr	r3, [r4, #4]
 8005542:	68a5      	ldr	r5, [r4, #8]
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	9b00      	ldr	r3, [sp, #0]
 8005548:	3b01      	subs	r3, #1
 800554a:	9300      	str	r3, [sp, #0]
 800554c:	d504      	bpl.n	8005558 <_fwalk_reent+0x24>
 800554e:	6824      	ldr	r4, [r4, #0]
 8005550:	2c00      	cmp	r4, #0
 8005552:	d1f5      	bne.n	8005540 <_fwalk_reent+0xc>
 8005554:	0038      	movs	r0, r7
 8005556:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005558:	89ab      	ldrh	r3, [r5, #12]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d908      	bls.n	8005570 <_fwalk_reent+0x3c>
 800555e:	220e      	movs	r2, #14
 8005560:	5eab      	ldrsh	r3, [r5, r2]
 8005562:	3301      	adds	r3, #1
 8005564:	d004      	beq.n	8005570 <_fwalk_reent+0x3c>
 8005566:	0029      	movs	r1, r5
 8005568:	0030      	movs	r0, r6
 800556a:	9b01      	ldr	r3, [sp, #4]
 800556c:	4798      	blx	r3
 800556e:	4307      	orrs	r7, r0
 8005570:	3568      	adds	r5, #104	; 0x68
 8005572:	e7e8      	b.n	8005546 <_fwalk_reent+0x12>

08005574 <__retarget_lock_init_recursive>:
 8005574:	4770      	bx	lr

08005576 <__retarget_lock_acquire_recursive>:
 8005576:	4770      	bx	lr

08005578 <__retarget_lock_release_recursive>:
 8005578:	4770      	bx	lr
	...

0800557c <sbrk_aligned>:
 800557c:	b570      	push	{r4, r5, r6, lr}
 800557e:	4e0f      	ldr	r6, [pc, #60]	; (80055bc <sbrk_aligned+0x40>)
 8005580:	000d      	movs	r5, r1
 8005582:	6831      	ldr	r1, [r6, #0]
 8005584:	0004      	movs	r4, r0
 8005586:	2900      	cmp	r1, #0
 8005588:	d102      	bne.n	8005590 <sbrk_aligned+0x14>
 800558a:	f000 fb73 	bl	8005c74 <_sbrk_r>
 800558e:	6030      	str	r0, [r6, #0]
 8005590:	0029      	movs	r1, r5
 8005592:	0020      	movs	r0, r4
 8005594:	f000 fb6e 	bl	8005c74 <_sbrk_r>
 8005598:	1c43      	adds	r3, r0, #1
 800559a:	d00a      	beq.n	80055b2 <sbrk_aligned+0x36>
 800559c:	2303      	movs	r3, #3
 800559e:	1cc5      	adds	r5, r0, #3
 80055a0:	439d      	bics	r5, r3
 80055a2:	42a8      	cmp	r0, r5
 80055a4:	d007      	beq.n	80055b6 <sbrk_aligned+0x3a>
 80055a6:	1a29      	subs	r1, r5, r0
 80055a8:	0020      	movs	r0, r4
 80055aa:	f000 fb63 	bl	8005c74 <_sbrk_r>
 80055ae:	1c43      	adds	r3, r0, #1
 80055b0:	d101      	bne.n	80055b6 <sbrk_aligned+0x3a>
 80055b2:	2501      	movs	r5, #1
 80055b4:	426d      	negs	r5, r5
 80055b6:	0028      	movs	r0, r5
 80055b8:	bd70      	pop	{r4, r5, r6, pc}
 80055ba:	46c0      	nop			; (mov r8, r8)
 80055bc:	200001fc 	.word	0x200001fc

080055c0 <_malloc_r>:
 80055c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055c2:	2203      	movs	r2, #3
 80055c4:	1ccb      	adds	r3, r1, #3
 80055c6:	4393      	bics	r3, r2
 80055c8:	3308      	adds	r3, #8
 80055ca:	0006      	movs	r6, r0
 80055cc:	001f      	movs	r7, r3
 80055ce:	2b0c      	cmp	r3, #12
 80055d0:	d232      	bcs.n	8005638 <_malloc_r+0x78>
 80055d2:	270c      	movs	r7, #12
 80055d4:	42b9      	cmp	r1, r7
 80055d6:	d831      	bhi.n	800563c <_malloc_r+0x7c>
 80055d8:	0030      	movs	r0, r6
 80055da:	f000 fdf5 	bl	80061c8 <__malloc_lock>
 80055de:	4d32      	ldr	r5, [pc, #200]	; (80056a8 <_malloc_r+0xe8>)
 80055e0:	682b      	ldr	r3, [r5, #0]
 80055e2:	001c      	movs	r4, r3
 80055e4:	2c00      	cmp	r4, #0
 80055e6:	d12e      	bne.n	8005646 <_malloc_r+0x86>
 80055e8:	0039      	movs	r1, r7
 80055ea:	0030      	movs	r0, r6
 80055ec:	f7ff ffc6 	bl	800557c <sbrk_aligned>
 80055f0:	0004      	movs	r4, r0
 80055f2:	1c43      	adds	r3, r0, #1
 80055f4:	d11e      	bne.n	8005634 <_malloc_r+0x74>
 80055f6:	682c      	ldr	r4, [r5, #0]
 80055f8:	0025      	movs	r5, r4
 80055fa:	2d00      	cmp	r5, #0
 80055fc:	d14a      	bne.n	8005694 <_malloc_r+0xd4>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	0029      	movs	r1, r5
 8005602:	18e3      	adds	r3, r4, r3
 8005604:	0030      	movs	r0, r6
 8005606:	9301      	str	r3, [sp, #4]
 8005608:	f000 fb34 	bl	8005c74 <_sbrk_r>
 800560c:	9b01      	ldr	r3, [sp, #4]
 800560e:	4283      	cmp	r3, r0
 8005610:	d143      	bne.n	800569a <_malloc_r+0xda>
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	3703      	adds	r7, #3
 8005616:	1aff      	subs	r7, r7, r3
 8005618:	2303      	movs	r3, #3
 800561a:	439f      	bics	r7, r3
 800561c:	3708      	adds	r7, #8
 800561e:	2f0c      	cmp	r7, #12
 8005620:	d200      	bcs.n	8005624 <_malloc_r+0x64>
 8005622:	270c      	movs	r7, #12
 8005624:	0039      	movs	r1, r7
 8005626:	0030      	movs	r0, r6
 8005628:	f7ff ffa8 	bl	800557c <sbrk_aligned>
 800562c:	1c43      	adds	r3, r0, #1
 800562e:	d034      	beq.n	800569a <_malloc_r+0xda>
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	19df      	adds	r7, r3, r7
 8005634:	6027      	str	r7, [r4, #0]
 8005636:	e013      	b.n	8005660 <_malloc_r+0xa0>
 8005638:	2b00      	cmp	r3, #0
 800563a:	dacb      	bge.n	80055d4 <_malloc_r+0x14>
 800563c:	230c      	movs	r3, #12
 800563e:	2500      	movs	r5, #0
 8005640:	6033      	str	r3, [r6, #0]
 8005642:	0028      	movs	r0, r5
 8005644:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005646:	6822      	ldr	r2, [r4, #0]
 8005648:	1bd1      	subs	r1, r2, r7
 800564a:	d420      	bmi.n	800568e <_malloc_r+0xce>
 800564c:	290b      	cmp	r1, #11
 800564e:	d917      	bls.n	8005680 <_malloc_r+0xc0>
 8005650:	19e2      	adds	r2, r4, r7
 8005652:	6027      	str	r7, [r4, #0]
 8005654:	42a3      	cmp	r3, r4
 8005656:	d111      	bne.n	800567c <_malloc_r+0xbc>
 8005658:	602a      	str	r2, [r5, #0]
 800565a:	6863      	ldr	r3, [r4, #4]
 800565c:	6011      	str	r1, [r2, #0]
 800565e:	6053      	str	r3, [r2, #4]
 8005660:	0030      	movs	r0, r6
 8005662:	0025      	movs	r5, r4
 8005664:	f000 fdb8 	bl	80061d8 <__malloc_unlock>
 8005668:	2207      	movs	r2, #7
 800566a:	350b      	adds	r5, #11
 800566c:	1d23      	adds	r3, r4, #4
 800566e:	4395      	bics	r5, r2
 8005670:	1aea      	subs	r2, r5, r3
 8005672:	429d      	cmp	r5, r3
 8005674:	d0e5      	beq.n	8005642 <_malloc_r+0x82>
 8005676:	1b5b      	subs	r3, r3, r5
 8005678:	50a3      	str	r3, [r4, r2]
 800567a:	e7e2      	b.n	8005642 <_malloc_r+0x82>
 800567c:	605a      	str	r2, [r3, #4]
 800567e:	e7ec      	b.n	800565a <_malloc_r+0x9a>
 8005680:	6862      	ldr	r2, [r4, #4]
 8005682:	42a3      	cmp	r3, r4
 8005684:	d101      	bne.n	800568a <_malloc_r+0xca>
 8005686:	602a      	str	r2, [r5, #0]
 8005688:	e7ea      	b.n	8005660 <_malloc_r+0xa0>
 800568a:	605a      	str	r2, [r3, #4]
 800568c:	e7e8      	b.n	8005660 <_malloc_r+0xa0>
 800568e:	0023      	movs	r3, r4
 8005690:	6864      	ldr	r4, [r4, #4]
 8005692:	e7a7      	b.n	80055e4 <_malloc_r+0x24>
 8005694:	002c      	movs	r4, r5
 8005696:	686d      	ldr	r5, [r5, #4]
 8005698:	e7af      	b.n	80055fa <_malloc_r+0x3a>
 800569a:	230c      	movs	r3, #12
 800569c:	0030      	movs	r0, r6
 800569e:	6033      	str	r3, [r6, #0]
 80056a0:	f000 fd9a 	bl	80061d8 <__malloc_unlock>
 80056a4:	e7cd      	b.n	8005642 <_malloc_r+0x82>
 80056a6:	46c0      	nop			; (mov r8, r8)
 80056a8:	200001f8 	.word	0x200001f8

080056ac <__sfputc_r>:
 80056ac:	6893      	ldr	r3, [r2, #8]
 80056ae:	b510      	push	{r4, lr}
 80056b0:	3b01      	subs	r3, #1
 80056b2:	6093      	str	r3, [r2, #8]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	da04      	bge.n	80056c2 <__sfputc_r+0x16>
 80056b8:	6994      	ldr	r4, [r2, #24]
 80056ba:	42a3      	cmp	r3, r4
 80056bc:	db07      	blt.n	80056ce <__sfputc_r+0x22>
 80056be:	290a      	cmp	r1, #10
 80056c0:	d005      	beq.n	80056ce <__sfputc_r+0x22>
 80056c2:	6813      	ldr	r3, [r2, #0]
 80056c4:	1c58      	adds	r0, r3, #1
 80056c6:	6010      	str	r0, [r2, #0]
 80056c8:	7019      	strb	r1, [r3, #0]
 80056ca:	0008      	movs	r0, r1
 80056cc:	bd10      	pop	{r4, pc}
 80056ce:	f000 fb2f 	bl	8005d30 <__swbuf_r>
 80056d2:	0001      	movs	r1, r0
 80056d4:	e7f9      	b.n	80056ca <__sfputc_r+0x1e>

080056d6 <__sfputs_r>:
 80056d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056d8:	0006      	movs	r6, r0
 80056da:	000f      	movs	r7, r1
 80056dc:	0014      	movs	r4, r2
 80056de:	18d5      	adds	r5, r2, r3
 80056e0:	42ac      	cmp	r4, r5
 80056e2:	d101      	bne.n	80056e8 <__sfputs_r+0x12>
 80056e4:	2000      	movs	r0, #0
 80056e6:	e007      	b.n	80056f8 <__sfputs_r+0x22>
 80056e8:	7821      	ldrb	r1, [r4, #0]
 80056ea:	003a      	movs	r2, r7
 80056ec:	0030      	movs	r0, r6
 80056ee:	f7ff ffdd 	bl	80056ac <__sfputc_r>
 80056f2:	3401      	adds	r4, #1
 80056f4:	1c43      	adds	r3, r0, #1
 80056f6:	d1f3      	bne.n	80056e0 <__sfputs_r+0xa>
 80056f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080056fc <_vfiprintf_r>:
 80056fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056fe:	b0a1      	sub	sp, #132	; 0x84
 8005700:	0006      	movs	r6, r0
 8005702:	000c      	movs	r4, r1
 8005704:	001f      	movs	r7, r3
 8005706:	9203      	str	r2, [sp, #12]
 8005708:	2800      	cmp	r0, #0
 800570a:	d004      	beq.n	8005716 <_vfiprintf_r+0x1a>
 800570c:	6983      	ldr	r3, [r0, #24]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <_vfiprintf_r+0x1a>
 8005712:	f7ff fe8f 	bl	8005434 <__sinit>
 8005716:	4b8e      	ldr	r3, [pc, #568]	; (8005950 <_vfiprintf_r+0x254>)
 8005718:	429c      	cmp	r4, r3
 800571a:	d11c      	bne.n	8005756 <_vfiprintf_r+0x5a>
 800571c:	6874      	ldr	r4, [r6, #4]
 800571e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005720:	07db      	lsls	r3, r3, #31
 8005722:	d405      	bmi.n	8005730 <_vfiprintf_r+0x34>
 8005724:	89a3      	ldrh	r3, [r4, #12]
 8005726:	059b      	lsls	r3, r3, #22
 8005728:	d402      	bmi.n	8005730 <_vfiprintf_r+0x34>
 800572a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800572c:	f7ff ff23 	bl	8005576 <__retarget_lock_acquire_recursive>
 8005730:	89a3      	ldrh	r3, [r4, #12]
 8005732:	071b      	lsls	r3, r3, #28
 8005734:	d502      	bpl.n	800573c <_vfiprintf_r+0x40>
 8005736:	6923      	ldr	r3, [r4, #16]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d11d      	bne.n	8005778 <_vfiprintf_r+0x7c>
 800573c:	0021      	movs	r1, r4
 800573e:	0030      	movs	r0, r6
 8005740:	f000 fb60 	bl	8005e04 <__swsetup_r>
 8005744:	2800      	cmp	r0, #0
 8005746:	d017      	beq.n	8005778 <_vfiprintf_r+0x7c>
 8005748:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800574a:	07db      	lsls	r3, r3, #31
 800574c:	d50d      	bpl.n	800576a <_vfiprintf_r+0x6e>
 800574e:	2001      	movs	r0, #1
 8005750:	4240      	negs	r0, r0
 8005752:	b021      	add	sp, #132	; 0x84
 8005754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005756:	4b7f      	ldr	r3, [pc, #508]	; (8005954 <_vfiprintf_r+0x258>)
 8005758:	429c      	cmp	r4, r3
 800575a:	d101      	bne.n	8005760 <_vfiprintf_r+0x64>
 800575c:	68b4      	ldr	r4, [r6, #8]
 800575e:	e7de      	b.n	800571e <_vfiprintf_r+0x22>
 8005760:	4b7d      	ldr	r3, [pc, #500]	; (8005958 <_vfiprintf_r+0x25c>)
 8005762:	429c      	cmp	r4, r3
 8005764:	d1db      	bne.n	800571e <_vfiprintf_r+0x22>
 8005766:	68f4      	ldr	r4, [r6, #12]
 8005768:	e7d9      	b.n	800571e <_vfiprintf_r+0x22>
 800576a:	89a3      	ldrh	r3, [r4, #12]
 800576c:	059b      	lsls	r3, r3, #22
 800576e:	d4ee      	bmi.n	800574e <_vfiprintf_r+0x52>
 8005770:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005772:	f7ff ff01 	bl	8005578 <__retarget_lock_release_recursive>
 8005776:	e7ea      	b.n	800574e <_vfiprintf_r+0x52>
 8005778:	2300      	movs	r3, #0
 800577a:	ad08      	add	r5, sp, #32
 800577c:	616b      	str	r3, [r5, #20]
 800577e:	3320      	adds	r3, #32
 8005780:	766b      	strb	r3, [r5, #25]
 8005782:	3310      	adds	r3, #16
 8005784:	76ab      	strb	r3, [r5, #26]
 8005786:	9707      	str	r7, [sp, #28]
 8005788:	9f03      	ldr	r7, [sp, #12]
 800578a:	783b      	ldrb	r3, [r7, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <_vfiprintf_r+0x98>
 8005790:	2b25      	cmp	r3, #37	; 0x25
 8005792:	d14e      	bne.n	8005832 <_vfiprintf_r+0x136>
 8005794:	9b03      	ldr	r3, [sp, #12]
 8005796:	1afb      	subs	r3, r7, r3
 8005798:	9305      	str	r3, [sp, #20]
 800579a:	9b03      	ldr	r3, [sp, #12]
 800579c:	429f      	cmp	r7, r3
 800579e:	d00d      	beq.n	80057bc <_vfiprintf_r+0xc0>
 80057a0:	9b05      	ldr	r3, [sp, #20]
 80057a2:	0021      	movs	r1, r4
 80057a4:	0030      	movs	r0, r6
 80057a6:	9a03      	ldr	r2, [sp, #12]
 80057a8:	f7ff ff95 	bl	80056d6 <__sfputs_r>
 80057ac:	1c43      	adds	r3, r0, #1
 80057ae:	d100      	bne.n	80057b2 <_vfiprintf_r+0xb6>
 80057b0:	e0b5      	b.n	800591e <_vfiprintf_r+0x222>
 80057b2:	696a      	ldr	r2, [r5, #20]
 80057b4:	9b05      	ldr	r3, [sp, #20]
 80057b6:	4694      	mov	ip, r2
 80057b8:	4463      	add	r3, ip
 80057ba:	616b      	str	r3, [r5, #20]
 80057bc:	783b      	ldrb	r3, [r7, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d100      	bne.n	80057c4 <_vfiprintf_r+0xc8>
 80057c2:	e0ac      	b.n	800591e <_vfiprintf_r+0x222>
 80057c4:	2201      	movs	r2, #1
 80057c6:	1c7b      	adds	r3, r7, #1
 80057c8:	9303      	str	r3, [sp, #12]
 80057ca:	2300      	movs	r3, #0
 80057cc:	4252      	negs	r2, r2
 80057ce:	606a      	str	r2, [r5, #4]
 80057d0:	a904      	add	r1, sp, #16
 80057d2:	3254      	adds	r2, #84	; 0x54
 80057d4:	1852      	adds	r2, r2, r1
 80057d6:	602b      	str	r3, [r5, #0]
 80057d8:	60eb      	str	r3, [r5, #12]
 80057da:	60ab      	str	r3, [r5, #8]
 80057dc:	7013      	strb	r3, [r2, #0]
 80057de:	65ab      	str	r3, [r5, #88]	; 0x58
 80057e0:	9b03      	ldr	r3, [sp, #12]
 80057e2:	2205      	movs	r2, #5
 80057e4:	7819      	ldrb	r1, [r3, #0]
 80057e6:	485d      	ldr	r0, [pc, #372]	; (800595c <_vfiprintf_r+0x260>)
 80057e8:	f000 fce2 	bl	80061b0 <memchr>
 80057ec:	9b03      	ldr	r3, [sp, #12]
 80057ee:	1c5f      	adds	r7, r3, #1
 80057f0:	2800      	cmp	r0, #0
 80057f2:	d120      	bne.n	8005836 <_vfiprintf_r+0x13a>
 80057f4:	682a      	ldr	r2, [r5, #0]
 80057f6:	06d3      	lsls	r3, r2, #27
 80057f8:	d504      	bpl.n	8005804 <_vfiprintf_r+0x108>
 80057fa:	2353      	movs	r3, #83	; 0x53
 80057fc:	a904      	add	r1, sp, #16
 80057fe:	185b      	adds	r3, r3, r1
 8005800:	2120      	movs	r1, #32
 8005802:	7019      	strb	r1, [r3, #0]
 8005804:	0713      	lsls	r3, r2, #28
 8005806:	d504      	bpl.n	8005812 <_vfiprintf_r+0x116>
 8005808:	2353      	movs	r3, #83	; 0x53
 800580a:	a904      	add	r1, sp, #16
 800580c:	185b      	adds	r3, r3, r1
 800580e:	212b      	movs	r1, #43	; 0x2b
 8005810:	7019      	strb	r1, [r3, #0]
 8005812:	9b03      	ldr	r3, [sp, #12]
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	2b2a      	cmp	r3, #42	; 0x2a
 8005818:	d016      	beq.n	8005848 <_vfiprintf_r+0x14c>
 800581a:	2100      	movs	r1, #0
 800581c:	68eb      	ldr	r3, [r5, #12]
 800581e:	9f03      	ldr	r7, [sp, #12]
 8005820:	783a      	ldrb	r2, [r7, #0]
 8005822:	1c78      	adds	r0, r7, #1
 8005824:	3a30      	subs	r2, #48	; 0x30
 8005826:	4684      	mov	ip, r0
 8005828:	2a09      	cmp	r2, #9
 800582a:	d94f      	bls.n	80058cc <_vfiprintf_r+0x1d0>
 800582c:	2900      	cmp	r1, #0
 800582e:	d111      	bne.n	8005854 <_vfiprintf_r+0x158>
 8005830:	e017      	b.n	8005862 <_vfiprintf_r+0x166>
 8005832:	3701      	adds	r7, #1
 8005834:	e7a9      	b.n	800578a <_vfiprintf_r+0x8e>
 8005836:	4b49      	ldr	r3, [pc, #292]	; (800595c <_vfiprintf_r+0x260>)
 8005838:	682a      	ldr	r2, [r5, #0]
 800583a:	1ac0      	subs	r0, r0, r3
 800583c:	2301      	movs	r3, #1
 800583e:	4083      	lsls	r3, r0
 8005840:	4313      	orrs	r3, r2
 8005842:	602b      	str	r3, [r5, #0]
 8005844:	9703      	str	r7, [sp, #12]
 8005846:	e7cb      	b.n	80057e0 <_vfiprintf_r+0xe4>
 8005848:	9b07      	ldr	r3, [sp, #28]
 800584a:	1d19      	adds	r1, r3, #4
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	9107      	str	r1, [sp, #28]
 8005850:	2b00      	cmp	r3, #0
 8005852:	db01      	blt.n	8005858 <_vfiprintf_r+0x15c>
 8005854:	930b      	str	r3, [sp, #44]	; 0x2c
 8005856:	e004      	b.n	8005862 <_vfiprintf_r+0x166>
 8005858:	425b      	negs	r3, r3
 800585a:	60eb      	str	r3, [r5, #12]
 800585c:	2302      	movs	r3, #2
 800585e:	4313      	orrs	r3, r2
 8005860:	602b      	str	r3, [r5, #0]
 8005862:	783b      	ldrb	r3, [r7, #0]
 8005864:	2b2e      	cmp	r3, #46	; 0x2e
 8005866:	d10a      	bne.n	800587e <_vfiprintf_r+0x182>
 8005868:	787b      	ldrb	r3, [r7, #1]
 800586a:	2b2a      	cmp	r3, #42	; 0x2a
 800586c:	d137      	bne.n	80058de <_vfiprintf_r+0x1e2>
 800586e:	9b07      	ldr	r3, [sp, #28]
 8005870:	3702      	adds	r7, #2
 8005872:	1d1a      	adds	r2, r3, #4
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	9207      	str	r2, [sp, #28]
 8005878:	2b00      	cmp	r3, #0
 800587a:	db2d      	blt.n	80058d8 <_vfiprintf_r+0x1dc>
 800587c:	9309      	str	r3, [sp, #36]	; 0x24
 800587e:	2203      	movs	r2, #3
 8005880:	7839      	ldrb	r1, [r7, #0]
 8005882:	4837      	ldr	r0, [pc, #220]	; (8005960 <_vfiprintf_r+0x264>)
 8005884:	f000 fc94 	bl	80061b0 <memchr>
 8005888:	2800      	cmp	r0, #0
 800588a:	d007      	beq.n	800589c <_vfiprintf_r+0x1a0>
 800588c:	4b34      	ldr	r3, [pc, #208]	; (8005960 <_vfiprintf_r+0x264>)
 800588e:	682a      	ldr	r2, [r5, #0]
 8005890:	1ac0      	subs	r0, r0, r3
 8005892:	2340      	movs	r3, #64	; 0x40
 8005894:	4083      	lsls	r3, r0
 8005896:	4313      	orrs	r3, r2
 8005898:	3701      	adds	r7, #1
 800589a:	602b      	str	r3, [r5, #0]
 800589c:	7839      	ldrb	r1, [r7, #0]
 800589e:	1c7b      	adds	r3, r7, #1
 80058a0:	2206      	movs	r2, #6
 80058a2:	4830      	ldr	r0, [pc, #192]	; (8005964 <_vfiprintf_r+0x268>)
 80058a4:	9303      	str	r3, [sp, #12]
 80058a6:	7629      	strb	r1, [r5, #24]
 80058a8:	f000 fc82 	bl	80061b0 <memchr>
 80058ac:	2800      	cmp	r0, #0
 80058ae:	d045      	beq.n	800593c <_vfiprintf_r+0x240>
 80058b0:	4b2d      	ldr	r3, [pc, #180]	; (8005968 <_vfiprintf_r+0x26c>)
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d127      	bne.n	8005906 <_vfiprintf_r+0x20a>
 80058b6:	2207      	movs	r2, #7
 80058b8:	9b07      	ldr	r3, [sp, #28]
 80058ba:	3307      	adds	r3, #7
 80058bc:	4393      	bics	r3, r2
 80058be:	3308      	adds	r3, #8
 80058c0:	9307      	str	r3, [sp, #28]
 80058c2:	696b      	ldr	r3, [r5, #20]
 80058c4:	9a04      	ldr	r2, [sp, #16]
 80058c6:	189b      	adds	r3, r3, r2
 80058c8:	616b      	str	r3, [r5, #20]
 80058ca:	e75d      	b.n	8005788 <_vfiprintf_r+0x8c>
 80058cc:	210a      	movs	r1, #10
 80058ce:	434b      	muls	r3, r1
 80058d0:	4667      	mov	r7, ip
 80058d2:	189b      	adds	r3, r3, r2
 80058d4:	3909      	subs	r1, #9
 80058d6:	e7a3      	b.n	8005820 <_vfiprintf_r+0x124>
 80058d8:	2301      	movs	r3, #1
 80058da:	425b      	negs	r3, r3
 80058dc:	e7ce      	b.n	800587c <_vfiprintf_r+0x180>
 80058de:	2300      	movs	r3, #0
 80058e0:	001a      	movs	r2, r3
 80058e2:	3701      	adds	r7, #1
 80058e4:	606b      	str	r3, [r5, #4]
 80058e6:	7839      	ldrb	r1, [r7, #0]
 80058e8:	1c78      	adds	r0, r7, #1
 80058ea:	3930      	subs	r1, #48	; 0x30
 80058ec:	4684      	mov	ip, r0
 80058ee:	2909      	cmp	r1, #9
 80058f0:	d903      	bls.n	80058fa <_vfiprintf_r+0x1fe>
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0c3      	beq.n	800587e <_vfiprintf_r+0x182>
 80058f6:	9209      	str	r2, [sp, #36]	; 0x24
 80058f8:	e7c1      	b.n	800587e <_vfiprintf_r+0x182>
 80058fa:	230a      	movs	r3, #10
 80058fc:	435a      	muls	r2, r3
 80058fe:	4667      	mov	r7, ip
 8005900:	1852      	adds	r2, r2, r1
 8005902:	3b09      	subs	r3, #9
 8005904:	e7ef      	b.n	80058e6 <_vfiprintf_r+0x1ea>
 8005906:	ab07      	add	r3, sp, #28
 8005908:	9300      	str	r3, [sp, #0]
 800590a:	0022      	movs	r2, r4
 800590c:	0029      	movs	r1, r5
 800590e:	0030      	movs	r0, r6
 8005910:	4b16      	ldr	r3, [pc, #88]	; (800596c <_vfiprintf_r+0x270>)
 8005912:	e000      	b.n	8005916 <_vfiprintf_r+0x21a>
 8005914:	bf00      	nop
 8005916:	9004      	str	r0, [sp, #16]
 8005918:	9b04      	ldr	r3, [sp, #16]
 800591a:	3301      	adds	r3, #1
 800591c:	d1d1      	bne.n	80058c2 <_vfiprintf_r+0x1c6>
 800591e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005920:	07db      	lsls	r3, r3, #31
 8005922:	d405      	bmi.n	8005930 <_vfiprintf_r+0x234>
 8005924:	89a3      	ldrh	r3, [r4, #12]
 8005926:	059b      	lsls	r3, r3, #22
 8005928:	d402      	bmi.n	8005930 <_vfiprintf_r+0x234>
 800592a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800592c:	f7ff fe24 	bl	8005578 <__retarget_lock_release_recursive>
 8005930:	89a3      	ldrh	r3, [r4, #12]
 8005932:	065b      	lsls	r3, r3, #25
 8005934:	d500      	bpl.n	8005938 <_vfiprintf_r+0x23c>
 8005936:	e70a      	b.n	800574e <_vfiprintf_r+0x52>
 8005938:	980d      	ldr	r0, [sp, #52]	; 0x34
 800593a:	e70a      	b.n	8005752 <_vfiprintf_r+0x56>
 800593c:	ab07      	add	r3, sp, #28
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	0022      	movs	r2, r4
 8005942:	0029      	movs	r1, r5
 8005944:	0030      	movs	r0, r6
 8005946:	4b09      	ldr	r3, [pc, #36]	; (800596c <_vfiprintf_r+0x270>)
 8005948:	f000 f882 	bl	8005a50 <_printf_i>
 800594c:	e7e3      	b.n	8005916 <_vfiprintf_r+0x21a>
 800594e:	46c0      	nop			; (mov r8, r8)
 8005950:	0800664c 	.word	0x0800664c
 8005954:	0800666c 	.word	0x0800666c
 8005958:	0800662c 	.word	0x0800662c
 800595c:	0800668c 	.word	0x0800668c
 8005960:	08006692 	.word	0x08006692
 8005964:	08006696 	.word	0x08006696
 8005968:	00000000 	.word	0x00000000
 800596c:	080056d7 	.word	0x080056d7

08005970 <_printf_common>:
 8005970:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005972:	0015      	movs	r5, r2
 8005974:	9301      	str	r3, [sp, #4]
 8005976:	688a      	ldr	r2, [r1, #8]
 8005978:	690b      	ldr	r3, [r1, #16]
 800597a:	000c      	movs	r4, r1
 800597c:	9000      	str	r0, [sp, #0]
 800597e:	4293      	cmp	r3, r2
 8005980:	da00      	bge.n	8005984 <_printf_common+0x14>
 8005982:	0013      	movs	r3, r2
 8005984:	0022      	movs	r2, r4
 8005986:	602b      	str	r3, [r5, #0]
 8005988:	3243      	adds	r2, #67	; 0x43
 800598a:	7812      	ldrb	r2, [r2, #0]
 800598c:	2a00      	cmp	r2, #0
 800598e:	d001      	beq.n	8005994 <_printf_common+0x24>
 8005990:	3301      	adds	r3, #1
 8005992:	602b      	str	r3, [r5, #0]
 8005994:	6823      	ldr	r3, [r4, #0]
 8005996:	069b      	lsls	r3, r3, #26
 8005998:	d502      	bpl.n	80059a0 <_printf_common+0x30>
 800599a:	682b      	ldr	r3, [r5, #0]
 800599c:	3302      	adds	r3, #2
 800599e:	602b      	str	r3, [r5, #0]
 80059a0:	6822      	ldr	r2, [r4, #0]
 80059a2:	2306      	movs	r3, #6
 80059a4:	0017      	movs	r7, r2
 80059a6:	401f      	ands	r7, r3
 80059a8:	421a      	tst	r2, r3
 80059aa:	d027      	beq.n	80059fc <_printf_common+0x8c>
 80059ac:	0023      	movs	r3, r4
 80059ae:	3343      	adds	r3, #67	; 0x43
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	1e5a      	subs	r2, r3, #1
 80059b4:	4193      	sbcs	r3, r2
 80059b6:	6822      	ldr	r2, [r4, #0]
 80059b8:	0692      	lsls	r2, r2, #26
 80059ba:	d430      	bmi.n	8005a1e <_printf_common+0xae>
 80059bc:	0022      	movs	r2, r4
 80059be:	9901      	ldr	r1, [sp, #4]
 80059c0:	9800      	ldr	r0, [sp, #0]
 80059c2:	9e08      	ldr	r6, [sp, #32]
 80059c4:	3243      	adds	r2, #67	; 0x43
 80059c6:	47b0      	blx	r6
 80059c8:	1c43      	adds	r3, r0, #1
 80059ca:	d025      	beq.n	8005a18 <_printf_common+0xa8>
 80059cc:	2306      	movs	r3, #6
 80059ce:	6820      	ldr	r0, [r4, #0]
 80059d0:	682a      	ldr	r2, [r5, #0]
 80059d2:	68e1      	ldr	r1, [r4, #12]
 80059d4:	2500      	movs	r5, #0
 80059d6:	4003      	ands	r3, r0
 80059d8:	2b04      	cmp	r3, #4
 80059da:	d103      	bne.n	80059e4 <_printf_common+0x74>
 80059dc:	1a8d      	subs	r5, r1, r2
 80059de:	43eb      	mvns	r3, r5
 80059e0:	17db      	asrs	r3, r3, #31
 80059e2:	401d      	ands	r5, r3
 80059e4:	68a3      	ldr	r3, [r4, #8]
 80059e6:	6922      	ldr	r2, [r4, #16]
 80059e8:	4293      	cmp	r3, r2
 80059ea:	dd01      	ble.n	80059f0 <_printf_common+0x80>
 80059ec:	1a9b      	subs	r3, r3, r2
 80059ee:	18ed      	adds	r5, r5, r3
 80059f0:	2700      	movs	r7, #0
 80059f2:	42bd      	cmp	r5, r7
 80059f4:	d120      	bne.n	8005a38 <_printf_common+0xc8>
 80059f6:	2000      	movs	r0, #0
 80059f8:	e010      	b.n	8005a1c <_printf_common+0xac>
 80059fa:	3701      	adds	r7, #1
 80059fc:	68e3      	ldr	r3, [r4, #12]
 80059fe:	682a      	ldr	r2, [r5, #0]
 8005a00:	1a9b      	subs	r3, r3, r2
 8005a02:	42bb      	cmp	r3, r7
 8005a04:	ddd2      	ble.n	80059ac <_printf_common+0x3c>
 8005a06:	0022      	movs	r2, r4
 8005a08:	2301      	movs	r3, #1
 8005a0a:	9901      	ldr	r1, [sp, #4]
 8005a0c:	9800      	ldr	r0, [sp, #0]
 8005a0e:	9e08      	ldr	r6, [sp, #32]
 8005a10:	3219      	adds	r2, #25
 8005a12:	47b0      	blx	r6
 8005a14:	1c43      	adds	r3, r0, #1
 8005a16:	d1f0      	bne.n	80059fa <_printf_common+0x8a>
 8005a18:	2001      	movs	r0, #1
 8005a1a:	4240      	negs	r0, r0
 8005a1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a1e:	2030      	movs	r0, #48	; 0x30
 8005a20:	18e1      	adds	r1, r4, r3
 8005a22:	3143      	adds	r1, #67	; 0x43
 8005a24:	7008      	strb	r0, [r1, #0]
 8005a26:	0021      	movs	r1, r4
 8005a28:	1c5a      	adds	r2, r3, #1
 8005a2a:	3145      	adds	r1, #69	; 0x45
 8005a2c:	7809      	ldrb	r1, [r1, #0]
 8005a2e:	18a2      	adds	r2, r4, r2
 8005a30:	3243      	adds	r2, #67	; 0x43
 8005a32:	3302      	adds	r3, #2
 8005a34:	7011      	strb	r1, [r2, #0]
 8005a36:	e7c1      	b.n	80059bc <_printf_common+0x4c>
 8005a38:	0022      	movs	r2, r4
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	9901      	ldr	r1, [sp, #4]
 8005a3e:	9800      	ldr	r0, [sp, #0]
 8005a40:	9e08      	ldr	r6, [sp, #32]
 8005a42:	321a      	adds	r2, #26
 8005a44:	47b0      	blx	r6
 8005a46:	1c43      	adds	r3, r0, #1
 8005a48:	d0e6      	beq.n	8005a18 <_printf_common+0xa8>
 8005a4a:	3701      	adds	r7, #1
 8005a4c:	e7d1      	b.n	80059f2 <_printf_common+0x82>
	...

08005a50 <_printf_i>:
 8005a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a52:	b08b      	sub	sp, #44	; 0x2c
 8005a54:	9206      	str	r2, [sp, #24]
 8005a56:	000a      	movs	r2, r1
 8005a58:	3243      	adds	r2, #67	; 0x43
 8005a5a:	9307      	str	r3, [sp, #28]
 8005a5c:	9005      	str	r0, [sp, #20]
 8005a5e:	9204      	str	r2, [sp, #16]
 8005a60:	7e0a      	ldrb	r2, [r1, #24]
 8005a62:	000c      	movs	r4, r1
 8005a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a66:	2a78      	cmp	r2, #120	; 0x78
 8005a68:	d807      	bhi.n	8005a7a <_printf_i+0x2a>
 8005a6a:	2a62      	cmp	r2, #98	; 0x62
 8005a6c:	d809      	bhi.n	8005a82 <_printf_i+0x32>
 8005a6e:	2a00      	cmp	r2, #0
 8005a70:	d100      	bne.n	8005a74 <_printf_i+0x24>
 8005a72:	e0c1      	b.n	8005bf8 <_printf_i+0x1a8>
 8005a74:	2a58      	cmp	r2, #88	; 0x58
 8005a76:	d100      	bne.n	8005a7a <_printf_i+0x2a>
 8005a78:	e08c      	b.n	8005b94 <_printf_i+0x144>
 8005a7a:	0026      	movs	r6, r4
 8005a7c:	3642      	adds	r6, #66	; 0x42
 8005a7e:	7032      	strb	r2, [r6, #0]
 8005a80:	e022      	b.n	8005ac8 <_printf_i+0x78>
 8005a82:	0010      	movs	r0, r2
 8005a84:	3863      	subs	r0, #99	; 0x63
 8005a86:	2815      	cmp	r0, #21
 8005a88:	d8f7      	bhi.n	8005a7a <_printf_i+0x2a>
 8005a8a:	f7fa fb3b 	bl	8000104 <__gnu_thumb1_case_shi>
 8005a8e:	0016      	.short	0x0016
 8005a90:	fff6001f 	.word	0xfff6001f
 8005a94:	fff6fff6 	.word	0xfff6fff6
 8005a98:	001ffff6 	.word	0x001ffff6
 8005a9c:	fff6fff6 	.word	0xfff6fff6
 8005aa0:	fff6fff6 	.word	0xfff6fff6
 8005aa4:	003600a8 	.word	0x003600a8
 8005aa8:	fff6009a 	.word	0xfff6009a
 8005aac:	00b9fff6 	.word	0x00b9fff6
 8005ab0:	0036fff6 	.word	0x0036fff6
 8005ab4:	fff6fff6 	.word	0xfff6fff6
 8005ab8:	009e      	.short	0x009e
 8005aba:	0026      	movs	r6, r4
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	3642      	adds	r6, #66	; 0x42
 8005ac0:	1d11      	adds	r1, r2, #4
 8005ac2:	6019      	str	r1, [r3, #0]
 8005ac4:	6813      	ldr	r3, [r2, #0]
 8005ac6:	7033      	strb	r3, [r6, #0]
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e0a7      	b.n	8005c1c <_printf_i+0x1cc>
 8005acc:	6808      	ldr	r0, [r1, #0]
 8005ace:	6819      	ldr	r1, [r3, #0]
 8005ad0:	1d0a      	adds	r2, r1, #4
 8005ad2:	0605      	lsls	r5, r0, #24
 8005ad4:	d50b      	bpl.n	8005aee <_printf_i+0x9e>
 8005ad6:	680d      	ldr	r5, [r1, #0]
 8005ad8:	601a      	str	r2, [r3, #0]
 8005ada:	2d00      	cmp	r5, #0
 8005adc:	da03      	bge.n	8005ae6 <_printf_i+0x96>
 8005ade:	232d      	movs	r3, #45	; 0x2d
 8005ae0:	9a04      	ldr	r2, [sp, #16]
 8005ae2:	426d      	negs	r5, r5
 8005ae4:	7013      	strb	r3, [r2, #0]
 8005ae6:	4b61      	ldr	r3, [pc, #388]	; (8005c6c <_printf_i+0x21c>)
 8005ae8:	270a      	movs	r7, #10
 8005aea:	9303      	str	r3, [sp, #12]
 8005aec:	e01b      	b.n	8005b26 <_printf_i+0xd6>
 8005aee:	680d      	ldr	r5, [r1, #0]
 8005af0:	601a      	str	r2, [r3, #0]
 8005af2:	0641      	lsls	r1, r0, #25
 8005af4:	d5f1      	bpl.n	8005ada <_printf_i+0x8a>
 8005af6:	b22d      	sxth	r5, r5
 8005af8:	e7ef      	b.n	8005ada <_printf_i+0x8a>
 8005afa:	680d      	ldr	r5, [r1, #0]
 8005afc:	6819      	ldr	r1, [r3, #0]
 8005afe:	1d08      	adds	r0, r1, #4
 8005b00:	6018      	str	r0, [r3, #0]
 8005b02:	062e      	lsls	r6, r5, #24
 8005b04:	d501      	bpl.n	8005b0a <_printf_i+0xba>
 8005b06:	680d      	ldr	r5, [r1, #0]
 8005b08:	e003      	b.n	8005b12 <_printf_i+0xc2>
 8005b0a:	066d      	lsls	r5, r5, #25
 8005b0c:	d5fb      	bpl.n	8005b06 <_printf_i+0xb6>
 8005b0e:	680d      	ldr	r5, [r1, #0]
 8005b10:	b2ad      	uxth	r5, r5
 8005b12:	4b56      	ldr	r3, [pc, #344]	; (8005c6c <_printf_i+0x21c>)
 8005b14:	2708      	movs	r7, #8
 8005b16:	9303      	str	r3, [sp, #12]
 8005b18:	2a6f      	cmp	r2, #111	; 0x6f
 8005b1a:	d000      	beq.n	8005b1e <_printf_i+0xce>
 8005b1c:	3702      	adds	r7, #2
 8005b1e:	0023      	movs	r3, r4
 8005b20:	2200      	movs	r2, #0
 8005b22:	3343      	adds	r3, #67	; 0x43
 8005b24:	701a      	strb	r2, [r3, #0]
 8005b26:	6863      	ldr	r3, [r4, #4]
 8005b28:	60a3      	str	r3, [r4, #8]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	db03      	blt.n	8005b36 <_printf_i+0xe6>
 8005b2e:	2204      	movs	r2, #4
 8005b30:	6821      	ldr	r1, [r4, #0]
 8005b32:	4391      	bics	r1, r2
 8005b34:	6021      	str	r1, [r4, #0]
 8005b36:	2d00      	cmp	r5, #0
 8005b38:	d102      	bne.n	8005b40 <_printf_i+0xf0>
 8005b3a:	9e04      	ldr	r6, [sp, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d00c      	beq.n	8005b5a <_printf_i+0x10a>
 8005b40:	9e04      	ldr	r6, [sp, #16]
 8005b42:	0028      	movs	r0, r5
 8005b44:	0039      	movs	r1, r7
 8005b46:	f7fa fb6d 	bl	8000224 <__aeabi_uidivmod>
 8005b4a:	9b03      	ldr	r3, [sp, #12]
 8005b4c:	3e01      	subs	r6, #1
 8005b4e:	5c5b      	ldrb	r3, [r3, r1]
 8005b50:	7033      	strb	r3, [r6, #0]
 8005b52:	002b      	movs	r3, r5
 8005b54:	0005      	movs	r5, r0
 8005b56:	429f      	cmp	r7, r3
 8005b58:	d9f3      	bls.n	8005b42 <_printf_i+0xf2>
 8005b5a:	2f08      	cmp	r7, #8
 8005b5c:	d109      	bne.n	8005b72 <_printf_i+0x122>
 8005b5e:	6823      	ldr	r3, [r4, #0]
 8005b60:	07db      	lsls	r3, r3, #31
 8005b62:	d506      	bpl.n	8005b72 <_printf_i+0x122>
 8005b64:	6863      	ldr	r3, [r4, #4]
 8005b66:	6922      	ldr	r2, [r4, #16]
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	dc02      	bgt.n	8005b72 <_printf_i+0x122>
 8005b6c:	2330      	movs	r3, #48	; 0x30
 8005b6e:	3e01      	subs	r6, #1
 8005b70:	7033      	strb	r3, [r6, #0]
 8005b72:	9b04      	ldr	r3, [sp, #16]
 8005b74:	1b9b      	subs	r3, r3, r6
 8005b76:	6123      	str	r3, [r4, #16]
 8005b78:	9b07      	ldr	r3, [sp, #28]
 8005b7a:	0021      	movs	r1, r4
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	9805      	ldr	r0, [sp, #20]
 8005b80:	9b06      	ldr	r3, [sp, #24]
 8005b82:	aa09      	add	r2, sp, #36	; 0x24
 8005b84:	f7ff fef4 	bl	8005970 <_printf_common>
 8005b88:	1c43      	adds	r3, r0, #1
 8005b8a:	d14c      	bne.n	8005c26 <_printf_i+0x1d6>
 8005b8c:	2001      	movs	r0, #1
 8005b8e:	4240      	negs	r0, r0
 8005b90:	b00b      	add	sp, #44	; 0x2c
 8005b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b94:	3145      	adds	r1, #69	; 0x45
 8005b96:	700a      	strb	r2, [r1, #0]
 8005b98:	4a34      	ldr	r2, [pc, #208]	; (8005c6c <_printf_i+0x21c>)
 8005b9a:	9203      	str	r2, [sp, #12]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	6821      	ldr	r1, [r4, #0]
 8005ba0:	ca20      	ldmia	r2!, {r5}
 8005ba2:	601a      	str	r2, [r3, #0]
 8005ba4:	0608      	lsls	r0, r1, #24
 8005ba6:	d516      	bpl.n	8005bd6 <_printf_i+0x186>
 8005ba8:	07cb      	lsls	r3, r1, #31
 8005baa:	d502      	bpl.n	8005bb2 <_printf_i+0x162>
 8005bac:	2320      	movs	r3, #32
 8005bae:	4319      	orrs	r1, r3
 8005bb0:	6021      	str	r1, [r4, #0]
 8005bb2:	2710      	movs	r7, #16
 8005bb4:	2d00      	cmp	r5, #0
 8005bb6:	d1b2      	bne.n	8005b1e <_printf_i+0xce>
 8005bb8:	2320      	movs	r3, #32
 8005bba:	6822      	ldr	r2, [r4, #0]
 8005bbc:	439a      	bics	r2, r3
 8005bbe:	6022      	str	r2, [r4, #0]
 8005bc0:	e7ad      	b.n	8005b1e <_printf_i+0xce>
 8005bc2:	2220      	movs	r2, #32
 8005bc4:	6809      	ldr	r1, [r1, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	6022      	str	r2, [r4, #0]
 8005bca:	0022      	movs	r2, r4
 8005bcc:	2178      	movs	r1, #120	; 0x78
 8005bce:	3245      	adds	r2, #69	; 0x45
 8005bd0:	7011      	strb	r1, [r2, #0]
 8005bd2:	4a27      	ldr	r2, [pc, #156]	; (8005c70 <_printf_i+0x220>)
 8005bd4:	e7e1      	b.n	8005b9a <_printf_i+0x14a>
 8005bd6:	0648      	lsls	r0, r1, #25
 8005bd8:	d5e6      	bpl.n	8005ba8 <_printf_i+0x158>
 8005bda:	b2ad      	uxth	r5, r5
 8005bdc:	e7e4      	b.n	8005ba8 <_printf_i+0x158>
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	680d      	ldr	r5, [r1, #0]
 8005be2:	1d10      	adds	r0, r2, #4
 8005be4:	6949      	ldr	r1, [r1, #20]
 8005be6:	6018      	str	r0, [r3, #0]
 8005be8:	6813      	ldr	r3, [r2, #0]
 8005bea:	062e      	lsls	r6, r5, #24
 8005bec:	d501      	bpl.n	8005bf2 <_printf_i+0x1a2>
 8005bee:	6019      	str	r1, [r3, #0]
 8005bf0:	e002      	b.n	8005bf8 <_printf_i+0x1a8>
 8005bf2:	066d      	lsls	r5, r5, #25
 8005bf4:	d5fb      	bpl.n	8005bee <_printf_i+0x19e>
 8005bf6:	8019      	strh	r1, [r3, #0]
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	9e04      	ldr	r6, [sp, #16]
 8005bfc:	6123      	str	r3, [r4, #16]
 8005bfe:	e7bb      	b.n	8005b78 <_printf_i+0x128>
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	1d11      	adds	r1, r2, #4
 8005c04:	6019      	str	r1, [r3, #0]
 8005c06:	6816      	ldr	r6, [r2, #0]
 8005c08:	2100      	movs	r1, #0
 8005c0a:	0030      	movs	r0, r6
 8005c0c:	6862      	ldr	r2, [r4, #4]
 8005c0e:	f000 facf 	bl	80061b0 <memchr>
 8005c12:	2800      	cmp	r0, #0
 8005c14:	d001      	beq.n	8005c1a <_printf_i+0x1ca>
 8005c16:	1b80      	subs	r0, r0, r6
 8005c18:	6060      	str	r0, [r4, #4]
 8005c1a:	6863      	ldr	r3, [r4, #4]
 8005c1c:	6123      	str	r3, [r4, #16]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	9a04      	ldr	r2, [sp, #16]
 8005c22:	7013      	strb	r3, [r2, #0]
 8005c24:	e7a8      	b.n	8005b78 <_printf_i+0x128>
 8005c26:	6923      	ldr	r3, [r4, #16]
 8005c28:	0032      	movs	r2, r6
 8005c2a:	9906      	ldr	r1, [sp, #24]
 8005c2c:	9805      	ldr	r0, [sp, #20]
 8005c2e:	9d07      	ldr	r5, [sp, #28]
 8005c30:	47a8      	blx	r5
 8005c32:	1c43      	adds	r3, r0, #1
 8005c34:	d0aa      	beq.n	8005b8c <_printf_i+0x13c>
 8005c36:	6823      	ldr	r3, [r4, #0]
 8005c38:	079b      	lsls	r3, r3, #30
 8005c3a:	d415      	bmi.n	8005c68 <_printf_i+0x218>
 8005c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c3e:	68e0      	ldr	r0, [r4, #12]
 8005c40:	4298      	cmp	r0, r3
 8005c42:	daa5      	bge.n	8005b90 <_printf_i+0x140>
 8005c44:	0018      	movs	r0, r3
 8005c46:	e7a3      	b.n	8005b90 <_printf_i+0x140>
 8005c48:	0022      	movs	r2, r4
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	9906      	ldr	r1, [sp, #24]
 8005c4e:	9805      	ldr	r0, [sp, #20]
 8005c50:	9e07      	ldr	r6, [sp, #28]
 8005c52:	3219      	adds	r2, #25
 8005c54:	47b0      	blx	r6
 8005c56:	1c43      	adds	r3, r0, #1
 8005c58:	d098      	beq.n	8005b8c <_printf_i+0x13c>
 8005c5a:	3501      	adds	r5, #1
 8005c5c:	68e3      	ldr	r3, [r4, #12]
 8005c5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c60:	1a9b      	subs	r3, r3, r2
 8005c62:	42ab      	cmp	r3, r5
 8005c64:	dcf0      	bgt.n	8005c48 <_printf_i+0x1f8>
 8005c66:	e7e9      	b.n	8005c3c <_printf_i+0x1ec>
 8005c68:	2500      	movs	r5, #0
 8005c6a:	e7f7      	b.n	8005c5c <_printf_i+0x20c>
 8005c6c:	0800669d 	.word	0x0800669d
 8005c70:	080066ae 	.word	0x080066ae

08005c74 <_sbrk_r>:
 8005c74:	2300      	movs	r3, #0
 8005c76:	b570      	push	{r4, r5, r6, lr}
 8005c78:	4d06      	ldr	r5, [pc, #24]	; (8005c94 <_sbrk_r+0x20>)
 8005c7a:	0004      	movs	r4, r0
 8005c7c:	0008      	movs	r0, r1
 8005c7e:	602b      	str	r3, [r5, #0]
 8005c80:	f7fb fabc 	bl	80011fc <_sbrk>
 8005c84:	1c43      	adds	r3, r0, #1
 8005c86:	d103      	bne.n	8005c90 <_sbrk_r+0x1c>
 8005c88:	682b      	ldr	r3, [r5, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d000      	beq.n	8005c90 <_sbrk_r+0x1c>
 8005c8e:	6023      	str	r3, [r4, #0]
 8005c90:	bd70      	pop	{r4, r5, r6, pc}
 8005c92:	46c0      	nop			; (mov r8, r8)
 8005c94:	20000200 	.word	0x20000200

08005c98 <__sread>:
 8005c98:	b570      	push	{r4, r5, r6, lr}
 8005c9a:	000c      	movs	r4, r1
 8005c9c:	250e      	movs	r5, #14
 8005c9e:	5f49      	ldrsh	r1, [r1, r5]
 8005ca0:	f000 faec 	bl	800627c <_read_r>
 8005ca4:	2800      	cmp	r0, #0
 8005ca6:	db03      	blt.n	8005cb0 <__sread+0x18>
 8005ca8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005caa:	181b      	adds	r3, r3, r0
 8005cac:	6563      	str	r3, [r4, #84]	; 0x54
 8005cae:	bd70      	pop	{r4, r5, r6, pc}
 8005cb0:	89a3      	ldrh	r3, [r4, #12]
 8005cb2:	4a02      	ldr	r2, [pc, #8]	; (8005cbc <__sread+0x24>)
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	81a3      	strh	r3, [r4, #12]
 8005cb8:	e7f9      	b.n	8005cae <__sread+0x16>
 8005cba:	46c0      	nop			; (mov r8, r8)
 8005cbc:	ffffefff 	.word	0xffffefff

08005cc0 <__swrite>:
 8005cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cc2:	001f      	movs	r7, r3
 8005cc4:	898b      	ldrh	r3, [r1, #12]
 8005cc6:	0005      	movs	r5, r0
 8005cc8:	000c      	movs	r4, r1
 8005cca:	0016      	movs	r6, r2
 8005ccc:	05db      	lsls	r3, r3, #23
 8005cce:	d505      	bpl.n	8005cdc <__swrite+0x1c>
 8005cd0:	230e      	movs	r3, #14
 8005cd2:	5ec9      	ldrsh	r1, [r1, r3]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	f000 f9ea 	bl	80060b0 <_lseek_r>
 8005cdc:	89a3      	ldrh	r3, [r4, #12]
 8005cde:	4a05      	ldr	r2, [pc, #20]	; (8005cf4 <__swrite+0x34>)
 8005ce0:	0028      	movs	r0, r5
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	81a3      	strh	r3, [r4, #12]
 8005ce6:	0032      	movs	r2, r6
 8005ce8:	230e      	movs	r3, #14
 8005cea:	5ee1      	ldrsh	r1, [r4, r3]
 8005cec:	003b      	movs	r3, r7
 8005cee:	f000 f875 	bl	8005ddc <_write_r>
 8005cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cf4:	ffffefff 	.word	0xffffefff

08005cf8 <__sseek>:
 8005cf8:	b570      	push	{r4, r5, r6, lr}
 8005cfa:	000c      	movs	r4, r1
 8005cfc:	250e      	movs	r5, #14
 8005cfe:	5f49      	ldrsh	r1, [r1, r5]
 8005d00:	f000 f9d6 	bl	80060b0 <_lseek_r>
 8005d04:	89a3      	ldrh	r3, [r4, #12]
 8005d06:	1c42      	adds	r2, r0, #1
 8005d08:	d103      	bne.n	8005d12 <__sseek+0x1a>
 8005d0a:	4a05      	ldr	r2, [pc, #20]	; (8005d20 <__sseek+0x28>)
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	81a3      	strh	r3, [r4, #12]
 8005d10:	bd70      	pop	{r4, r5, r6, pc}
 8005d12:	2280      	movs	r2, #128	; 0x80
 8005d14:	0152      	lsls	r2, r2, #5
 8005d16:	4313      	orrs	r3, r2
 8005d18:	81a3      	strh	r3, [r4, #12]
 8005d1a:	6560      	str	r0, [r4, #84]	; 0x54
 8005d1c:	e7f8      	b.n	8005d10 <__sseek+0x18>
 8005d1e:	46c0      	nop			; (mov r8, r8)
 8005d20:	ffffefff 	.word	0xffffefff

08005d24 <__sclose>:
 8005d24:	b510      	push	{r4, lr}
 8005d26:	230e      	movs	r3, #14
 8005d28:	5ec9      	ldrsh	r1, [r1, r3]
 8005d2a:	f000 f8e3 	bl	8005ef4 <_close_r>
 8005d2e:	bd10      	pop	{r4, pc}

08005d30 <__swbuf_r>:
 8005d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d32:	0005      	movs	r5, r0
 8005d34:	000e      	movs	r6, r1
 8005d36:	0014      	movs	r4, r2
 8005d38:	2800      	cmp	r0, #0
 8005d3a:	d004      	beq.n	8005d46 <__swbuf_r+0x16>
 8005d3c:	6983      	ldr	r3, [r0, #24]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d101      	bne.n	8005d46 <__swbuf_r+0x16>
 8005d42:	f7ff fb77 	bl	8005434 <__sinit>
 8005d46:	4b22      	ldr	r3, [pc, #136]	; (8005dd0 <__swbuf_r+0xa0>)
 8005d48:	429c      	cmp	r4, r3
 8005d4a:	d12e      	bne.n	8005daa <__swbuf_r+0x7a>
 8005d4c:	686c      	ldr	r4, [r5, #4]
 8005d4e:	69a3      	ldr	r3, [r4, #24]
 8005d50:	60a3      	str	r3, [r4, #8]
 8005d52:	89a3      	ldrh	r3, [r4, #12]
 8005d54:	071b      	lsls	r3, r3, #28
 8005d56:	d532      	bpl.n	8005dbe <__swbuf_r+0x8e>
 8005d58:	6923      	ldr	r3, [r4, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d02f      	beq.n	8005dbe <__swbuf_r+0x8e>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	6922      	ldr	r2, [r4, #16]
 8005d62:	b2f7      	uxtb	r7, r6
 8005d64:	1a98      	subs	r0, r3, r2
 8005d66:	6963      	ldr	r3, [r4, #20]
 8005d68:	b2f6      	uxtb	r6, r6
 8005d6a:	4283      	cmp	r3, r0
 8005d6c:	dc05      	bgt.n	8005d7a <__swbuf_r+0x4a>
 8005d6e:	0021      	movs	r1, r4
 8005d70:	0028      	movs	r0, r5
 8005d72:	f000 f95d 	bl	8006030 <_fflush_r>
 8005d76:	2800      	cmp	r0, #0
 8005d78:	d127      	bne.n	8005dca <__swbuf_r+0x9a>
 8005d7a:	68a3      	ldr	r3, [r4, #8]
 8005d7c:	3001      	adds	r0, #1
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	60a3      	str	r3, [r4, #8]
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	1c5a      	adds	r2, r3, #1
 8005d86:	6022      	str	r2, [r4, #0]
 8005d88:	701f      	strb	r7, [r3, #0]
 8005d8a:	6963      	ldr	r3, [r4, #20]
 8005d8c:	4283      	cmp	r3, r0
 8005d8e:	d004      	beq.n	8005d9a <__swbuf_r+0x6a>
 8005d90:	89a3      	ldrh	r3, [r4, #12]
 8005d92:	07db      	lsls	r3, r3, #31
 8005d94:	d507      	bpl.n	8005da6 <__swbuf_r+0x76>
 8005d96:	2e0a      	cmp	r6, #10
 8005d98:	d105      	bne.n	8005da6 <__swbuf_r+0x76>
 8005d9a:	0021      	movs	r1, r4
 8005d9c:	0028      	movs	r0, r5
 8005d9e:	f000 f947 	bl	8006030 <_fflush_r>
 8005da2:	2800      	cmp	r0, #0
 8005da4:	d111      	bne.n	8005dca <__swbuf_r+0x9a>
 8005da6:	0030      	movs	r0, r6
 8005da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005daa:	4b0a      	ldr	r3, [pc, #40]	; (8005dd4 <__swbuf_r+0xa4>)
 8005dac:	429c      	cmp	r4, r3
 8005dae:	d101      	bne.n	8005db4 <__swbuf_r+0x84>
 8005db0:	68ac      	ldr	r4, [r5, #8]
 8005db2:	e7cc      	b.n	8005d4e <__swbuf_r+0x1e>
 8005db4:	4b08      	ldr	r3, [pc, #32]	; (8005dd8 <__swbuf_r+0xa8>)
 8005db6:	429c      	cmp	r4, r3
 8005db8:	d1c9      	bne.n	8005d4e <__swbuf_r+0x1e>
 8005dba:	68ec      	ldr	r4, [r5, #12]
 8005dbc:	e7c7      	b.n	8005d4e <__swbuf_r+0x1e>
 8005dbe:	0021      	movs	r1, r4
 8005dc0:	0028      	movs	r0, r5
 8005dc2:	f000 f81f 	bl	8005e04 <__swsetup_r>
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	d0c9      	beq.n	8005d5e <__swbuf_r+0x2e>
 8005dca:	2601      	movs	r6, #1
 8005dcc:	4276      	negs	r6, r6
 8005dce:	e7ea      	b.n	8005da6 <__swbuf_r+0x76>
 8005dd0:	0800664c 	.word	0x0800664c
 8005dd4:	0800666c 	.word	0x0800666c
 8005dd8:	0800662c 	.word	0x0800662c

08005ddc <_write_r>:
 8005ddc:	b570      	push	{r4, r5, r6, lr}
 8005dde:	0004      	movs	r4, r0
 8005de0:	0008      	movs	r0, r1
 8005de2:	0011      	movs	r1, r2
 8005de4:	001a      	movs	r2, r3
 8005de6:	2300      	movs	r3, #0
 8005de8:	4d05      	ldr	r5, [pc, #20]	; (8005e00 <_write_r+0x24>)
 8005dea:	602b      	str	r3, [r5, #0]
 8005dec:	f7fb f9bd 	bl	800116a <_write>
 8005df0:	1c43      	adds	r3, r0, #1
 8005df2:	d103      	bne.n	8005dfc <_write_r+0x20>
 8005df4:	682b      	ldr	r3, [r5, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d000      	beq.n	8005dfc <_write_r+0x20>
 8005dfa:	6023      	str	r3, [r4, #0]
 8005dfc:	bd70      	pop	{r4, r5, r6, pc}
 8005dfe:	46c0      	nop			; (mov r8, r8)
 8005e00:	20000200 	.word	0x20000200

08005e04 <__swsetup_r>:
 8005e04:	4b37      	ldr	r3, [pc, #220]	; (8005ee4 <__swsetup_r+0xe0>)
 8005e06:	b570      	push	{r4, r5, r6, lr}
 8005e08:	681d      	ldr	r5, [r3, #0]
 8005e0a:	0006      	movs	r6, r0
 8005e0c:	000c      	movs	r4, r1
 8005e0e:	2d00      	cmp	r5, #0
 8005e10:	d005      	beq.n	8005e1e <__swsetup_r+0x1a>
 8005e12:	69ab      	ldr	r3, [r5, #24]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d102      	bne.n	8005e1e <__swsetup_r+0x1a>
 8005e18:	0028      	movs	r0, r5
 8005e1a:	f7ff fb0b 	bl	8005434 <__sinit>
 8005e1e:	4b32      	ldr	r3, [pc, #200]	; (8005ee8 <__swsetup_r+0xe4>)
 8005e20:	429c      	cmp	r4, r3
 8005e22:	d10f      	bne.n	8005e44 <__swsetup_r+0x40>
 8005e24:	686c      	ldr	r4, [r5, #4]
 8005e26:	230c      	movs	r3, #12
 8005e28:	5ee2      	ldrsh	r2, [r4, r3]
 8005e2a:	b293      	uxth	r3, r2
 8005e2c:	0711      	lsls	r1, r2, #28
 8005e2e:	d42d      	bmi.n	8005e8c <__swsetup_r+0x88>
 8005e30:	06d9      	lsls	r1, r3, #27
 8005e32:	d411      	bmi.n	8005e58 <__swsetup_r+0x54>
 8005e34:	2309      	movs	r3, #9
 8005e36:	2001      	movs	r0, #1
 8005e38:	6033      	str	r3, [r6, #0]
 8005e3a:	3337      	adds	r3, #55	; 0x37
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	81a3      	strh	r3, [r4, #12]
 8005e40:	4240      	negs	r0, r0
 8005e42:	bd70      	pop	{r4, r5, r6, pc}
 8005e44:	4b29      	ldr	r3, [pc, #164]	; (8005eec <__swsetup_r+0xe8>)
 8005e46:	429c      	cmp	r4, r3
 8005e48:	d101      	bne.n	8005e4e <__swsetup_r+0x4a>
 8005e4a:	68ac      	ldr	r4, [r5, #8]
 8005e4c:	e7eb      	b.n	8005e26 <__swsetup_r+0x22>
 8005e4e:	4b28      	ldr	r3, [pc, #160]	; (8005ef0 <__swsetup_r+0xec>)
 8005e50:	429c      	cmp	r4, r3
 8005e52:	d1e8      	bne.n	8005e26 <__swsetup_r+0x22>
 8005e54:	68ec      	ldr	r4, [r5, #12]
 8005e56:	e7e6      	b.n	8005e26 <__swsetup_r+0x22>
 8005e58:	075b      	lsls	r3, r3, #29
 8005e5a:	d513      	bpl.n	8005e84 <__swsetup_r+0x80>
 8005e5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e5e:	2900      	cmp	r1, #0
 8005e60:	d008      	beq.n	8005e74 <__swsetup_r+0x70>
 8005e62:	0023      	movs	r3, r4
 8005e64:	3344      	adds	r3, #68	; 0x44
 8005e66:	4299      	cmp	r1, r3
 8005e68:	d002      	beq.n	8005e70 <__swsetup_r+0x6c>
 8005e6a:	0030      	movs	r0, r6
 8005e6c:	f000 f9bc 	bl	80061e8 <_free_r>
 8005e70:	2300      	movs	r3, #0
 8005e72:	6363      	str	r3, [r4, #52]	; 0x34
 8005e74:	2224      	movs	r2, #36	; 0x24
 8005e76:	89a3      	ldrh	r3, [r4, #12]
 8005e78:	4393      	bics	r3, r2
 8005e7a:	81a3      	strh	r3, [r4, #12]
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	6063      	str	r3, [r4, #4]
 8005e80:	6923      	ldr	r3, [r4, #16]
 8005e82:	6023      	str	r3, [r4, #0]
 8005e84:	2308      	movs	r3, #8
 8005e86:	89a2      	ldrh	r2, [r4, #12]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	81a3      	strh	r3, [r4, #12]
 8005e8c:	6923      	ldr	r3, [r4, #16]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d10b      	bne.n	8005eaa <__swsetup_r+0xa6>
 8005e92:	21a0      	movs	r1, #160	; 0xa0
 8005e94:	2280      	movs	r2, #128	; 0x80
 8005e96:	89a3      	ldrh	r3, [r4, #12]
 8005e98:	0089      	lsls	r1, r1, #2
 8005e9a:	0092      	lsls	r2, r2, #2
 8005e9c:	400b      	ands	r3, r1
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d003      	beq.n	8005eaa <__swsetup_r+0xa6>
 8005ea2:	0021      	movs	r1, r4
 8005ea4:	0030      	movs	r0, r6
 8005ea6:	f000 f93f 	bl	8006128 <__smakebuf_r>
 8005eaa:	220c      	movs	r2, #12
 8005eac:	5ea3      	ldrsh	r3, [r4, r2]
 8005eae:	2001      	movs	r0, #1
 8005eb0:	001a      	movs	r2, r3
 8005eb2:	b299      	uxth	r1, r3
 8005eb4:	4002      	ands	r2, r0
 8005eb6:	4203      	tst	r3, r0
 8005eb8:	d00f      	beq.n	8005eda <__swsetup_r+0xd6>
 8005eba:	2200      	movs	r2, #0
 8005ebc:	60a2      	str	r2, [r4, #8]
 8005ebe:	6962      	ldr	r2, [r4, #20]
 8005ec0:	4252      	negs	r2, r2
 8005ec2:	61a2      	str	r2, [r4, #24]
 8005ec4:	2000      	movs	r0, #0
 8005ec6:	6922      	ldr	r2, [r4, #16]
 8005ec8:	4282      	cmp	r2, r0
 8005eca:	d1ba      	bne.n	8005e42 <__swsetup_r+0x3e>
 8005ecc:	060a      	lsls	r2, r1, #24
 8005ece:	d5b8      	bpl.n	8005e42 <__swsetup_r+0x3e>
 8005ed0:	2240      	movs	r2, #64	; 0x40
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	81a3      	strh	r3, [r4, #12]
 8005ed6:	3801      	subs	r0, #1
 8005ed8:	e7b3      	b.n	8005e42 <__swsetup_r+0x3e>
 8005eda:	0788      	lsls	r0, r1, #30
 8005edc:	d400      	bmi.n	8005ee0 <__swsetup_r+0xdc>
 8005ede:	6962      	ldr	r2, [r4, #20]
 8005ee0:	60a2      	str	r2, [r4, #8]
 8005ee2:	e7ef      	b.n	8005ec4 <__swsetup_r+0xc0>
 8005ee4:	2000003c 	.word	0x2000003c
 8005ee8:	0800664c 	.word	0x0800664c
 8005eec:	0800666c 	.word	0x0800666c
 8005ef0:	0800662c 	.word	0x0800662c

08005ef4 <_close_r>:
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	b570      	push	{r4, r5, r6, lr}
 8005ef8:	4d06      	ldr	r5, [pc, #24]	; (8005f14 <_close_r+0x20>)
 8005efa:	0004      	movs	r4, r0
 8005efc:	0008      	movs	r0, r1
 8005efe:	602b      	str	r3, [r5, #0]
 8005f00:	f7fb f94f 	bl	80011a2 <_close>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	d103      	bne.n	8005f10 <_close_r+0x1c>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d000      	beq.n	8005f10 <_close_r+0x1c>
 8005f0e:	6023      	str	r3, [r4, #0]
 8005f10:	bd70      	pop	{r4, r5, r6, pc}
 8005f12:	46c0      	nop			; (mov r8, r8)
 8005f14:	20000200 	.word	0x20000200

08005f18 <__sflush_r>:
 8005f18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f1a:	898b      	ldrh	r3, [r1, #12]
 8005f1c:	0005      	movs	r5, r0
 8005f1e:	000c      	movs	r4, r1
 8005f20:	071a      	lsls	r2, r3, #28
 8005f22:	d45f      	bmi.n	8005fe4 <__sflush_r+0xcc>
 8005f24:	684a      	ldr	r2, [r1, #4]
 8005f26:	2a00      	cmp	r2, #0
 8005f28:	dc04      	bgt.n	8005f34 <__sflush_r+0x1c>
 8005f2a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005f2c:	2a00      	cmp	r2, #0
 8005f2e:	dc01      	bgt.n	8005f34 <__sflush_r+0x1c>
 8005f30:	2000      	movs	r0, #0
 8005f32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f34:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005f36:	2f00      	cmp	r7, #0
 8005f38:	d0fa      	beq.n	8005f30 <__sflush_r+0x18>
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	2180      	movs	r1, #128	; 0x80
 8005f3e:	682e      	ldr	r6, [r5, #0]
 8005f40:	602a      	str	r2, [r5, #0]
 8005f42:	001a      	movs	r2, r3
 8005f44:	0149      	lsls	r1, r1, #5
 8005f46:	400a      	ands	r2, r1
 8005f48:	420b      	tst	r3, r1
 8005f4a:	d034      	beq.n	8005fb6 <__sflush_r+0x9e>
 8005f4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f4e:	89a3      	ldrh	r3, [r4, #12]
 8005f50:	075b      	lsls	r3, r3, #29
 8005f52:	d506      	bpl.n	8005f62 <__sflush_r+0x4a>
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	1ac0      	subs	r0, r0, r3
 8005f58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <__sflush_r+0x4a>
 8005f5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f60:	1ac0      	subs	r0, r0, r3
 8005f62:	0002      	movs	r2, r0
 8005f64:	6a21      	ldr	r1, [r4, #32]
 8005f66:	2300      	movs	r3, #0
 8005f68:	0028      	movs	r0, r5
 8005f6a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005f6c:	47b8      	blx	r7
 8005f6e:	89a1      	ldrh	r1, [r4, #12]
 8005f70:	1c43      	adds	r3, r0, #1
 8005f72:	d106      	bne.n	8005f82 <__sflush_r+0x6a>
 8005f74:	682b      	ldr	r3, [r5, #0]
 8005f76:	2b1d      	cmp	r3, #29
 8005f78:	d831      	bhi.n	8005fde <__sflush_r+0xc6>
 8005f7a:	4a2c      	ldr	r2, [pc, #176]	; (800602c <__sflush_r+0x114>)
 8005f7c:	40da      	lsrs	r2, r3
 8005f7e:	07d3      	lsls	r3, r2, #31
 8005f80:	d52d      	bpl.n	8005fde <__sflush_r+0xc6>
 8005f82:	2300      	movs	r3, #0
 8005f84:	6063      	str	r3, [r4, #4]
 8005f86:	6923      	ldr	r3, [r4, #16]
 8005f88:	6023      	str	r3, [r4, #0]
 8005f8a:	04cb      	lsls	r3, r1, #19
 8005f8c:	d505      	bpl.n	8005f9a <__sflush_r+0x82>
 8005f8e:	1c43      	adds	r3, r0, #1
 8005f90:	d102      	bne.n	8005f98 <__sflush_r+0x80>
 8005f92:	682b      	ldr	r3, [r5, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d100      	bne.n	8005f9a <__sflush_r+0x82>
 8005f98:	6560      	str	r0, [r4, #84]	; 0x54
 8005f9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f9c:	602e      	str	r6, [r5, #0]
 8005f9e:	2900      	cmp	r1, #0
 8005fa0:	d0c6      	beq.n	8005f30 <__sflush_r+0x18>
 8005fa2:	0023      	movs	r3, r4
 8005fa4:	3344      	adds	r3, #68	; 0x44
 8005fa6:	4299      	cmp	r1, r3
 8005fa8:	d002      	beq.n	8005fb0 <__sflush_r+0x98>
 8005faa:	0028      	movs	r0, r5
 8005fac:	f000 f91c 	bl	80061e8 <_free_r>
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	6360      	str	r0, [r4, #52]	; 0x34
 8005fb4:	e7bd      	b.n	8005f32 <__sflush_r+0x1a>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	0028      	movs	r0, r5
 8005fba:	6a21      	ldr	r1, [r4, #32]
 8005fbc:	47b8      	blx	r7
 8005fbe:	1c43      	adds	r3, r0, #1
 8005fc0:	d1c5      	bne.n	8005f4e <__sflush_r+0x36>
 8005fc2:	682b      	ldr	r3, [r5, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d0c2      	beq.n	8005f4e <__sflush_r+0x36>
 8005fc8:	2b1d      	cmp	r3, #29
 8005fca:	d001      	beq.n	8005fd0 <__sflush_r+0xb8>
 8005fcc:	2b16      	cmp	r3, #22
 8005fce:	d101      	bne.n	8005fd4 <__sflush_r+0xbc>
 8005fd0:	602e      	str	r6, [r5, #0]
 8005fd2:	e7ad      	b.n	8005f30 <__sflush_r+0x18>
 8005fd4:	2340      	movs	r3, #64	; 0x40
 8005fd6:	89a2      	ldrh	r2, [r4, #12]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	81a3      	strh	r3, [r4, #12]
 8005fdc:	e7a9      	b.n	8005f32 <__sflush_r+0x1a>
 8005fde:	2340      	movs	r3, #64	; 0x40
 8005fe0:	430b      	orrs	r3, r1
 8005fe2:	e7fa      	b.n	8005fda <__sflush_r+0xc2>
 8005fe4:	690f      	ldr	r7, [r1, #16]
 8005fe6:	2f00      	cmp	r7, #0
 8005fe8:	d0a2      	beq.n	8005f30 <__sflush_r+0x18>
 8005fea:	680a      	ldr	r2, [r1, #0]
 8005fec:	600f      	str	r7, [r1, #0]
 8005fee:	1bd2      	subs	r2, r2, r7
 8005ff0:	9201      	str	r2, [sp, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	079b      	lsls	r3, r3, #30
 8005ff6:	d100      	bne.n	8005ffa <__sflush_r+0xe2>
 8005ff8:	694a      	ldr	r2, [r1, #20]
 8005ffa:	60a2      	str	r2, [r4, #8]
 8005ffc:	9b01      	ldr	r3, [sp, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	dc00      	bgt.n	8006004 <__sflush_r+0xec>
 8006002:	e795      	b.n	8005f30 <__sflush_r+0x18>
 8006004:	003a      	movs	r2, r7
 8006006:	0028      	movs	r0, r5
 8006008:	9b01      	ldr	r3, [sp, #4]
 800600a:	6a21      	ldr	r1, [r4, #32]
 800600c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800600e:	47b0      	blx	r6
 8006010:	2800      	cmp	r0, #0
 8006012:	dc06      	bgt.n	8006022 <__sflush_r+0x10a>
 8006014:	2340      	movs	r3, #64	; 0x40
 8006016:	2001      	movs	r0, #1
 8006018:	89a2      	ldrh	r2, [r4, #12]
 800601a:	4240      	negs	r0, r0
 800601c:	4313      	orrs	r3, r2
 800601e:	81a3      	strh	r3, [r4, #12]
 8006020:	e787      	b.n	8005f32 <__sflush_r+0x1a>
 8006022:	9b01      	ldr	r3, [sp, #4]
 8006024:	183f      	adds	r7, r7, r0
 8006026:	1a1b      	subs	r3, r3, r0
 8006028:	9301      	str	r3, [sp, #4]
 800602a:	e7e7      	b.n	8005ffc <__sflush_r+0xe4>
 800602c:	20400001 	.word	0x20400001

08006030 <_fflush_r>:
 8006030:	690b      	ldr	r3, [r1, #16]
 8006032:	b570      	push	{r4, r5, r6, lr}
 8006034:	0005      	movs	r5, r0
 8006036:	000c      	movs	r4, r1
 8006038:	2b00      	cmp	r3, #0
 800603a:	d102      	bne.n	8006042 <_fflush_r+0x12>
 800603c:	2500      	movs	r5, #0
 800603e:	0028      	movs	r0, r5
 8006040:	bd70      	pop	{r4, r5, r6, pc}
 8006042:	2800      	cmp	r0, #0
 8006044:	d004      	beq.n	8006050 <_fflush_r+0x20>
 8006046:	6983      	ldr	r3, [r0, #24]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d101      	bne.n	8006050 <_fflush_r+0x20>
 800604c:	f7ff f9f2 	bl	8005434 <__sinit>
 8006050:	4b14      	ldr	r3, [pc, #80]	; (80060a4 <_fflush_r+0x74>)
 8006052:	429c      	cmp	r4, r3
 8006054:	d11b      	bne.n	800608e <_fflush_r+0x5e>
 8006056:	686c      	ldr	r4, [r5, #4]
 8006058:	220c      	movs	r2, #12
 800605a:	5ea3      	ldrsh	r3, [r4, r2]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d0ed      	beq.n	800603c <_fflush_r+0xc>
 8006060:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006062:	07d2      	lsls	r2, r2, #31
 8006064:	d404      	bmi.n	8006070 <_fflush_r+0x40>
 8006066:	059b      	lsls	r3, r3, #22
 8006068:	d402      	bmi.n	8006070 <_fflush_r+0x40>
 800606a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800606c:	f7ff fa83 	bl	8005576 <__retarget_lock_acquire_recursive>
 8006070:	0028      	movs	r0, r5
 8006072:	0021      	movs	r1, r4
 8006074:	f7ff ff50 	bl	8005f18 <__sflush_r>
 8006078:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800607a:	0005      	movs	r5, r0
 800607c:	07db      	lsls	r3, r3, #31
 800607e:	d4de      	bmi.n	800603e <_fflush_r+0xe>
 8006080:	89a3      	ldrh	r3, [r4, #12]
 8006082:	059b      	lsls	r3, r3, #22
 8006084:	d4db      	bmi.n	800603e <_fflush_r+0xe>
 8006086:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006088:	f7ff fa76 	bl	8005578 <__retarget_lock_release_recursive>
 800608c:	e7d7      	b.n	800603e <_fflush_r+0xe>
 800608e:	4b06      	ldr	r3, [pc, #24]	; (80060a8 <_fflush_r+0x78>)
 8006090:	429c      	cmp	r4, r3
 8006092:	d101      	bne.n	8006098 <_fflush_r+0x68>
 8006094:	68ac      	ldr	r4, [r5, #8]
 8006096:	e7df      	b.n	8006058 <_fflush_r+0x28>
 8006098:	4b04      	ldr	r3, [pc, #16]	; (80060ac <_fflush_r+0x7c>)
 800609a:	429c      	cmp	r4, r3
 800609c:	d1dc      	bne.n	8006058 <_fflush_r+0x28>
 800609e:	68ec      	ldr	r4, [r5, #12]
 80060a0:	e7da      	b.n	8006058 <_fflush_r+0x28>
 80060a2:	46c0      	nop			; (mov r8, r8)
 80060a4:	0800664c 	.word	0x0800664c
 80060a8:	0800666c 	.word	0x0800666c
 80060ac:	0800662c 	.word	0x0800662c

080060b0 <_lseek_r>:
 80060b0:	b570      	push	{r4, r5, r6, lr}
 80060b2:	0004      	movs	r4, r0
 80060b4:	0008      	movs	r0, r1
 80060b6:	0011      	movs	r1, r2
 80060b8:	001a      	movs	r2, r3
 80060ba:	2300      	movs	r3, #0
 80060bc:	4d05      	ldr	r5, [pc, #20]	; (80060d4 <_lseek_r+0x24>)
 80060be:	602b      	str	r3, [r5, #0]
 80060c0:	f7fb f890 	bl	80011e4 <_lseek>
 80060c4:	1c43      	adds	r3, r0, #1
 80060c6:	d103      	bne.n	80060d0 <_lseek_r+0x20>
 80060c8:	682b      	ldr	r3, [r5, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d000      	beq.n	80060d0 <_lseek_r+0x20>
 80060ce:	6023      	str	r3, [r4, #0]
 80060d0:	bd70      	pop	{r4, r5, r6, pc}
 80060d2:	46c0      	nop			; (mov r8, r8)
 80060d4:	20000200 	.word	0x20000200

080060d8 <__swhatbuf_r>:
 80060d8:	b570      	push	{r4, r5, r6, lr}
 80060da:	000e      	movs	r6, r1
 80060dc:	001d      	movs	r5, r3
 80060de:	230e      	movs	r3, #14
 80060e0:	5ec9      	ldrsh	r1, [r1, r3]
 80060e2:	0014      	movs	r4, r2
 80060e4:	b096      	sub	sp, #88	; 0x58
 80060e6:	2900      	cmp	r1, #0
 80060e8:	da08      	bge.n	80060fc <__swhatbuf_r+0x24>
 80060ea:	220c      	movs	r2, #12
 80060ec:	5eb3      	ldrsh	r3, [r6, r2]
 80060ee:	2200      	movs	r2, #0
 80060f0:	602a      	str	r2, [r5, #0]
 80060f2:	061b      	lsls	r3, r3, #24
 80060f4:	d411      	bmi.n	800611a <__swhatbuf_r+0x42>
 80060f6:	2380      	movs	r3, #128	; 0x80
 80060f8:	00db      	lsls	r3, r3, #3
 80060fa:	e00f      	b.n	800611c <__swhatbuf_r+0x44>
 80060fc:	466a      	mov	r2, sp
 80060fe:	f000 f8d1 	bl	80062a4 <_fstat_r>
 8006102:	2800      	cmp	r0, #0
 8006104:	dbf1      	blt.n	80060ea <__swhatbuf_r+0x12>
 8006106:	23f0      	movs	r3, #240	; 0xf0
 8006108:	9901      	ldr	r1, [sp, #4]
 800610a:	021b      	lsls	r3, r3, #8
 800610c:	4019      	ands	r1, r3
 800610e:	4b05      	ldr	r3, [pc, #20]	; (8006124 <__swhatbuf_r+0x4c>)
 8006110:	18c9      	adds	r1, r1, r3
 8006112:	424b      	negs	r3, r1
 8006114:	4159      	adcs	r1, r3
 8006116:	6029      	str	r1, [r5, #0]
 8006118:	e7ed      	b.n	80060f6 <__swhatbuf_r+0x1e>
 800611a:	2340      	movs	r3, #64	; 0x40
 800611c:	2000      	movs	r0, #0
 800611e:	6023      	str	r3, [r4, #0]
 8006120:	b016      	add	sp, #88	; 0x58
 8006122:	bd70      	pop	{r4, r5, r6, pc}
 8006124:	ffffe000 	.word	0xffffe000

08006128 <__smakebuf_r>:
 8006128:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800612a:	2602      	movs	r6, #2
 800612c:	898b      	ldrh	r3, [r1, #12]
 800612e:	0005      	movs	r5, r0
 8006130:	000c      	movs	r4, r1
 8006132:	4233      	tst	r3, r6
 8006134:	d006      	beq.n	8006144 <__smakebuf_r+0x1c>
 8006136:	0023      	movs	r3, r4
 8006138:	3347      	adds	r3, #71	; 0x47
 800613a:	6023      	str	r3, [r4, #0]
 800613c:	6123      	str	r3, [r4, #16]
 800613e:	2301      	movs	r3, #1
 8006140:	6163      	str	r3, [r4, #20]
 8006142:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006144:	466a      	mov	r2, sp
 8006146:	ab01      	add	r3, sp, #4
 8006148:	f7ff ffc6 	bl	80060d8 <__swhatbuf_r>
 800614c:	9900      	ldr	r1, [sp, #0]
 800614e:	0007      	movs	r7, r0
 8006150:	0028      	movs	r0, r5
 8006152:	f7ff fa35 	bl	80055c0 <_malloc_r>
 8006156:	2800      	cmp	r0, #0
 8006158:	d108      	bne.n	800616c <__smakebuf_r+0x44>
 800615a:	220c      	movs	r2, #12
 800615c:	5ea3      	ldrsh	r3, [r4, r2]
 800615e:	059a      	lsls	r2, r3, #22
 8006160:	d4ef      	bmi.n	8006142 <__smakebuf_r+0x1a>
 8006162:	2203      	movs	r2, #3
 8006164:	4393      	bics	r3, r2
 8006166:	431e      	orrs	r6, r3
 8006168:	81a6      	strh	r6, [r4, #12]
 800616a:	e7e4      	b.n	8006136 <__smakebuf_r+0xe>
 800616c:	4b0f      	ldr	r3, [pc, #60]	; (80061ac <__smakebuf_r+0x84>)
 800616e:	62ab      	str	r3, [r5, #40]	; 0x28
 8006170:	2380      	movs	r3, #128	; 0x80
 8006172:	89a2      	ldrh	r2, [r4, #12]
 8006174:	6020      	str	r0, [r4, #0]
 8006176:	4313      	orrs	r3, r2
 8006178:	81a3      	strh	r3, [r4, #12]
 800617a:	9b00      	ldr	r3, [sp, #0]
 800617c:	6120      	str	r0, [r4, #16]
 800617e:	6163      	str	r3, [r4, #20]
 8006180:	9b01      	ldr	r3, [sp, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00d      	beq.n	80061a2 <__smakebuf_r+0x7a>
 8006186:	0028      	movs	r0, r5
 8006188:	230e      	movs	r3, #14
 800618a:	5ee1      	ldrsh	r1, [r4, r3]
 800618c:	f000 f89c 	bl	80062c8 <_isatty_r>
 8006190:	2800      	cmp	r0, #0
 8006192:	d006      	beq.n	80061a2 <__smakebuf_r+0x7a>
 8006194:	2203      	movs	r2, #3
 8006196:	89a3      	ldrh	r3, [r4, #12]
 8006198:	4393      	bics	r3, r2
 800619a:	001a      	movs	r2, r3
 800619c:	2301      	movs	r3, #1
 800619e:	4313      	orrs	r3, r2
 80061a0:	81a3      	strh	r3, [r4, #12]
 80061a2:	89a0      	ldrh	r0, [r4, #12]
 80061a4:	4307      	orrs	r7, r0
 80061a6:	81a7      	strh	r7, [r4, #12]
 80061a8:	e7cb      	b.n	8006142 <__smakebuf_r+0x1a>
 80061aa:	46c0      	nop			; (mov r8, r8)
 80061ac:	080053b9 	.word	0x080053b9

080061b0 <memchr>:
 80061b0:	b2c9      	uxtb	r1, r1
 80061b2:	1882      	adds	r2, r0, r2
 80061b4:	4290      	cmp	r0, r2
 80061b6:	d101      	bne.n	80061bc <memchr+0xc>
 80061b8:	2000      	movs	r0, #0
 80061ba:	4770      	bx	lr
 80061bc:	7803      	ldrb	r3, [r0, #0]
 80061be:	428b      	cmp	r3, r1
 80061c0:	d0fb      	beq.n	80061ba <memchr+0xa>
 80061c2:	3001      	adds	r0, #1
 80061c4:	e7f6      	b.n	80061b4 <memchr+0x4>
	...

080061c8 <__malloc_lock>:
 80061c8:	b510      	push	{r4, lr}
 80061ca:	4802      	ldr	r0, [pc, #8]	; (80061d4 <__malloc_lock+0xc>)
 80061cc:	f7ff f9d3 	bl	8005576 <__retarget_lock_acquire_recursive>
 80061d0:	bd10      	pop	{r4, pc}
 80061d2:	46c0      	nop			; (mov r8, r8)
 80061d4:	200001f4 	.word	0x200001f4

080061d8 <__malloc_unlock>:
 80061d8:	b510      	push	{r4, lr}
 80061da:	4802      	ldr	r0, [pc, #8]	; (80061e4 <__malloc_unlock+0xc>)
 80061dc:	f7ff f9cc 	bl	8005578 <__retarget_lock_release_recursive>
 80061e0:	bd10      	pop	{r4, pc}
 80061e2:	46c0      	nop			; (mov r8, r8)
 80061e4:	200001f4 	.word	0x200001f4

080061e8 <_free_r>:
 80061e8:	b570      	push	{r4, r5, r6, lr}
 80061ea:	0005      	movs	r5, r0
 80061ec:	2900      	cmp	r1, #0
 80061ee:	d010      	beq.n	8006212 <_free_r+0x2a>
 80061f0:	1f0c      	subs	r4, r1, #4
 80061f2:	6823      	ldr	r3, [r4, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	da00      	bge.n	80061fa <_free_r+0x12>
 80061f8:	18e4      	adds	r4, r4, r3
 80061fa:	0028      	movs	r0, r5
 80061fc:	f7ff ffe4 	bl	80061c8 <__malloc_lock>
 8006200:	4a1d      	ldr	r2, [pc, #116]	; (8006278 <_free_r+0x90>)
 8006202:	6813      	ldr	r3, [r2, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d105      	bne.n	8006214 <_free_r+0x2c>
 8006208:	6063      	str	r3, [r4, #4]
 800620a:	6014      	str	r4, [r2, #0]
 800620c:	0028      	movs	r0, r5
 800620e:	f7ff ffe3 	bl	80061d8 <__malloc_unlock>
 8006212:	bd70      	pop	{r4, r5, r6, pc}
 8006214:	42a3      	cmp	r3, r4
 8006216:	d908      	bls.n	800622a <_free_r+0x42>
 8006218:	6821      	ldr	r1, [r4, #0]
 800621a:	1860      	adds	r0, r4, r1
 800621c:	4283      	cmp	r3, r0
 800621e:	d1f3      	bne.n	8006208 <_free_r+0x20>
 8006220:	6818      	ldr	r0, [r3, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	1841      	adds	r1, r0, r1
 8006226:	6021      	str	r1, [r4, #0]
 8006228:	e7ee      	b.n	8006208 <_free_r+0x20>
 800622a:	001a      	movs	r2, r3
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d001      	beq.n	8006236 <_free_r+0x4e>
 8006232:	42a3      	cmp	r3, r4
 8006234:	d9f9      	bls.n	800622a <_free_r+0x42>
 8006236:	6811      	ldr	r1, [r2, #0]
 8006238:	1850      	adds	r0, r2, r1
 800623a:	42a0      	cmp	r0, r4
 800623c:	d10b      	bne.n	8006256 <_free_r+0x6e>
 800623e:	6820      	ldr	r0, [r4, #0]
 8006240:	1809      	adds	r1, r1, r0
 8006242:	1850      	adds	r0, r2, r1
 8006244:	6011      	str	r1, [r2, #0]
 8006246:	4283      	cmp	r3, r0
 8006248:	d1e0      	bne.n	800620c <_free_r+0x24>
 800624a:	6818      	ldr	r0, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	1841      	adds	r1, r0, r1
 8006250:	6011      	str	r1, [r2, #0]
 8006252:	6053      	str	r3, [r2, #4]
 8006254:	e7da      	b.n	800620c <_free_r+0x24>
 8006256:	42a0      	cmp	r0, r4
 8006258:	d902      	bls.n	8006260 <_free_r+0x78>
 800625a:	230c      	movs	r3, #12
 800625c:	602b      	str	r3, [r5, #0]
 800625e:	e7d5      	b.n	800620c <_free_r+0x24>
 8006260:	6821      	ldr	r1, [r4, #0]
 8006262:	1860      	adds	r0, r4, r1
 8006264:	4283      	cmp	r3, r0
 8006266:	d103      	bne.n	8006270 <_free_r+0x88>
 8006268:	6818      	ldr	r0, [r3, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	1841      	adds	r1, r0, r1
 800626e:	6021      	str	r1, [r4, #0]
 8006270:	6063      	str	r3, [r4, #4]
 8006272:	6054      	str	r4, [r2, #4]
 8006274:	e7ca      	b.n	800620c <_free_r+0x24>
 8006276:	46c0      	nop			; (mov r8, r8)
 8006278:	200001f8 	.word	0x200001f8

0800627c <_read_r>:
 800627c:	b570      	push	{r4, r5, r6, lr}
 800627e:	0004      	movs	r4, r0
 8006280:	0008      	movs	r0, r1
 8006282:	0011      	movs	r1, r2
 8006284:	001a      	movs	r2, r3
 8006286:	2300      	movs	r3, #0
 8006288:	4d05      	ldr	r5, [pc, #20]	; (80062a0 <_read_r+0x24>)
 800628a:	602b      	str	r3, [r5, #0]
 800628c:	f7fa ff50 	bl	8001130 <_read>
 8006290:	1c43      	adds	r3, r0, #1
 8006292:	d103      	bne.n	800629c <_read_r+0x20>
 8006294:	682b      	ldr	r3, [r5, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d000      	beq.n	800629c <_read_r+0x20>
 800629a:	6023      	str	r3, [r4, #0]
 800629c:	bd70      	pop	{r4, r5, r6, pc}
 800629e:	46c0      	nop			; (mov r8, r8)
 80062a0:	20000200 	.word	0x20000200

080062a4 <_fstat_r>:
 80062a4:	2300      	movs	r3, #0
 80062a6:	b570      	push	{r4, r5, r6, lr}
 80062a8:	4d06      	ldr	r5, [pc, #24]	; (80062c4 <_fstat_r+0x20>)
 80062aa:	0004      	movs	r4, r0
 80062ac:	0008      	movs	r0, r1
 80062ae:	0011      	movs	r1, r2
 80062b0:	602b      	str	r3, [r5, #0]
 80062b2:	f7fa ff80 	bl	80011b6 <_fstat>
 80062b6:	1c43      	adds	r3, r0, #1
 80062b8:	d103      	bne.n	80062c2 <_fstat_r+0x1e>
 80062ba:	682b      	ldr	r3, [r5, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d000      	beq.n	80062c2 <_fstat_r+0x1e>
 80062c0:	6023      	str	r3, [r4, #0]
 80062c2:	bd70      	pop	{r4, r5, r6, pc}
 80062c4:	20000200 	.word	0x20000200

080062c8 <_isatty_r>:
 80062c8:	2300      	movs	r3, #0
 80062ca:	b570      	push	{r4, r5, r6, lr}
 80062cc:	4d06      	ldr	r5, [pc, #24]	; (80062e8 <_isatty_r+0x20>)
 80062ce:	0004      	movs	r4, r0
 80062d0:	0008      	movs	r0, r1
 80062d2:	602b      	str	r3, [r5, #0]
 80062d4:	f7fa ff7d 	bl	80011d2 <_isatty>
 80062d8:	1c43      	adds	r3, r0, #1
 80062da:	d103      	bne.n	80062e4 <_isatty_r+0x1c>
 80062dc:	682b      	ldr	r3, [r5, #0]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d000      	beq.n	80062e4 <_isatty_r+0x1c>
 80062e2:	6023      	str	r3, [r4, #0]
 80062e4:	bd70      	pop	{r4, r5, r6, pc}
 80062e6:	46c0      	nop			; (mov r8, r8)
 80062e8:	20000200 	.word	0x20000200

080062ec <_init>:
 80062ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ee:	46c0      	nop			; (mov r8, r8)
 80062f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062f2:	bc08      	pop	{r3}
 80062f4:	469e      	mov	lr, r3
 80062f6:	4770      	bx	lr

080062f8 <_fini>:
 80062f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062fa:	46c0      	nop			; (mov r8, r8)
 80062fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062fe:	bc08      	pop	{r3}
 8006300:	469e      	mov	lr, r3
 8006302:	4770      	bx	lr
