# üìò Common Source Amplifier (CS Amp) ‚Äì GPDK 90nm

This project demonstrates the design, layout, and analysis of a **Common Source Amplifier** using the **GPDK 90nm** technology in **Cadence Virtuoso**. The design includes schematic capture, layout, verification (DRC/LVS/RCX), and simulation (transient and DC), along with energy and power estimation.

---

## üìÇ Table of Contents

- [1Ô∏è‚É£ Schematic](#1Ô∏è‚É£-schematic)
- [2Ô∏è‚É£ Testbench](#2Ô∏è‚É£-testbench)
- [3Ô∏è‚É£ Transient & DC Response](#3Ô∏è‚É£-transient--dc-response)
- [4Ô∏è‚É£ Layout](#4Ô∏è‚É£-layout)
- [5Ô∏è‚É£ DRC Check](#5Ô∏è‚É£-drc-check)
- [6Ô∏è‚É£ LVS Verification](#6Ô∏è‚É£-lvs-verification)
- [7Ô∏è‚É£ Layout vs Schematic Match](#7Ô∏è‚É£-layout-vs-schematic-match)
- [8Ô∏è‚É£ RC Extraction (RCX)](#8Ô∏è‚É£-rc-extraction-rcx)
- [9Ô∏è‚É£ AV Extracted View](#9Ô∏è‚É£-av-extracted-view)
- [üîü Energy and Power Estimation](#üîü-energy-and-power-estimation)
- [üõ† Tools Used](#üõ†-tools-used)
- [üë§ Author](#üë§-author)

---

## 1Ô∏è‚É£ Schematic

Basic schematic of a common source amplifier using NMOS and passive load.

![Schematic](./Common_source_amplifier_schematic.png)

---

## 2Ô∏è‚É£ Testbench

Simulation setup used to verify amplifier behavior.

![Testbench](./CS_Amp_tb.png)

---

## 3Ô∏è‚É£ Transient & DC Response

### üìà Transient Response

Shows amplifier gain and performance with AC input.

![Transient Response](./Transient_Response_CS_amp.png)

### üßæ DC Sweep

Shows transfer characteristics and operating region.

![DC Response](./dc_response.png)

---

## 4Ô∏è‚É£ Layout

Physical design of the common source amplifier.

![Layout](./Lyout_CS_Amp.png)

---

## 5Ô∏è‚É£ DRC Check

Design passes all physical design rules.

![DRC](./No_DRC_CS_amp.png)

---

## 6Ô∏è‚É£ LVS Verification

Layout successfully matches the schematic netlist.

![LVS](./LVS_Run_CS_Amp.png)

---

## 7Ô∏è‚É£ Layout vs Schematic Match

Visual overlay confirming device and net matching.

![Layout vs Schematic](./Layout_and_schematic_match_CS_amp.png)

---

## 8Ô∏è‚É£ RC Extraction (RCX)

Parasitics extracted to analyze post-layout behavior.

![RCX](./RCX_Run_CS_Amp.png)

---

## 9Ô∏è‚É£ AV Extracted View

Extracted view with parasitics for high-accuracy simulation.

![AV Extracted](./AV_Extracted_view_CS_Amp.png)

---


### ‚ö° Power Curve

Time-dependent power profile during simulation.

![Power Curve](./Power_Curve.png)

---

## üõ† Tools Used

- **Cadence Virtuoso** (Schematic/Layout)
- **Assura** (DRC, LVS, RCX)
- **Spectre** (Simulation)
- **Technology**: GPDK 90nm

---

## üë§ Author

**Ram Tripathi**

---

