<stg><name>pAccumulateFC</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %k_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64">
<![CDATA[
entry:2 %realSum_sign_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="realSum_sign_write_assign_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64">
<![CDATA[
entry:3 %realSum_isZero_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="realSum_isZero_write_assign_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="64">
<![CDATA[
entry:4 %realSum_regime_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="realSum_regime_write_assign_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="64">
<![CDATA[
entry:5 %realSum_exponent_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="realSum_exponent_write_assign_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="30" op_0_bw="64">
<![CDATA[
entry:6 %realSum_mantissa_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="realSum_mantissa_write_assign_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="64">
<![CDATA[
entry:7 %imagSum_sign_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imagSum_sign_write_assign_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64">
<![CDATA[
entry:8 %imagSum_isZero_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imagSum_isZero_write_assign_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="64">
<![CDATA[
entry:9 %imagSum_regime_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imagSum_regime_write_assign_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64">
<![CDATA[
entry:10 %imagSum_exponent_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imagSum_exponent_write_assign_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="30" op_0_bw="64">
<![CDATA[
entry:11 %imagSum_mantissa_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imagSum_mantissa_write_assign_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
entry:12 %zext_ln1339 = zext i6 %k_read

]]></Node>
<StgValue><ssdm name="zext_ln1339"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %conv = sitodp i32 %zext_ln1339

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %conv = sitodp i32 %zext_ln1339

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %conv = sitodp i32 %zext_ln1339

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %conv = sitodp i32 %zext_ln1339

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="41" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="42" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="43" st_id="11" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %div = dmul i64 %mul, i64 0.015625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="44" st_id="12" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %div = dmul i64 %mul, i64 0.015625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="45" st_id="13" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %div = dmul i64 %mul, i64 0.015625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="46" st_id="14" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %div = dmul i64 %mul, i64 0.015625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="47" st_id="15" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %div = dmul i64 %mul, i64 0.015625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="48" st_id="16" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %div = dmul i64 %mul, i64 0.015625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="49" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="6" op_3_bw="90" op_4_bw="86" op_5_bw="83" op_6_bw="78" op_7_bw="73" op_8_bw="68" op_9_bw="63" op_10_bw="58" op_11_bw="52" op_12_bw="53" op_13_bw="52" op_14_bw="58" op_15_bw="26" op_16_bw="42">
<![CDATA[
entry:16 %call_ret = call i38 @double2posit, i64 %div, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="50" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:0 %p_read_1 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="51" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="6" op_3_bw="90" op_4_bw="86" op_5_bw="83" op_6_bw="78" op_7_bw="73" op_8_bw="68" op_9_bw="63" op_10_bw="58" op_11_bw="52" op_12_bw="53" op_13_bw="52" op_14_bw="58" op_15_bw="26" op_16_bw="42">
<![CDATA[
entry:16 %call_ret = call i38 @double2posit, i64 %div, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="52" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="38">
<![CDATA[
entry:17 %deltaTheta_sign = extractvalue i38 %call_ret

]]></Node>
<StgValue><ssdm name="deltaTheta_sign"/></StgValue>
</operation>

<operation id="53" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="38">
<![CDATA[
entry:18 %deltaTheta_isZero = extractvalue i38 %call_ret

]]></Node>
<StgValue><ssdm name="deltaTheta_isZero"/></StgValue>
</operation>

<operation id="54" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="38">
<![CDATA[
entry:19 %deltaTheta_regime = extractvalue i38 %call_ret

]]></Node>
<StgValue><ssdm name="deltaTheta_regime"/></StgValue>
</operation>

<operation id="55" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="38">
<![CDATA[
entry:20 %deltaTheta_mantissa = extractvalue i38 %call_ret

]]></Node>
<StgValue><ssdm name="deltaTheta_mantissa"/></StgValue>
</operation>

<operation id="56" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="40">
<![CDATA[
entry:21 %empty = trunc i40 %p_read_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
entry:22 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %p_read_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %x_regime = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %p_read_1, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="x_regime"/></StgValue>
</operation>

<operation id="59" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %x_mantissa_6 = partselect i30 @_ssdm_op_PartSelect.i30.i40.i32.i32, i40 %p_read_1, i32 10, i32 39

]]></Node>
<StgValue><ssdm name="x_mantissa_6"/></StgValue>
</operation>

<operation id="60" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="6">
<![CDATA[
entry:25 %conv_i337_i = sext i6 %x_regime

]]></Node>
<StgValue><ssdm name="conv_i337_i"/></StgValue>
</operation>

<operation id="61" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
entry:26 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %p_read_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="62" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1">
<![CDATA[
entry:27 %conv3_i13_i315_i = zext i1 %tmp_59

]]></Node>
<StgValue><ssdm name="conv3_i13_i315_i"/></StgValue>
</operation>

<operation id="63" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:28 %add_i321_i = add i7 %conv_i337_i, i7 %conv3_i13_i315_i

]]></Node>
<StgValue><ssdm name="add_i321_i"/></StgValue>
</operation>

<operation id="64" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="30" op_5_bw="1" op_6_bw="1" op_7_bw="6" op_8_bw="30" op_9_bw="30" op_10_bw="1" op_11_bw="6" op_12_bw="1" op_13_bw="1" op_14_bw="30" op_15_bw="1" op_16_bw="6" op_17_bw="1" op_18_bw="1">
<![CDATA[
entry:29 %call_ln1341 = call void @pAccumulateFC_Pipeline_VITIS_LOOP_1345_1, i1 %empty, i1 %tmp, i7 %add_i321_i, i30 %x_mantissa_6, i1 %deltaTheta_sign, i1 %deltaTheta_isZero, i6 %deltaTheta_regime, i30 %deltaTheta_mantissa, i30 %imagSum_mantissa_write_assign_loc, i1 %imagSum_exponent_write_assign_loc, i6 %imagSum_regime_write_assign_loc, i1 %imagSum_isZero_write_assign_loc, i1 %imagSum_sign_write_assign_loc, i30 %realSum_mantissa_write_assign_loc, i1 %realSum_exponent_write_assign_loc, i6 %realSum_regime_write_assign_loc, i1 %realSum_isZero_write_assign_loc, i1 %realSum_sign_write_assign_loc

]]></Node>
<StgValue><ssdm name="call_ln1341"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="65" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="30" op_5_bw="1" op_6_bw="1" op_7_bw="6" op_8_bw="30" op_9_bw="30" op_10_bw="1" op_11_bw="6" op_12_bw="1" op_13_bw="1" op_14_bw="30" op_15_bw="1" op_16_bw="6" op_17_bw="1" op_18_bw="1">
<![CDATA[
entry:29 %call_ln1341 = call void @pAccumulateFC_Pipeline_VITIS_LOOP_1345_1, i1 %empty, i1 %tmp, i7 %add_i321_i, i30 %x_mantissa_6, i1 %deltaTheta_sign, i1 %deltaTheta_isZero, i6 %deltaTheta_regime, i30 %deltaTheta_mantissa, i30 %imagSum_mantissa_write_assign_loc, i1 %imagSum_exponent_write_assign_loc, i6 %imagSum_regime_write_assign_loc, i1 %imagSum_isZero_write_assign_loc, i1 %imagSum_sign_write_assign_loc, i30 %realSum_mantissa_write_assign_loc, i1 %realSum_exponent_write_assign_loc, i6 %realSum_regime_write_assign_loc, i1 %realSum_isZero_write_assign_loc, i1 %realSum_sign_write_assign_loc

]]></Node>
<StgValue><ssdm name="call_ln1341"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="66" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
entry:30 %imagSum_mantissa_write_assign_loc_load = load i30 %imagSum_mantissa_write_assign_loc

]]></Node>
<StgValue><ssdm name="imagSum_mantissa_write_assign_loc_load"/></StgValue>
</operation>

<operation id="67" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:31 %imagSum_exponent_write_assign_loc_load = load i1 %imagSum_exponent_write_assign_loc

]]></Node>
<StgValue><ssdm name="imagSum_exponent_write_assign_loc_load"/></StgValue>
</operation>

<operation id="68" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:32 %imagSum_regime_write_assign_loc_load = load i6 %imagSum_regime_write_assign_loc

]]></Node>
<StgValue><ssdm name="imagSum_regime_write_assign_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:33 %imagSum_isZero_write_assign_loc_load = load i1 %imagSum_isZero_write_assign_loc

]]></Node>
<StgValue><ssdm name="imagSum_isZero_write_assign_loc_load"/></StgValue>
</operation>

<operation id="70" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:34 %imagSum_sign_write_assign_loc_load = load i1 %imagSum_sign_write_assign_loc

]]></Node>
<StgValue><ssdm name="imagSum_sign_write_assign_loc_load"/></StgValue>
</operation>

<operation id="71" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
entry:35 %realSum_mantissa_write_assign_loc_load = load i30 %realSum_mantissa_write_assign_loc

]]></Node>
<StgValue><ssdm name="realSum_mantissa_write_assign_loc_load"/></StgValue>
</operation>

<operation id="72" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:36 %realSum_exponent_write_assign_loc_load = load i1 %realSum_exponent_write_assign_loc

]]></Node>
<StgValue><ssdm name="realSum_exponent_write_assign_loc_load"/></StgValue>
</operation>

<operation id="73" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:37 %realSum_regime_write_assign_loc_load = load i6 %realSum_regime_write_assign_loc

]]></Node>
<StgValue><ssdm name="realSum_regime_write_assign_loc_load"/></StgValue>
</operation>

<operation id="74" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:38 %realSum_isZero_write_assign_loc_load = load i1 %realSum_isZero_write_assign_loc

]]></Node>
<StgValue><ssdm name="realSum_isZero_write_assign_loc_load"/></StgValue>
</operation>

<operation id="75" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:39 %realSum_sign_write_assign_loc_load = load i1 %realSum_sign_write_assign_loc

]]></Node>
<StgValue><ssdm name="realSum_sign_write_assign_loc_load"/></StgValue>
</operation>

<operation id="76" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="78" op_0_bw="78" op_1_bw="1">
<![CDATA[
entry:40 %newret2 = insertvalue i78 <undef>, i1 %realSum_sign_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="77" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="78" op_0_bw="78" op_1_bw="1">
<![CDATA[
entry:41 %newret4 = insertvalue i78 %newret2, i1 %realSum_isZero_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="78" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="78" op_0_bw="78" op_1_bw="6">
<![CDATA[
entry:42 %newret6 = insertvalue i78 %newret4, i6 %realSum_regime_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="79" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="78" op_0_bw="78" op_1_bw="1">
<![CDATA[
entry:43 %newret8 = insertvalue i78 %newret6, i1 %realSum_exponent_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="80" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="78" op_0_bw="78" op_1_bw="30">
<![CDATA[
entry:44 %newret1 = insertvalue i78 %newret8, i30 %realSum_mantissa_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="81" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="78" op_0_bw="78" op_1_bw="1">
<![CDATA[
entry:45 %newret3 = insertvalue i78 %newret1, i1 %imagSum_sign_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="82" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="78" op_0_bw="78" op_1_bw="1">
<![CDATA[
entry:46 %newret5 = insertvalue i78 %newret3, i1 %imagSum_isZero_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="83" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="78" op_0_bw="78" op_1_bw="6">
<![CDATA[
entry:47 %newret7 = insertvalue i78 %newret5, i6 %imagSum_regime_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="84" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="78" op_0_bw="78" op_1_bw="1">
<![CDATA[
entry:48 %newret9 = insertvalue i78 %newret7, i1 %imagSum_exponent_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="85" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="78" op_0_bw="78" op_1_bw="30">
<![CDATA[
entry:49 %newret10 = insertvalue i78 %newret9, i30 %imagSum_mantissa_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="78">
<![CDATA[
entry:50 %ret_ln0 = ret i78 %newret10

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
