// Seed: 3998627720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
endmodule
module module_1 ();
  wire id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri1 module_2,
    output uwire id_3
);
  assign id_1 = 1;
  assign module_3.id_5 = 0;
endmodule
module module_3 (
    input supply1 id_0,
    output tri id_1,
    output logic id_2,
    input uwire id_3,
    input tri id_4,
    output uwire id_5,
    output wand id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9
);
  always @(posedge id_0 - -1'b0 && -1 or negedge id_4) id_2 = id_7++;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_8,
      id_1
  );
endmodule
