INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/RISCVporcessor/RISCVporcessor.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/FCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module Nreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/nBitALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitALU
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/srcs/shiftl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mokhtarsalem/RISCVporcessor/RISCVporcessor.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
