

================================================================
== Vivado HLS Report for 'read_data1'
================================================================
* Date:           Sun Mar 14 17:32:38 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fishery
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.738 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   129603|   129603| 1.296 ms | 1.296 ms |  129603|  129603|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   129601|   129601|         3|          1|          1|  129600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputImage_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputImage_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputImage_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_COPY_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ONES_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "br label %.preheader.i" [fishery/C++/src/ex_enhancement.cpp:23]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %entry ], [ %add_ln23, %hls_label_0_begin ]" [fishery/C++/src/ex_enhancement.cpp:23]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.09ns)   --->   "%icmp_ln23 = icmp eq i17 %indvar_flatten, -1472" [fishery/C++/src/ex_enhancement.cpp:23]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%add_ln23 = add i17 %indvar_flatten, 1" [fishery/C++/src/ex_enhancement.cpp:23]   --->   Operation 16 'add' 'add_ln23' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %read_data1.exit, label %hls_label_0_begin" [fishery/C++/src/ex_enhancement.cpp:23]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str348)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->fishery/C++/src/ex_enhancement.cpp:27]   --->   Operation 18 'specregionbegin' 'tmp_15_i' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str44) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->fishery/C++/src/ex_enhancement.cpp:27]   --->   Operation 19 'specprotocol' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.83ns)   --->   "%empty = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputImage_data_stream_0_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->fishery/C++/src/ex_enhancement.cpp:27]   --->   Operation 20 'read' 'empty' <Predicate = (!icmp_ln23)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (1.83ns)   --->   "%empty_32 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputImage_data_stream_1_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->fishery/C++/src/ex_enhancement.cpp:27]   --->   Operation 21 'read' 'empty_32' <Predicate = (!icmp_ln23)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (1.83ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputImage_data_stream_2_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->fishery/C++/src/ex_enhancement.cpp:27]   --->   Operation 22 'read' 'tmp_23' <Predicate = (!icmp_ln23)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str348, i32 %tmp_15_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->fishery/C++/src/ex_enhancement.cpp:27]   --->   Operation 23 'specregionend' 'empty_33' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%i_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_23, i16 0)" [fishery/C++/src/ex_enhancement.cpp:28]   --->   Operation 24 'bitconcatenate' 'i_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i24 %i_V to i50" [fishery/C++/src/ex_enhancement.cpp:29]   --->   Operation 25 'zext' 'zext_ln1148' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (3.14ns)   --->   "%mul_ln1148 = mul i50 16843010, %zext_ln1148" [fishery/C++/src/ex_enhancement.cpp:29]   --->   Operation 26 'mul' 'mul_ln1148' <Predicate = (!icmp_ln23)> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i18 @_ssdm_op_PartSelect.i18.i50.i32.i32(i50 %mul_ln1148, i32 32, i32 49)" [fishery/C++/src/ex_enhancement.cpp:29]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.73>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 129600, i64 129600, i64 129600)"   --->   Operation 28 'speclooptripcount' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str245)" [fishery/C++/src/ex_enhancement.cpp:25]   --->   Operation 29 'specregionbegin' 'tmp_14_i' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str44) nounwind" [fishery/C++/src/ex_enhancement.cpp:26]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%i_V_1 = sext i18 %tmp to i24" [fishery/C++/src/ex_enhancement.cpp:29]   --->   Operation 31 'sext' 'i_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_203 = zext i24 %i_V_1 to i32" [fishery/C++/src/ex_enhancement.cpp:29]   --->   Operation 32 'zext' 'tmp_V_203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i24 %i_V_1 to i48" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 33 'zext' 'zext_ln1116' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.96ns)   --->   "%r_V = mul i48 %zext_ln1116, %zext_ln1116" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 34 'mul' 'r_V' <Predicate = (!icmp_ln23)> <Delay = 2.96> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%trunc_ln = call i17 @_ssdm_op_PartSelect.i17.i48.i32.i32(i48 %r_V, i32 16, i32 32)" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %r_V, i32 16)" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 36 'bitselect' 'tmp_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i48 %r_V to i15" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 37 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.07ns)   --->   "%r_1 = icmp ne i15 %trunc_ln718, 0" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 38 'icmp' 'r_1' <Predicate = (!icmp_ln23)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%r = or i1 %r_1, %tmp_21" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 39 'or' 'r' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %r_V, i32 15)" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 40 'bitselect' 'tmp_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%and_ln412 = and i1 %r, %tmp_22" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 41 'and' 'and_ln412' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln412 = zext i1 %and_ln412 to i17" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 42 'zext' 'zext_ln412' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.86ns) (out node of the LUT)   --->   "%p_Val2_s = add i17 %zext_ln412, %trunc_ln" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 43 'add' 'p_Val2_s' <Predicate = (!icmp_ln23)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_205 = zext i17 %p_Val2_s to i32" [fishery/C++/src/ex_enhancement.cpp:30]   --->   Operation 44 'zext' 'tmp_V_205' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @I_V_V, i32 %tmp_V_203)" [fishery/C++/src/ex_enhancement.cpp:31]   --->   Operation 45 'write' <Predicate = (!icmp_ln23)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @I_COPY_V_V, i32 %tmp_V_203)" [fishery/C++/src/ex_enhancement.cpp:32]   --->   Operation 46 'write' <Predicate = (!icmp_ln23)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 47 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @I_2_V_V, i32 %tmp_V_205)" [fishery/C++/src/ex_enhancement.cpp:33]   --->   Operation 47 'write' <Predicate = (!icmp_ln23)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 48 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @ONES_V_V, i32 65536)" [fishery/C++/src/ex_enhancement.cpp:34]   --->   Operation 48 'write' <Predicate = (!icmp_ln23)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str245, i32 %tmp_14_i)" [fishery/C++/src/ex_enhancement.cpp:35]   --->   Operation 49 'specregionend' 'empty_34' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader.i" [fishery/C++/src/ex_enhancement.cpp:24]   --->   Operation 50 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputImage_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputImage_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputImage_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ I_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ I_COPY_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ I_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ONES_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
br_ln23               (br               ) [ 011110]
indvar_flatten        (phi              ) [ 001000]
icmp_ln23             (icmp             ) [ 001110]
add_ln23              (add              ) [ 011110]
br_ln23               (br               ) [ 000000]
tmp_15_i              (specregionbegin  ) [ 000000]
specprotocol_ln676    (specprotocol     ) [ 000000]
empty                 (read             ) [ 000000]
empty_32              (read             ) [ 000000]
tmp_23                (read             ) [ 000000]
empty_33              (specregionend    ) [ 000000]
i_V                   (bitconcatenate   ) [ 000000]
zext_ln1148           (zext             ) [ 000000]
mul_ln1148            (mul              ) [ 000000]
tmp                   (partselect       ) [ 001010]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
tmp_14_i              (specregionbegin  ) [ 000000]
specpipeline_ln26     (specpipeline     ) [ 000000]
i_V_1                 (sext             ) [ 000000]
tmp_V_203             (zext             ) [ 000000]
zext_ln1116           (zext             ) [ 000000]
r_V                   (mul              ) [ 000000]
trunc_ln              (partselect       ) [ 000000]
tmp_21                (bitselect        ) [ 000000]
trunc_ln718           (trunc            ) [ 000000]
r_1                   (icmp             ) [ 000000]
r                     (or               ) [ 000000]
tmp_22                (bitselect        ) [ 000000]
and_ln412             (and              ) [ 000000]
zext_ln412            (zext             ) [ 000000]
p_Val2_s              (add              ) [ 000000]
tmp_V_205             (zext             ) [ 000000]
write_ln31            (write            ) [ 000000]
write_ln32            (write            ) [ 000000]
write_ln33            (write            ) [ 000000]
write_ln34            (write            ) [ 000000]
empty_34              (specregionend    ) [ 000000]
br_ln24               (br               ) [ 011110]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputImage_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputImage_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputImage_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputImage_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputImage_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputImage_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="I_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="I_COPY_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_COPY_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="I_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ONES_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ONES_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="empty_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_32_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_32/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_23_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln31_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="24" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln32_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="24" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln33_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="17" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln34_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="18" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="indvar_flatten_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="17" slack="1"/>
<pin id="129" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="17" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln23_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln23_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="17" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln1148_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mul_ln1148_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="26" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="50" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_V_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="1"/>
<pin id="180" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_V_1/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_V_203_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="18" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_203/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln1116_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="18" slack="0"/>
<pin id="189" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="r_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="0"/>
<pin id="193" dir="0" index="1" bw="24" slack="0"/>
<pin id="194" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="0"/>
<pin id="199" dir="0" index="1" bw="48" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="7" slack="0"/>
<pin id="202" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_21_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="48" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln718_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="48" slack="0"/>
<pin id="217" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="r_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="15" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="r_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_22_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="48" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="and_ln412_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln412_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln412/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Val2_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="17" slack="0"/>
<pin id="252" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_V_205_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="17" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_205/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="icmp_ln23_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="264" class="1005" name="add_ln23_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="17" slack="0"/>
<pin id="266" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="18" slack="1"/>
<pin id="271" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="76" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="76" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="76" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="78" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="131" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="131" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="92" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="190"><net_src comp="178" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="191" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="191" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="207" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="191" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="74" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="225" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="197" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="263"><net_src comp="138" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="144" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="272"><net_src comp="168" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="178" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I_V_V | {4 }
	Port: I_COPY_V_V | {4 }
	Port: I_2_V_V | {4 }
	Port: ONES_V_V | {4 }
 - Input state : 
	Port: read_data1 : inputImage_data_stream_0_V | {3 }
	Port: read_data1 : inputImage_data_stream_1_V | {3 }
	Port: read_data1 : inputImage_data_stream_2_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
	State 3
		empty_33 : 1
		zext_ln1148 : 1
		mul_ln1148 : 2
		tmp : 3
	State 4
		tmp_V_203 : 1
		zext_ln1116 : 1
		r_V : 2
		trunc_ln : 3
		tmp_21 : 3
		trunc_ln718 : 3
		r_1 : 4
		r : 5
		tmp_22 : 3
		and_ln412 : 5
		zext_ln412 : 5
		p_Val2_s : 6
		tmp_V_205 : 7
		write_ln31 : 2
		write_ln32 : 2
		write_ln33 : 8
		empty_34 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln1148_fu_162    |    2    |    0    |    50   |
|          |        r_V_fu_191       |    2    |    0    |    41   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln23_fu_144     |    0    |    0    |    24   |
|          |     p_Val2_s_fu_249     |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln23_fu_138    |    0    |    0    |    20   |
|          |        r_1_fu_219       |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    or    |         r_fu_225        |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln412_fu_239    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     empty_read_fu_80    |    0    |    0    |    0    |
|   read   |   empty_32_read_fu_86   |    0    |    0    |    0    |
|          |    tmp_23_read_fu_92    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  write_ln31_write_fu_98 |    0    |    0    |    0    |
|   write  | write_ln32_write_fu_105 |    0    |    0    |    0    |
|          | write_ln33_write_fu_112 |    0    |    0    |    0    |
|          | write_ln34_write_fu_119 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|        i_V_fu_150       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln1148_fu_158   |    0    |    0    |    0    |
|          |     tmp_V_203_fu_181    |    0    |    0    |    0    |
|   zext   |    zext_ln1116_fu_187   |    0    |    0    |    0    |
|          |    zext_ln412_fu_245    |    0    |    0    |    0    |
|          |     tmp_V_205_fu_255    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_168       |    0    |    0    |    0    |
|          |     trunc_ln_fu_197     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |       i_V_1_fu_178      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_21_fu_207      |    0    |    0    |    0    |
|          |      tmp_22_fu_231      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln718_fu_215   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   176   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln23_reg_264   |   17   |
|   icmp_ln23_reg_260  |    1   |
|indvar_flatten_reg_127|   17   |
|      tmp_reg_269     |   18   |
+----------------------+--------+
|         Total        |   53   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   53   |   176  |
+-----------+--------+--------+--------+
