field pcReg_write = {0,0}{H, L}{1, 0};
field pcReg_isel = {1,1}{pcInc.out, pcReg.out}{1, 0};
field mpcReg_write = {2,2}{H, L}{1, 0};
field mpcReg_isel = {3,3}{mpcInc.out, progMem.out}{0, 1};
field op1_register_write = {4,4}{H, L}{1, 0};
field op2_register_write = {5,5}{H, L}{1, 0};
field stackPtr_write = {6,6}{H, L}{1, 0};
field stackPtr_isel = {7,7}{stackAlu.out, stackPtr.out}{1, 0};
field output_write = {8,8}{H, L}{1, 0};
field stack_port0_isel = {9,10}{math.low, math.high, progMem.out}{1, 2, 0};
field stack_port0_write = {11,11}{H, L}{1, 0};
field math_csel = {12,13}{ADD_U, MUL_U, SUB_U}{0, 2, 1};
field stackAlu_csel = {14,14}{ADD_U, SUB_U}{0, 1};
