

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:51:09 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  784345|  784345|  784345|  784345|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop             |  784344|  784344|     71304|          -|          -|    11|    no    |
        | + Col_Loop            |   71302|   71302|      6482|          -|          -|    11|    no    |
        |  ++ Filter2_Loop      |    6480|    6480|       405|          -|          -|    16|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 13 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 21 
14 --> 15 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 14 
21 --> 29 22 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 22 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.22>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 38 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %0 ], [ %add_ln8_1, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 39 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul12 = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 40 'phi' 'phi_mul12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul12, 11" [conv/conv.cpp:8]   --->   Operation 41 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln8_1 = add i8 %phi_mul, 13" [conv/conv.cpp:8]   --->   Operation 42 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 43 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:26]   --->   Operation 45 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %13, label %Row_Loop_begin" [conv/conv.cpp:8]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 48 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %r to i8" [conv/conv.cpp:26]   --->   Operation 49 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_1, 13" [conv/conv.cpp:26]   --->   Operation 50 'mul' 'mul_ln26' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %r_0, 2" [conv/conv.cpp:26]   --->   Operation 51 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %add_ln26_2 to i8" [conv/conv.cpp:26]   --->   Operation 52 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.49ns)   --->   "%mul_ln26_1 = mul i8 %zext_ln26_2, 13" [conv/conv.cpp:26]   --->   Operation 53 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 54 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 55 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 56 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [conv/conv.cpp:11]   --->   Operation 57 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 58 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:11]   --->   Operation 59 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv.cpp:11]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 62 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i7" [conv/conv.cpp:35]   --->   Operation 63 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %phi_mul12, %zext_ln35" [conv/conv.cpp:35]   --->   Operation 64 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln35, i4 0)" [conv/conv.cpp:14]   --->   Operation 65 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %tmp_10 to i12" [conv/conv.cpp:14]   --->   Operation 66 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 67 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv.cpp:40]   --->   Operation 68 'specregionend' 'empty_19' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 69 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %W_Row_Loop_end ]"   --->   Operation 70 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [conv/conv.cpp:14]   --->   Operation 71 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [conv/conv.cpp:14]   --->   Operation 73 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %W_Row_Loop_begin" [conv/conv.cpp:14]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [conv/conv.cpp:26]   --->   Operation 76 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %f_0 to i10" [conv/conv.cpp:35]   --->   Operation 77 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %f_0 to i12" [conv/conv.cpp:35]   --->   Operation 78 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.63ns)   --->   "%add_ln35_1 = add i12 %zext_ln14, %zext_ln35_2" [conv/conv.cpp:35]   --->   Operation 79 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 80 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv.cpp:35]   --->   Operation 81 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 82 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:21]   --->   Operation 83 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv/conv.cpp:39]   --->   Operation 84 'specregionend' 'empty_18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 85 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.28>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ 0.000000e+00, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 86 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv/conv.cpp:21]   --->   Operation 87 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i4" [conv/conv.cpp:21]   --->   Operation 88 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv.cpp:21]   --->   Operation 89 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv.cpp:21]   --->   Operation 91 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop, label %W_Col_Loop_begin" [conv/conv.cpp:21]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 93 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 94 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %wc_0_0, i3 0)" [conv/conv.cpp:26]   --->   Operation 95 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i5 %tmp_11 to i6" [conv/conv.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_0, i1 false)" [conv/conv.cpp:26]   --->   Operation 97 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i3 %tmp_12 to i6" [conv/conv.cpp:26]   --->   Operation 98 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.78ns)   --->   "%sub_ln26 = sub i6 %zext_ln26_3, %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 99 'sub' 'sub_ln26' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, %zext_ln21" [conv/conv.cpp:26]   --->   Operation 100 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 101 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln26_5 = add i8 %zext_ln26_5, %phi_mul" [conv/conv.cpp:26]   --->   Operation 102 'add' 'add_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_5, i3 0)" [conv/conv.cpp:26]   --->   Operation 103 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_5, i1 false)" [conv/conv.cpp:26]   --->   Operation 104 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i9 %tmp_13 to i11" [conv/conv.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.63ns)   --->   "%sub_ln26_1 = sub i11 %p_shl_cast, %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 106 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.76ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 107 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv/conv.cpp:29]   --->   Operation 108 'specregionend' 'empty_6' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 109 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.76ns)   --->   "br label %7" [conv/conv.cpp:21]   --->   Operation 110 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 6.81>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv/conv.cpp:26]   --->   Operation 111 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv/conv.cpp:24]   --->   Operation 112 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0_0, -2" [conv/conv.cpp:24]   --->   Operation 113 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 114 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.65ns)   --->   "%add_ln24 = add i3 %ch_0_0, 1" [conv/conv.cpp:24]   --->   Operation 115 'add' 'add_ln24' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv/conv.cpp:24]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i3 %ch_0_0 to i11" [conv/conv.cpp:26]   --->   Operation 117 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i3 %ch_0_0 to i6" [conv/conv.cpp:26]   --->   Operation 118 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln26_7 = add i6 %zext_ln26_12, %sub_ln26" [conv/conv.cpp:26]   --->   Operation 119 'add' 'add_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_21_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_7, i4 0)" [conv/conv.cpp:26]   --->   Operation 120 'bitconcatenate' 'tmp_21_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln26_8 = add i10 %zext_ln35_1, %tmp_21_cast" [conv/conv.cpp:26]   --->   Operation 121 'add' 'add_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i10 %add_ln26_8 to i64" [conv/conv.cpp:26]   --->   Operation 122 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [288 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_13" [conv/conv.cpp:26]   --->   Operation 123 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %zext_ln26_11, %sub_ln26_1" [conv/conv.cpp:26]   --->   Operation 124 'add' 'add_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i11 %add_ln26_9 to i64" [conv/conv.cpp:26]   --->   Operation 125 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_14" [conv/conv.cpp:26]   --->   Operation 126 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 127 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 128 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 128 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_5) nounwind" [conv/conv.cpp:28]   --->   Operation 129 'specregionend' 'empty_8' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:21]   --->   Operation 130 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 131 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 131 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 132 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 133 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 134 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 134 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 135 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 135 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 136 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 136 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 137 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 137 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 139 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 5.28>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_1_0, %W_Row_Loop ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 141 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop ], [ %add_ln21_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:21]   --->   Operation 142 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i4" [conv/conv.cpp:21]   --->   Operation 143 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv.cpp:21]   --->   Operation 144 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 145 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv/conv.cpp:21]   --->   Operation 146 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop1, label %W_Col_Loop_begin1" [conv/conv.cpp:21]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 148 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 149 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %wc_0_1, i3 0)" [conv/conv.cpp:26]   --->   Operation 150 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %tmp_14 to i6" [conv/conv.cpp:26]   --->   Operation 151 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_1, i1 false)" [conv/conv.cpp:26]   --->   Operation 152 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i3 %tmp_15 to i6" [conv/conv.cpp:26]   --->   Operation 153 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (1.78ns)   --->   "%sub_ln26_2 = sub i6 %zext_ln26_7, %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 154 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %c_0, %zext_ln21_1" [conv/conv.cpp:26]   --->   Operation 155 'add' 'add_ln26' <Predicate = (!icmp_ln21_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 156 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (1.91ns)   --->   "%add_ln26_6 = add i8 %zext_ln26_9, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 157 'add' 'add_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_6, i3 0)" [conv/conv.cpp:26]   --->   Operation 158 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_6, i1 false)" [conv/conv.cpp:26]   --->   Operation 159 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i9 %tmp_16 to i11" [conv/conv.cpp:26]   --->   Operation 160 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (1.63ns)   --->   "%sub_ln26_3 = sub i11 %p_shl4_cast, %zext_ln26_10" [conv/conv.cpp:26]   --->   Operation 161 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (1.76ns)   --->   "br label %8" [conv/conv.cpp:24]   --->   Operation 162 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.76>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv.cpp:29]   --->   Operation 163 'specregionend' 'empty_10' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 164 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.76ns)   --->   "br label %10" [conv/conv.cpp:21]   --->   Operation 165 'br' <Predicate = (icmp_ln21_1)> <Delay = 1.76>

State 14 <SV = 6> <Delay = 6.81>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %9 ]" [conv/conv.cpp:26]   --->   Operation 166 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i3 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %9 ]" [conv/conv.cpp:24]   --->   Operation 167 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.13ns)   --->   "%icmp_ln24_1 = icmp eq i3 %ch_0_1, -2" [conv/conv.cpp:24]   --->   Operation 168 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 169 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (1.65ns)   --->   "%add_ln24_1 = add i3 %ch_0_1, 1" [conv/conv.cpp:24]   --->   Operation 170 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %9" [conv/conv.cpp:24]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i3 %ch_0_1 to i11" [conv/conv.cpp:26]   --->   Operation 172 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i3 %ch_0_1 to i6" [conv/conv.cpp:26]   --->   Operation 173 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (1.82ns)   --->   "%add_ln26_11 = add i6 %zext_ln26_20, %sub_ln26_2" [conv/conv.cpp:26]   --->   Operation 174 'add' 'add_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_27_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_11, i4 0)" [conv/conv.cpp:26]   --->   Operation 175 'bitconcatenate' 'tmp_27_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (1.73ns)   --->   "%add_ln26_12 = add i10 %zext_ln35_1, %tmp_27_cast" [conv/conv.cpp:26]   --->   Operation 176 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i10 %add_ln26_12 to i64" [conv/conv.cpp:26]   --->   Operation 177 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [288 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_21" [conv/conv.cpp:26]   --->   Operation 178 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (1.63ns)   --->   "%add_ln26_13 = add i11 %zext_ln26_19, %sub_ln26_3" [conv/conv.cpp:26]   --->   Operation 179 'add' 'add_ln26_13' <Predicate = (!icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i11 %add_ln26_13 to i64" [conv/conv.cpp:26]   --->   Operation 180 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_22" [conv/conv.cpp:26]   --->   Operation 181 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 182 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 182 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_14 : Operation 183 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 183 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv/conv.cpp:28]   --->   Operation 184 'specregionend' 'empty_12' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "br label %7" [conv/conv.cpp:21]   --->   Operation 185 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 15.6>
ST_15 : Operation 186 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 186 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_15 : Operation 187 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 187 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_15 : Operation 188 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 188 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 12.3>
ST_16 : Operation 189 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 189 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 10.5>
ST_17 : Operation 190 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 10.5>
ST_18 : Operation 191 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 191 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 10.5>
ST_19 : Operation 192 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 192 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 10.5>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 193 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 194 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "br label %8" [conv/conv.cpp:24]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 6> <Delay = 5.28>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_1_1, %W_Row_Loop1 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:26]   --->   Operation 196 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop1 ], [ %add_ln21_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:21]   --->   Operation 197 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i4" [conv/conv.cpp:21]   --->   Operation 198 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv.cpp:21]   --->   Operation 199 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 200 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv/conv.cpp:21]   --->   Operation 201 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end, label %W_Col_Loop_begin2" [conv/conv.cpp:21]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 203 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 204 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %wc_0_2, i3 0)" [conv/conv.cpp:26]   --->   Operation 205 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i5 %tmp_17 to i6" [conv/conv.cpp:26]   --->   Operation 206 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_18 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_2, i1 false)" [conv/conv.cpp:26]   --->   Operation 207 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i3 %tmp_18 to i6" [conv/conv.cpp:26]   --->   Operation 208 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (1.78ns)   --->   "%sub_ln26_4 = sub i6 %zext_ln26_15, %zext_ln26_16" [conv/conv.cpp:26]   --->   Operation 209 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i4 %c_0, %zext_ln21_2" [conv/conv.cpp:26]   --->   Operation 210 'add' 'add_ln26_3' <Predicate = (!icmp_ln21_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i4 %add_ln26_3 to i8" [conv/conv.cpp:26]   --->   Operation 211 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (1.91ns)   --->   "%add_ln26_10 = add i8 %zext_ln26_17, %mul_ln26_1" [conv/conv.cpp:26]   --->   Operation 212 'add' 'add_ln26_10' <Predicate = (!icmp_ln21_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_10, i3 0)" [conv/conv.cpp:26]   --->   Operation 213 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_10, i1 false)" [conv/conv.cpp:26]   --->   Operation 214 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i9 %tmp_19 to i11" [conv/conv.cpp:26]   --->   Operation 215 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (1.63ns)   --->   "%sub_ln26_5 = sub i11 %p_shl8_cast, %zext_ln26_18" [conv/conv.cpp:26]   --->   Operation 216 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 217 [1/1] (1.76ns)   --->   "br label %11" [conv/conv.cpp:24]   --->   Operation 217 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.76>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 218 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 219 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 219 'load' 'conv_bias_load' <Predicate = (icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>

State 22 <SV = 7> <Delay = 6.81>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %12 ]" [conv/conv.cpp:26]   --->   Operation 220 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i3 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %12 ]" [conv/conv.cpp:24]   --->   Operation 221 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (1.13ns)   --->   "%icmp_ln24_2 = icmp eq i3 %ch_0_2, -2" [conv/conv.cpp:24]   --->   Operation 222 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 223 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (1.65ns)   --->   "%add_ln24_2 = add i3 %ch_0_2, 1" [conv/conv.cpp:24]   --->   Operation 224 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %12" [conv/conv.cpp:24]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i3 %ch_0_2 to i11" [conv/conv.cpp:26]   --->   Operation 226 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i3 %ch_0_2 to i6" [conv/conv.cpp:26]   --->   Operation 227 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (1.82ns)   --->   "%add_ln26_14 = add i6 %zext_ln26_24, %sub_ln26_4" [conv/conv.cpp:26]   --->   Operation 228 'add' 'add_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_29_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_14, i4 0)" [conv/conv.cpp:26]   --->   Operation 229 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (1.73ns)   --->   "%add_ln26_15 = add i10 %zext_ln35_1, %tmp_29_cast" [conv/conv.cpp:26]   --->   Operation 230 'add' 'add_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i10 %add_ln26_15 to i64" [conv/conv.cpp:26]   --->   Operation 231 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [288 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_25" [conv/conv.cpp:26]   --->   Operation 232 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (1.63ns)   --->   "%add_ln26_16 = add i11 %zext_ln26_23, %sub_ln26_5" [conv/conv.cpp:26]   --->   Operation 233 'add' 'add_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i11 %add_ln26_16 to i64" [conv/conv.cpp:26]   --->   Operation 234 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_26" [conv/conv.cpp:26]   --->   Operation 235 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 236 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 236 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_22 : Operation 237 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 237 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_8) nounwind" [conv/conv.cpp:28]   --->   Operation 238 'specregionend' 'empty_16' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "br label %10" [conv/conv.cpp:21]   --->   Operation 239 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 23 <SV = 8> <Delay = 15.6>
ST_23 : Operation 240 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 240 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_23 : Operation 241 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 241 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_23 : Operation 242 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 242 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 12.3>
ST_24 : Operation 243 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 243 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 10.5>
ST_25 : Operation 244 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 244 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 10.5>
ST_26 : Operation 245 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 245 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 10.5>
ST_27 : Operation 246 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 246 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 10.5>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 247 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 248 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 248 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "br label %11" [conv/conv.cpp:24]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 7> <Delay = 13.7>
ST_29 : Operation 250 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 250 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_29 : Operation 251 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 251 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 8> <Delay = 10.5>
ST_30 : Operation 252 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 252 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 9> <Delay = 10.5>
ST_31 : Operation 253 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 253 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 15.9>
ST_32 : Operation 254 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 254 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 255 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 9.66>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_6) nounwind" [conv/conv.cpp:29]   --->   Operation 256 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 257 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 258 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 258 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 259 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 260 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 261 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 261 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 262 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 263 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 263 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_9" [conv/conv.cpp:34]   --->   Operation 264 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 265 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 265 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 266 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_33 : Operation 267 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000000000000000000000000]
br_ln8              (br               ) [ 0111111111111111111111111111111111]
r_0                 (phi              ) [ 0010000000000000000000000000000000]
phi_mul             (phi              ) [ 0010111111111111111111111111111111]
phi_mul12           (phi              ) [ 0011111111111111111111111111111111]
add_ln8             (add              ) [ 0111111111111111111111111111111111]
add_ln8_1           (add              ) [ 0111111111111111111111111111111111]
icmp_ln8            (icmp             ) [ 0011111111111111111111111111111111]
empty               (speclooptripcount) [ 0000000000000000000000000000000000]
r                   (add              ) [ 0111111111111111111111111111111111]
br_ln8              (br               ) [ 0000000000000000000000000000000000]
specloopname_ln9    (specloopname     ) [ 0000000000000000000000000000000000]
tmp_1               (specregionbegin  ) [ 0001111111111111111111111111111111]
zext_ln26_1         (zext             ) [ 0000000000000000000000000000000000]
mul_ln26            (mul              ) [ 0001111111111111111111111111111111]
add_ln26_2          (add              ) [ 0000000000000000000000000000000000]
zext_ln26_2         (zext             ) [ 0000000000000000000000000000000000]
mul_ln26_1          (mul              ) [ 0001111111111111111111111111111111]
br_ln11             (br               ) [ 0011111111111111111111111111111111]
ret_ln41            (ret              ) [ 0000000000000000000000000000000000]
c_0                 (phi              ) [ 0001011111111111111111111111100000]
icmp_ln11           (icmp             ) [ 0011111111111111111111111111111111]
empty_4             (speclooptripcount) [ 0000000000000000000000000000000000]
c                   (add              ) [ 0011111111111111111111111111111111]
br_ln11             (br               ) [ 0000000000000000000000000000000000]
specloopname_ln12   (specloopname     ) [ 0000000000000000000000000000000000]
tmp_2               (specregionbegin  ) [ 0000111111111111111111111111111111]
zext_ln35           (zext             ) [ 0000000000000000000000000000000000]
add_ln35            (add              ) [ 0000000000000000000000000000000000]
tmp_10              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln14           (zext             ) [ 0000111111111111111111111111111111]
br_ln14             (br               ) [ 0011111111111111111111111111111111]
empty_19            (specregionend    ) [ 0000000000000000000000000000000000]
br_ln8              (br               ) [ 0111111111111111111111111111111111]
f_0                 (phi              ) [ 0000100000000000000000000000000000]
icmp_ln14           (icmp             ) [ 0011111111111111111111111111111111]
empty_5             (speclooptripcount) [ 0000000000000000000000000000000000]
f                   (add              ) [ 0011111111111111111111111111111111]
br_ln14             (br               ) [ 0000000000000000000000000000000000]
specloopname_ln15   (specloopname     ) [ 0000000000000000000000000000000000]
zext_ln26           (zext             ) [ 0000011111111111111111111111100000]
zext_ln35_1         (zext             ) [ 0000011111111111111111111111100000]
zext_ln35_2         (zext             ) [ 0000000000000000000000000000000000]
add_ln35_1          (add              ) [ 0000000000000000000000000000000000]
zext_ln35_3         (zext             ) [ 0000000000000000000000000000000000]
conv_out_addr       (getelementptr    ) [ 0000011111111111111111111111111111]
tmp_3               (specregionbegin  ) [ 0000011111111000000000000000000000]
br_ln21             (br               ) [ 0011111111111111111111111111111111]
empty_18            (specregionend    ) [ 0000000000000000000000000000000000]
br_ln11             (br               ) [ 0011111111111111111111111111111111]
w_sum_1_0           (phi              ) [ 0000011111111111111110000000000000]
wc_0_0              (phi              ) [ 0000010000000000000000000000000000]
zext_ln21           (zext             ) [ 0000000000000000000000000000000000]
icmp_ln21           (icmp             ) [ 0011111111111111111111111111111111]
empty_7             (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln21            (add              ) [ 0011111111111111111111111111111111]
br_ln21             (br               ) [ 0000000000000000000000000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000000000000000000000000]
tmp_5               (specregionbegin  ) [ 0000001111111000000000000000000000]
tmp_11              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_3         (zext             ) [ 0000000000000000000000000000000000]
tmp_12              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_4         (zext             ) [ 0000000000000000000000000000000000]
sub_ln26            (sub              ) [ 0000001111111000000000000000000000]
add_ln26_1          (add              ) [ 0000000000000000000000000000000000]
zext_ln26_5         (zext             ) [ 0000000000000000000000000000000000]
add_ln26_5          (add              ) [ 0000000000000000000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_13              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_6         (zext             ) [ 0000000000000000000000000000000000]
sub_ln26_1          (sub              ) [ 0000001111111000000000000000000000]
br_ln24             (br               ) [ 0011111111111111111111111111111111]
empty_6             (specregionend    ) [ 0000000000000000000000000000000000]
tmp_4               (specregionbegin  ) [ 0000000000000111111110000000000000]
br_ln21             (br               ) [ 0011111111111111111111111111111111]
w_sum_2_0           (phi              ) [ 0011111111111111111111111111111111]
ch_0_0              (phi              ) [ 0000001000000000000000000000000000]
icmp_ln24           (icmp             ) [ 0011111111111111111111111111111111]
empty_9             (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln24            (add              ) [ 0011111111111111111111111111111111]
br_ln24             (br               ) [ 0000000000000000000000000000000000]
zext_ln26_11        (zext             ) [ 0000000000000000000000000000000000]
zext_ln26_12        (zext             ) [ 0000000000000000000000000000000000]
add_ln26_7          (add              ) [ 0000000000000000000000000000000000]
tmp_21_cast         (bitconcatenate   ) [ 0000000000000000000000000000000000]
add_ln26_8          (add              ) [ 0000000000000000000000000000000000]
zext_ln26_13        (zext             ) [ 0000000000000000000000000000000000]
conv_weights_0_addr (getelementptr    ) [ 0000000100000000000000000000000000]
add_ln26_9          (add              ) [ 0000000000000000000000000000000000]
zext_ln26_14        (zext             ) [ 0000000000000000000000000000000000]
input_addr          (getelementptr    ) [ 0000000100000000000000000000000000]
empty_8             (specregionend    ) [ 0000000000000000000000000000000000]
br_ln21             (br               ) [ 0011111111111111111111111111111111]
conv_weights_0_load (load             ) [ 0000000010000000000000000000000000]
input_load          (load             ) [ 0000000010000000000000000000000000]
tmp_s               (fmul             ) [ 0000000001111000000000000000000000]
specloopname_ln25   (specloopname     ) [ 0000000000000000000000000000000000]
w_sum_3             (fadd             ) [ 0011111111111111111111111111111111]
br_ln24             (br               ) [ 0011111111111111111111111111111111]
w_sum_1_1           (phi              ) [ 0000000000000111111111111111100000]
wc_0_1              (phi              ) [ 0000000000000100000000000000000000]
zext_ln21_1         (zext             ) [ 0000000000000000000000000000000000]
icmp_ln21_1         (icmp             ) [ 0011111111111111111111111111111111]
empty_11            (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln21_1          (add              ) [ 0011111111111111111111111111111111]
br_ln21             (br               ) [ 0000000000000000000000000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000000000000000000000000]
tmp_7               (specregionbegin  ) [ 0000000000000011111110000000000000]
tmp_14              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_7         (zext             ) [ 0000000000000000000000000000000000]
tmp_15              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_8         (zext             ) [ 0000000000000000000000000000000000]
sub_ln26_2          (sub              ) [ 0000000000000011111110000000000000]
add_ln26            (add              ) [ 0000000000000000000000000000000000]
zext_ln26_9         (zext             ) [ 0000000000000000000000000000000000]
add_ln26_6          (add              ) [ 0000000000000000000000000000000000]
p_shl4_cast         (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_16              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_10        (zext             ) [ 0000000000000000000000000000000000]
sub_ln26_3          (sub              ) [ 0000000000000011111110000000000000]
br_ln24             (br               ) [ 0011111111111111111111111111111111]
empty_10            (specregionend    ) [ 0000000000000000000000000000000000]
tmp_6               (specregionbegin  ) [ 0000000000000000000001111111111111]
br_ln21             (br               ) [ 0011111111111111111111111111111111]
w_sum_2_1           (phi              ) [ 0011111111111111111111111111111111]
ch_0_1              (phi              ) [ 0000000000000010000000000000000000]
icmp_ln24_1         (icmp             ) [ 0011111111111111111111111111111111]
empty_13            (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln24_1          (add              ) [ 0011111111111111111111111111111111]
br_ln24             (br               ) [ 0000000000000000000000000000000000]
zext_ln26_19        (zext             ) [ 0000000000000000000000000000000000]
zext_ln26_20        (zext             ) [ 0000000000000000000000000000000000]
add_ln26_11         (add              ) [ 0000000000000000000000000000000000]
tmp_27_cast         (bitconcatenate   ) [ 0000000000000000000000000000000000]
add_ln26_12         (add              ) [ 0000000000000000000000000000000000]
zext_ln26_21        (zext             ) [ 0000000000000000000000000000000000]
conv_weights_1_addr (getelementptr    ) [ 0000000000000001000000000000000000]
add_ln26_13         (add              ) [ 0000000000000000000000000000000000]
zext_ln26_22        (zext             ) [ 0000000000000000000000000000000000]
input_addr_1        (getelementptr    ) [ 0000000000000001000000000000000000]
empty_12            (specregionend    ) [ 0000000000000000000000000000000000]
br_ln21             (br               ) [ 0011111111111111111111111111111111]
conv_weights_1_load (load             ) [ 0000000000000000100000000000000000]
input_load_1        (load             ) [ 0000000000000000100000000000000000]
tmp_1_1             (fmul             ) [ 0000000000000000011110000000000000]
specloopname_ln25   (specloopname     ) [ 0000000000000000000000000000000000]
w_sum_3_1           (fadd             ) [ 0011111111111111111111111111111111]
br_ln24             (br               ) [ 0011111111111111111111111111111111]
w_sum_1_2           (phi              ) [ 0000000000000000000001111111111110]
wc_0_2              (phi              ) [ 0000000000000000000001000000000000]
zext_ln21_2         (zext             ) [ 0000000000000000000000000000000000]
icmp_ln21_2         (icmp             ) [ 0011111111111111111111111111111111]
empty_15            (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln21_2          (add              ) [ 0011111111111111111111111111111111]
br_ln21             (br               ) [ 0000000000000000000000000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000000000000000000000000]
tmp_8               (specregionbegin  ) [ 0000000000000000000000111111100000]
tmp_17              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_15        (zext             ) [ 0000000000000000000000000000000000]
tmp_18              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_16        (zext             ) [ 0000000000000000000000000000000000]
sub_ln26_4          (sub              ) [ 0000000000000000000000111111100000]
add_ln26_3          (add              ) [ 0000000000000000000000000000000000]
zext_ln26_17        (zext             ) [ 0000000000000000000000000000000000]
add_ln26_10         (add              ) [ 0000000000000000000000000000000000]
p_shl8_cast         (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_19              (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln26_18        (zext             ) [ 0000000000000000000000000000000000]
sub_ln26_5          (sub              ) [ 0000000000000000000000111111100000]
br_ln24             (br               ) [ 0011111111111111111111111111111111]
conv_bias_addr      (getelementptr    ) [ 0000000000000000000000000000010000]
w_sum_2_2           (phi              ) [ 0011111111111111111111111111111111]
ch_0_2              (phi              ) [ 0000000000000000000000100000000000]
icmp_ln24_2         (icmp             ) [ 0011111111111111111111111111111111]
empty_17            (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln24_2          (add              ) [ 0011111111111111111111111111111111]
br_ln24             (br               ) [ 0000000000000000000000000000000000]
zext_ln26_23        (zext             ) [ 0000000000000000000000000000000000]
zext_ln26_24        (zext             ) [ 0000000000000000000000000000000000]
add_ln26_14         (add              ) [ 0000000000000000000000000000000000]
tmp_29_cast         (bitconcatenate   ) [ 0000000000000000000000000000000000]
add_ln26_15         (add              ) [ 0000000000000000000000000000000000]
zext_ln26_25        (zext             ) [ 0000000000000000000000000000000000]
conv_weights_2_addr (getelementptr    ) [ 0000000000000000000000010000000000]
add_ln26_16         (add              ) [ 0000000000000000000000000000000000]
zext_ln26_26        (zext             ) [ 0000000000000000000000000000000000]
input_addr_2        (getelementptr    ) [ 0000000000000000000000010000000000]
empty_16            (specregionend    ) [ 0000000000000000000000000000000000]
br_ln21             (br               ) [ 0011111111111111111111111111111111]
conv_weights_2_load (load             ) [ 0000000000000000000000001000000000]
input_load_2        (load             ) [ 0000000000000000000000001000000000]
tmp_1_2             (fmul             ) [ 0000000000000000000000000111100000]
specloopname_ln25   (specloopname     ) [ 0000000000000000000000000000000000]
w_sum_3_2           (fadd             ) [ 0011111111111111111111111111111111]
br_ln24             (br               ) [ 0011111111111111111111111111111111]
conv_bias_load      (load             ) [ 0000000000000000000000000000001110]
w_sum               (fadd             ) [ 0000000000000000000000000000000001]
empty_14            (specregionend    ) [ 0000000000000000000000000000000000]
bitcast_ln34        (bitcast          ) [ 0000000000000000000000000000000000]
tmp                 (partselect       ) [ 0000000000000000000000000000000000]
trunc_ln34          (trunc            ) [ 0000000000000000000000000000000000]
icmp_ln34           (icmp             ) [ 0000000000000000000000000000000000]
icmp_ln34_1         (icmp             ) [ 0000000000000000000000000000000000]
or_ln34             (or               ) [ 0000000000000000000000000000000000]
tmp_9               (fcmp             ) [ 0000000000000000000000000000000000]
and_ln34            (and              ) [ 0000000000000000000000000000000000]
w_sum_1             (select           ) [ 0000000000000000000000000000000000]
store_ln35          (store            ) [ 0000000000000000000000000000000000]
br_ln14             (br               ) [ 0011111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_weights_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="conv_out_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_weights_0_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 input_load_1/14 input_load_2/22 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv_weights_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="10" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/14 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="11" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/14 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/14 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv_bias_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="3"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/21 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_load/21 "/>
</bind>
</comp>

<comp id="175" class="1004" name="conv_weights_2_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_addr/22 "/>
</bind>
</comp>

<comp id="182" class="1004" name="input_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="11" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/22 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_load/22 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln35_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="8"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/33 "/>
</bind>
</comp>

<comp id="201" class="1005" name="r_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="phi_mul_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="phi_mul_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="phi_mul12_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="1"/>
<pin id="226" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul12 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="phi_mul12_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul12/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="c_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="c_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="f_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="1"/>
<pin id="250" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="f_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="w_sum_1_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="w_sum_1_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_0/5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="wc_0_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="wc_0_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="2" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_0/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="w_sum_2_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="w_sum_2_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="ch_0_0_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="1"/>
<pin id="296" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="ch_0_0_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/6 "/>
</bind>
</comp>

<comp id="305" class="1005" name="w_sum_1_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_1 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="w_sum_1_1_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_1/13 "/>
</bind>
</comp>

<comp id="316" class="1005" name="wc_0_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="1"/>
<pin id="318" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="wc_0_1_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="2" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_1/13 "/>
</bind>
</comp>

<comp id="327" class="1005" name="w_sum_2_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="w_sum_2_1_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="32" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/14 "/>
</bind>
</comp>

<comp id="339" class="1005" name="ch_0_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="1"/>
<pin id="341" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="ch_0_1_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/14 "/>
</bind>
</comp>

<comp id="350" class="1005" name="w_sum_1_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_2 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="w_sum_1_2_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="32" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_2/21 "/>
</bind>
</comp>

<comp id="361" class="1005" name="wc_0_2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="1"/>
<pin id="363" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_2 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="wc_0_2_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="2" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_2/21 "/>
</bind>
</comp>

<comp id="372" class="1005" name="w_sum_2_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="w_sum_2_2_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="32" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/22 "/>
</bind>
</comp>

<comp id="384" class="1005" name="ch_0_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="1"/>
<pin id="386" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="ch_0_2_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/22 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/9 w_sum_3_1/17 w_sum_3_2/25 w_sum/29 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 tmp_1_1/15 tmp_1_2/23 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/32 "/>
</bind>
</comp>

<comp id="418" class="1005" name="reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 input_load_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln8_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln8_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="r_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln26_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mul_ln26_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln26_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln26_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mul_ln26_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln11_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="4" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="c_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln35_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln35_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="1"/>
<pin id="496" dir="0" index="1" bw="4" slack="0"/>
<pin id="497" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_10_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln14_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln14_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="f_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln26_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln35_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln35_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln35_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="1"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln35_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln21_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln21_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln21_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_11_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln26_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_12_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln26_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sub_ln26_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="0" index="1" bw="3" slack="0"/>
<pin id="589" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln26_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="2"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln26_5_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln26_5_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="3"/>
<pin id="605" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_shl_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_13_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln26_6_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sub_ln26_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="0"/>
<pin id="630" dir="0" index="1" bw="9" slack="0"/>
<pin id="631" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln24_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln24_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln26_11_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln26_12_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="0"/>
<pin id="652" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln26_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="6" slack="1"/>
<pin id="657" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_21_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="6" slack="0"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_cast/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln26_8_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="2"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln26_13_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln26_9_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="0"/>
<pin id="679" dir="0" index="1" bw="11" slack="1"/>
<pin id="680" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln26_14_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln21_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="0"/>
<pin id="689" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/13 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln21_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/13 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln21_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_14_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="0" index="1" bw="2" slack="0"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln26_7_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_15_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="0"/>
<pin id="717" dir="0" index="1" bw="2" slack="0"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln26_8_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln26_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="0" index="1" bw="3" slack="0"/>
<pin id="730" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/13 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln26_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="3"/>
<pin id="735" dir="0" index="1" bw="2" slack="0"/>
<pin id="736" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln26_9_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="0"/>
<pin id="741" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln26_6_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="4"/>
<pin id="746" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_shl4_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/13 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_16_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="9" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln26_10_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="0"/>
<pin id="766" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/13 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sub_ln26_3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="11" slack="0"/>
<pin id="770" dir="0" index="1" bw="9" slack="0"/>
<pin id="771" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/13 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln24_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="0"/>
<pin id="776" dir="0" index="1" bw="2" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/14 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln24_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/14 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln26_19_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="3" slack="0"/>
<pin id="788" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_19/14 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln26_20_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="0"/>
<pin id="792" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_20/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln26_11_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="3" slack="0"/>
<pin id="796" dir="0" index="1" bw="6" slack="1"/>
<pin id="797" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_27_cast_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="0" index="1" bw="6" slack="0"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27_cast/14 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln26_12_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="3"/>
<pin id="809" dir="0" index="1" bw="10" slack="0"/>
<pin id="810" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln26_21_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="0"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_21/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln26_13_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="0" index="1" bw="11" slack="1"/>
<pin id="820" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln26_22_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="11" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_22/14 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln21_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2" slack="0"/>
<pin id="829" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/21 "/>
</bind>
</comp>

<comp id="831" class="1004" name="icmp_ln21_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_2/21 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln21_2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/21 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_17_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="0"/>
<pin id="845" dir="0" index="1" bw="2" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/21 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln26_15_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="0"/>
<pin id="853" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/21 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_18_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="0"/>
<pin id="857" dir="0" index="1" bw="2" slack="0"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/21 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln26_16_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="0"/>
<pin id="865" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/21 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sub_ln26_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="0"/>
<pin id="869" dir="0" index="1" bw="3" slack="0"/>
<pin id="870" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_4/21 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln26_3_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="4"/>
<pin id="875" dir="0" index="1" bw="2" slack="0"/>
<pin id="876" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/21 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln26_17_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_17/21 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln26_10_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="5"/>
<pin id="886" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/21 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_shl8_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="11" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/21 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_19_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="9" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/21 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln26_18_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="9" slack="0"/>
<pin id="906" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_18/21 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sub_ln26_5_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="11" slack="0"/>
<pin id="910" dir="0" index="1" bw="9" slack="0"/>
<pin id="911" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_5/21 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln24_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="0"/>
<pin id="916" dir="0" index="1" bw="2" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/22 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln24_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/22 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln26_23_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="0"/>
<pin id="928" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_23/22 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln26_24_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="3" slack="0"/>
<pin id="932" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_24/22 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln26_14_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="3" slack="0"/>
<pin id="936" dir="0" index="1" bw="6" slack="1"/>
<pin id="937" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/22 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_29_cast_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="10" slack="0"/>
<pin id="941" dir="0" index="1" bw="6" slack="0"/>
<pin id="942" dir="0" index="2" bw="1" slack="0"/>
<pin id="943" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/22 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln26_15_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="4"/>
<pin id="949" dir="0" index="1" bw="10" slack="0"/>
<pin id="950" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_15/22 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln26_25_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="10" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_25/22 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln26_16_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="3" slack="0"/>
<pin id="959" dir="0" index="1" bw="11" slack="1"/>
<pin id="960" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_16/22 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln26_26_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="11" slack="0"/>
<pin id="964" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_26/22 "/>
</bind>
</comp>

<comp id="967" class="1004" name="bitcast_ln34_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/33 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="0" index="2" bw="6" slack="0"/>
<pin id="974" dir="0" index="3" bw="6" slack="0"/>
<pin id="975" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/33 "/>
</bind>
</comp>

<comp id="980" class="1004" name="trunc_ln34_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/33 "/>
</bind>
</comp>

<comp id="984" class="1004" name="icmp_ln34_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/33 "/>
</bind>
</comp>

<comp id="990" class="1004" name="icmp_ln34_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="23" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/33 "/>
</bind>
</comp>

<comp id="996" class="1004" name="or_ln34_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/33 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="and_ln34_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/33 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="w_sum_1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="1"/>
<pin id="1011" dir="0" index="2" bw="32" slack="0"/>
<pin id="1012" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/33 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="add_ln8_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="0"/>
<pin id="1018" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="add_ln8_1_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="0"/>
<pin id="1023" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="r_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="0"/>
<pin id="1031" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1034" class="1005" name="mul_ln26_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="4"/>
<pin id="1036" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="mul_ln26_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="5"/>
<pin id="1041" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln26_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="c_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="4" slack="0"/>
<pin id="1049" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1052" class="1005" name="zext_ln14_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="12" slack="1"/>
<pin id="1054" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="f_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="5" slack="0"/>
<pin id="1062" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1065" class="1005" name="zext_ln26_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="3"/>
<pin id="1067" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="zext_ln35_1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="10" slack="2"/>
<pin id="1072" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="conv_out_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="11" slack="8"/>
<pin id="1079" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1085" class="1005" name="add_ln21_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="2" slack="0"/>
<pin id="1087" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="sub_ln26_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="6" slack="1"/>
<pin id="1092" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="sub_ln26_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="11" slack="1"/>
<pin id="1097" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="add_ln24_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="3" slack="0"/>
<pin id="1105" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="conv_weights_0_addr_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="9" slack="1"/>
<pin id="1110" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="1113" class="1005" name="input_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="10" slack="1"/>
<pin id="1115" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="conv_weights_0_load_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="1123" class="1005" name="w_sum_3_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="add_ln21_1_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="2" slack="0"/>
<pin id="1133" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="sub_ln26_2_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="6" slack="1"/>
<pin id="1138" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="sub_ln26_3_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="11" slack="1"/>
<pin id="1143" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="add_ln24_1_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="3" slack="0"/>
<pin id="1151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="conv_weights_1_addr_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="9" slack="1"/>
<pin id="1156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="1159" class="1005" name="input_addr_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="10" slack="1"/>
<pin id="1161" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="conv_weights_1_load_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="1169" class="1005" name="w_sum_3_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="add_ln21_2_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="2" slack="0"/>
<pin id="1179" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_2 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="sub_ln26_4_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="6" slack="1"/>
<pin id="1184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_4 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="sub_ln26_5_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="11" slack="1"/>
<pin id="1189" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_5 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="conv_bias_addr_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="4" slack="1"/>
<pin id="1194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="1200" class="1005" name="add_ln24_2_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="3" slack="0"/>
<pin id="1202" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="conv_weights_2_addr_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="9" slack="1"/>
<pin id="1207" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_addr "/>
</bind>
</comp>

<comp id="1210" class="1005" name="input_addr_2_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="10" slack="1"/>
<pin id="1212" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="conv_weights_2_load_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="1"/>
<pin id="1217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_load "/>
</bind>
</comp>

<comp id="1220" class="1005" name="w_sum_3_2_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="conv_bias_load_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_load "/>
</bind>
</comp>

<comp id="1230" class="1005" name="w_sum_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="1"/>
<pin id="1232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="115" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="122" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="141" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="148" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="175" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="182" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="292"><net_src comp="259" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="259" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="337"><net_src comp="305" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="359"><net_src comp="305" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="382"><net_src comp="350" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="282" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="327" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="372" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="350" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="169" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="408"><net_src comp="129" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="135" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="155" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="189" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="416"><net_src comp="395" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="135" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="426"><net_src comp="404" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="432"><net_src comp="228" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="216" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="26" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="205" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="28" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="205" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="34" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="205" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="26" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="240" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="240" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="240" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="224" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="46" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="18" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="252" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="52" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="252" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="252" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="252" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="252" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="549"><net_src comp="275" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="275" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="68" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="275" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="275" pin="4"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="80" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="275" pin="4"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="82" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="570" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="236" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="546" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="212" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="84" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="78" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="86" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="602" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="82" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="608" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="298" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="88" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="298" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="298" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="298" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="94" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="18" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="659" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="681"><net_src comp="646" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="690"><net_src comp="320" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="320" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="68" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="320" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="72" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="76" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="320" pin="4"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="78" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="703" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="80" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="320" pin="4"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="82" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="715" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="711" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="236" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="687" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="84" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="78" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="86" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="743" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="82" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="756" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="748" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="343" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="88" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="343" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="92" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="343" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="343" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="804"><net_src comp="94" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="18" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="799" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="807" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="821"><net_src comp="786" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="830"><net_src comp="365" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="365" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="68" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="365" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="72" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="76" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="365" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="78" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="854"><net_src comp="843" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="80" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="365" pin="4"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="82" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="866"><net_src comp="855" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="851" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="863" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="236" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="827" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="893"><net_src comp="84" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="883" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="78" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="901"><net_src comp="86" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="883" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="82" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="896" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="888" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="904" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="388" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="88" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="388" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="92" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="388" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="388" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="930" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="944"><net_src comp="94" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="934" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="18" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="951"><net_src comp="939" pin="3"/><net_sink comp="947" pin=1"/></net>

<net id="955"><net_src comp="947" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="961"><net_src comp="926" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="957" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="976"><net_src comp="98" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="967" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="100" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="979"><net_src comp="102" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="983"><net_src comp="967" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="970" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="104" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="980" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="106" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="984" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="412" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="64" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1015"><net_src comp="1008" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="1019"><net_src comp="428" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1024"><net_src comp="434" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1032"><net_src comp="446" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1037"><net_src comp="456" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1042"><net_src comp="472" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1050"><net_src comp="484" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1055"><net_src comp="508" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1063"><net_src comp="518" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1068"><net_src comp="524" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="1073"><net_src comp="528" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1080"><net_src comp="108" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1088"><net_src comp="556" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1093"><net_src comp="586" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1098"><net_src comp="628" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1106"><net_src comp="640" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1111"><net_src comp="115" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1116"><net_src comp="122" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1121"><net_src comp="129" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1126"><net_src comp="395" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1134"><net_src comp="697" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1139"><net_src comp="727" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1144"><net_src comp="768" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1152"><net_src comp="780" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1157"><net_src comp="141" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1162"><net_src comp="148" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1167"><net_src comp="155" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1172"><net_src comp="395" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1180"><net_src comp="837" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1185"><net_src comp="867" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1190"><net_src comp="908" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1195"><net_src comp="162" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1203"><net_src comp="920" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1208"><net_src comp="175" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1213"><net_src comp="182" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1218"><net_src comp="189" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1223"><net_src comp="395" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1228"><net_src comp="169" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1233"><net_src comp="395" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1236"><net_src comp="1230" pin="1"/><net_sink comp="1008" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {33 }
 - Input state : 
	Port: conv : input_r | {6 7 14 15 22 23 }
	Port: conv : conv_weights_0 | {6 7 }
	Port: conv : conv_weights_1 | {14 15 }
	Port: conv : conv_bias | {21 29 }
	Port: conv : conv_weights_2 | {22 23 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		add_ln8_1 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		zext_ln26_1 : 2
		mul_ln26 : 3
		add_ln26_2 : 1
		zext_ln26_2 : 2
		mul_ln26_1 : 3
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_10 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		zext_ln35_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln21 : 1
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		tmp_11 : 1
		zext_ln26_3 : 2
		tmp_12 : 1
		zext_ln26_4 : 2
		sub_ln26 : 3
		add_ln26_1 : 2
		zext_ln26_5 : 3
		add_ln26_5 : 4
		p_shl_cast : 5
		tmp_13 : 5
		zext_ln26_6 : 6
		sub_ln26_1 : 7
	State 6
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_11 : 1
		zext_ln26_12 : 1
		add_ln26_7 : 2
		tmp_21_cast : 3
		add_ln26_8 : 4
		zext_ln26_13 : 5
		conv_weights_0_addr : 6
		add_ln26_9 : 2
		zext_ln26_14 : 3
		input_addr : 4
		conv_weights_0_load : 7
		input_load : 5
	State 7
		tmp_s : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln21_1 : 1
		icmp_ln21_1 : 1
		add_ln21_1 : 1
		br_ln21 : 2
		tmp_14 : 1
		zext_ln26_7 : 2
		tmp_15 : 1
		zext_ln26_8 : 2
		sub_ln26_2 : 3
		add_ln26 : 2
		zext_ln26_9 : 3
		add_ln26_6 : 4
		p_shl4_cast : 5
		tmp_16 : 5
		zext_ln26_10 : 6
		sub_ln26_3 : 7
	State 14
		icmp_ln24_1 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		zext_ln26_19 : 1
		zext_ln26_20 : 1
		add_ln26_11 : 2
		tmp_27_cast : 3
		add_ln26_12 : 4
		zext_ln26_21 : 5
		conv_weights_1_addr : 6
		add_ln26_13 : 2
		zext_ln26_22 : 3
		input_addr_1 : 4
		conv_weights_1_load : 7
		input_load_1 : 5
	State 15
		tmp_1_1 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		zext_ln21_2 : 1
		icmp_ln21_2 : 1
		add_ln21_2 : 1
		br_ln21 : 2
		tmp_17 : 1
		zext_ln26_15 : 2
		tmp_18 : 1
		zext_ln26_16 : 2
		sub_ln26_4 : 3
		add_ln26_3 : 2
		zext_ln26_17 : 3
		add_ln26_10 : 4
		p_shl8_cast : 5
		tmp_19 : 5
		zext_ln26_18 : 6
		sub_ln26_5 : 7
		conv_bias_load : 1
	State 22
		icmp_ln24_2 : 1
		add_ln24_2 : 1
		br_ln24 : 2
		zext_ln26_23 : 1
		zext_ln26_24 : 1
		add_ln26_14 : 2
		tmp_29_cast : 3
		add_ln26_15 : 4
		zext_ln26_25 : 5
		conv_weights_2_addr : 6
		add_ln26_16 : 2
		zext_ln26_26 : 3
		input_addr_2 : 4
		conv_weights_2_load : 7
		input_load_2 : 5
	State 23
		tmp_1_2 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		w_sum : 1
	State 30
	State 31
	State 32
		tmp_9 : 1
	State 33
		tmp : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_1 : 2
		or_ln34 : 3
		and_ln34 : 3
		w_sum_1 : 3
		store_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_395     |    2    |   227   |   403   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_404     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_428   |    0    |    0    |    15   |
|          |   add_ln8_1_fu_434  |    0    |    0    |    15   |
|          |       r_fu_446      |    0    |    0    |    13   |
|          |  add_ln26_2_fu_462  |    0    |    0    |    13   |
|          |       c_fu_484      |    0    |    0    |    13   |
|          |   add_ln35_fu_494   |    0    |    0    |    15   |
|          |       f_fu_518      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_536  |    0    |    0    |    13   |
|          |   add_ln21_fu_556   |    0    |    0    |    10   |
|          |  add_ln26_1_fu_592  |    0    |    0    |    13   |
|          |  add_ln26_5_fu_602  |    0    |    0    |    15   |
|          |   add_ln24_fu_640   |    0    |    0    |    12   |
|          |  add_ln26_7_fu_654  |    0    |    0    |    15   |
|          |  add_ln26_8_fu_667  |    0    |    0    |    14   |
|    add   |  add_ln26_9_fu_677  |    0    |    0    |    13   |
|          |  add_ln21_1_fu_697  |    0    |    0    |    10   |
|          |   add_ln26_fu_733   |    0    |    0    |    13   |
|          |  add_ln26_6_fu_743  |    0    |    0    |    15   |
|          |  add_ln24_1_fu_780  |    0    |    0    |    12   |
|          |  add_ln26_11_fu_794 |    0    |    0    |    15   |
|          |  add_ln26_12_fu_807 |    0    |    0    |    14   |
|          |  add_ln26_13_fu_817 |    0    |    0    |    13   |
|          |  add_ln21_2_fu_837  |    0    |    0    |    10   |
|          |  add_ln26_3_fu_873  |    0    |    0    |    13   |
|          |  add_ln26_10_fu_883 |    0    |    0    |    15   |
|          |  add_ln24_2_fu_920  |    0    |    0    |    12   |
|          |  add_ln26_14_fu_934 |    0    |    0    |    15   |
|          |  add_ln26_15_fu_947 |    0    |    0    |    14   |
|          |  add_ln26_16_fu_957 |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_412     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_440   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_478  |    0    |    0    |    9    |
|          |   icmp_ln14_fu_512  |    0    |    0    |    11   |
|          |   icmp_ln21_fu_550  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_634  |    0    |    0    |    9    |
|   icmp   |  icmp_ln21_1_fu_691 |    0    |    0    |    8    |
|          |  icmp_ln24_1_fu_774 |    0    |    0    |    9    |
|          |  icmp_ln21_2_fu_831 |    0    |    0    |    8    |
|          |  icmp_ln24_2_fu_914 |    0    |    0    |    9    |
|          |   icmp_ln34_fu_984  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_990 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_586   |    0    |    0    |    15   |
|          |  sub_ln26_1_fu_628  |    0    |    0    |    13   |
|    sub   |  sub_ln26_2_fu_727  |    0    |    0    |    15   |
|          |  sub_ln26_3_fu_768  |    0    |    0    |    13   |
|          |  sub_ln26_4_fu_867  |    0    |    0    |    15   |
|          |  sub_ln26_5_fu_908  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln26_fu_456   |    0    |    0    |    17   |
|          |  mul_ln26_1_fu_472  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|  select  |   w_sum_1_fu_1008   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_996   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_1002  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln26_1_fu_452 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_468 |    0    |    0    |    0    |
|          |   zext_ln35_fu_490  |    0    |    0    |    0    |
|          |   zext_ln14_fu_508  |    0    |    0    |    0    |
|          |   zext_ln26_fu_524  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_528 |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_532 |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_541 |    0    |    0    |    0    |
|          |   zext_ln21_fu_546  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_570 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_582 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_598 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_624 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_646 |    0    |    0    |    0    |
|          | zext_ln26_12_fu_650 |    0    |    0    |    0    |
|          | zext_ln26_13_fu_672 |    0    |    0    |    0    |
|          | zext_ln26_14_fu_682 |    0    |    0    |    0    |
|   zext   |  zext_ln21_1_fu_687 |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_711 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_723 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_739 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_764 |    0    |    0    |    0    |
|          | zext_ln26_19_fu_786 |    0    |    0    |    0    |
|          | zext_ln26_20_fu_790 |    0    |    0    |    0    |
|          | zext_ln26_21_fu_812 |    0    |    0    |    0    |
|          | zext_ln26_22_fu_822 |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_827 |    0    |    0    |    0    |
|          | zext_ln26_15_fu_851 |    0    |    0    |    0    |
|          | zext_ln26_16_fu_863 |    0    |    0    |    0    |
|          | zext_ln26_17_fu_879 |    0    |    0    |    0    |
|          | zext_ln26_18_fu_904 |    0    |    0    |    0    |
|          | zext_ln26_23_fu_926 |    0    |    0    |    0    |
|          | zext_ln26_24_fu_930 |    0    |    0    |    0    |
|          | zext_ln26_25_fu_952 |    0    |    0    |    0    |
|          | zext_ln26_26_fu_962 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_10_fu_500    |    0    |    0    |    0    |
|          |    tmp_11_fu_562    |    0    |    0    |    0    |
|          |    tmp_12_fu_574    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_608  |    0    |    0    |    0    |
|          |    tmp_13_fu_616    |    0    |    0    |    0    |
|          |  tmp_21_cast_fu_659 |    0    |    0    |    0    |
|          |    tmp_14_fu_703    |    0    |    0    |    0    |
|bitconcatenate|    tmp_15_fu_715    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_748 |    0    |    0    |    0    |
|          |    tmp_16_fu_756    |    0    |    0    |    0    |
|          |  tmp_27_cast_fu_799 |    0    |    0    |    0    |
|          |    tmp_17_fu_843    |    0    |    0    |    0    |
|          |    tmp_18_fu_855    |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_888 |    0    |    0    |    0    |
|          |    tmp_19_fu_896    |    0    |    0    |    0    |
|          |  tmp_29_cast_fu_939 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_970     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_980  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   421   |   1613  |
|----------|---------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|   conv_bias  |    0   |   32   |    8   |
|conv_weights_0|    1   |    0   |    0   |
|conv_weights_1|    1   |    0   |    0   |
|conv_weights_2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |   32   |    8   |
+--------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln21_1_reg_1131    |    2   |
|     add_ln21_2_reg_1177    |    2   |
|      add_ln21_reg_1085     |    2   |
|     add_ln24_1_reg_1149    |    3   |
|     add_ln24_2_reg_1200    |    3   |
|      add_ln24_reg_1103     |    3   |
|     add_ln8_1_reg_1021     |    8   |
|      add_ln8_reg_1016      |    7   |
|         c_0_reg_236        |    4   |
|         c_reg_1047         |    4   |
|       ch_0_0_reg_294       |    3   |
|       ch_0_1_reg_339       |    3   |
|       ch_0_2_reg_384       |    3   |
|   conv_bias_addr_reg_1192  |    4   |
|   conv_bias_load_reg_1225  |   32   |
|   conv_out_addr_reg_1077   |   11   |
|conv_weights_0_addr_reg_1108|    9   |
|conv_weights_0_load_reg_1118|   32   |
|conv_weights_1_addr_reg_1154|    9   |
|conv_weights_1_load_reg_1164|   32   |
|conv_weights_2_addr_reg_1205|    9   |
|conv_weights_2_load_reg_1215|   32   |
|         f_0_reg_248        |    5   |
|         f_reg_1060         |    5   |
|    input_addr_1_reg_1159   |   10   |
|    input_addr_2_reg_1210   |   10   |
|     input_addr_reg_1113    |   10   |
|     mul_ln26_1_reg_1039    |    8   |
|      mul_ln26_reg_1034     |    8   |
|      phi_mul12_reg_224     |    7   |
|       phi_mul_reg_212      |    8   |
|         r_0_reg_201        |    4   |
|         r_reg_1029         |    4   |
|           reg_418          |   32   |
|           reg_423          |   32   |
|     sub_ln26_1_reg_1095    |   11   |
|     sub_ln26_2_reg_1136    |    6   |
|     sub_ln26_3_reg_1141    |   11   |
|     sub_ln26_4_reg_1182    |    6   |
|     sub_ln26_5_reg_1187    |   11   |
|      sub_ln26_reg_1090     |    6   |
|      w_sum_1_0_reg_259     |   32   |
|      w_sum_1_1_reg_305     |   32   |
|      w_sum_1_2_reg_350     |   32   |
|      w_sum_2_0_reg_282     |   32   |
|      w_sum_2_1_reg_327     |   32   |
|      w_sum_2_2_reg_372     |   32   |
|     w_sum_3_1_reg_1169     |   32   |
|     w_sum_3_2_reg_1220     |   32   |
|      w_sum_3_reg_1123      |   32   |
|       w_sum_reg_1230       |   32   |
|       wc_0_0_reg_271       |    2   |
|       wc_0_1_reg_316       |    2   |
|       wc_0_2_reg_361       |    2   |
|     zext_ln14_reg_1052     |   12   |
|     zext_ln26_reg_1065     |   64   |
|    zext_ln35_1_reg_1070    |   10   |
+----------------------------+--------+
|            Total           |   823  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_135 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_155 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul_reg_212  |  p0  |   2  |   8  |   16   ||    9    |
| phi_mul12_reg_224 |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_236    |  p0  |   2  |   4  |    8   ||    9    |
| w_sum_1_0_reg_259 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_395    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_395    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_404    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_404    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_412    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   768  || 25.2692 ||   192   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   421  |  1613  |
|   Memory  |    3   |    -   |    -   |   32   |    8   |
|Multiplexer|    -   |    -   |   25   |    -   |   192  |
|  Register |    -   |    -   |    -   |   823  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   25   |  1276  |  1813  |
+-----------+--------+--------+--------+--------+--------+
