<!DOCTYPE html><html lang="en">
  <head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no"><title>Verilog HDL 2장 - Dongho's Dev Blog</title>

<meta name="description" content="Module &amp; Instantiation">
<link rel="canonical" href="http://localhost:4000/2021/12/19/verilogHDL_chapter2_module_&_instantiation.html"><link rel="alternate" type="application/rss+xml" title="Dongho's Dev Blog" href="/feed.xml"><!-- start favicons snippet, use https://realfavicongenerator.net/ --><link rel="apple-touch-icon" sizes="180x180" href="/assets/apple-touch-icon.png"><link rel="icon" type="image/png" sizes="32x32" href="/assets/favicon-32x32.png"><link rel="icon" type="image/png" sizes="16x16" href="/assets/favicon-16x16.png"><link rel="manifest" href="/assets/site.webmanifest"><link rel="mask-icon" href="/assets/safari-pinned-tab.svg" color="#fc4d50"><link rel="shortcut icon" href="/assets/favicon.ico">

<meta name="msapplication-TileColor" content="#ffc40d"><meta name="msapplication-config" content="/assets/browserconfig.xml">

<meta name="theme-color" content="#ffffff">
<!-- end favicons snippet --><link rel="stylesheet" href="/assets/css/main.css"><link rel="stylesheet" href="https://cdn.bootcdn.net/ajax/libs/font-awesome/5.15.1/css/all.css" ><!-- start custom head snippets -->

<!-- end custom head snippets -->
<script>(function() {
  window.isArray = function(val) {
    return Object.prototype.toString.call(val) === '[object Array]';
  };
  window.isString = function(val) {
    return typeof val === 'string';
  };

  window.hasEvent = function(event) {
    return 'on'.concat(event) in window.document;
  };

  window.isOverallScroller = function(node) {
    return node === document.documentElement || node === document.body || node === window;
  };

  window.isFormElement = function(node) {
    var tagName = node.tagName;
    return tagName === 'INPUT' || tagName === 'SELECT' || tagName === 'TEXTAREA';
  };

  window.pageLoad = (function () {
    var loaded = false, cbs = [];
    window.addEventListener('load', function () {
      var i;
      loaded = true;
      if (cbs.length > 0) {
        for (i = 0; i < cbs.length; i++) {
          cbs[i]();
        }
      }
    });
    return {
      then: function(cb) {
        cb && (loaded ? cb() : (cbs.push(cb)));
      }
    };
  })();
})();
(function() {
  window.throttle = function(func, wait) {
    var args, result, thisArg, timeoutId, lastCalled = 0;

    function trailingCall() {
      lastCalled = new Date;
      timeoutId = null;
      result = func.apply(thisArg, args);
    }
    return function() {
      var now = new Date,
        remaining = wait - (now - lastCalled);

      args = arguments;
      thisArg = this;

      if (remaining <= 0) {
        clearTimeout(timeoutId);
        timeoutId = null;
        lastCalled = now;
        result = func.apply(thisArg, args);
      } else if (!timeoutId) {
        timeoutId = setTimeout(trailingCall, remaining);
      }
      return result;
    };
  };
})();
(function() {
  var Set = (function() {
    var add = function(item) {
      var i, data = this._data;
      for (i = 0; i < data.length; i++) {
        if (data[i] === item) {
          return;
        }
      }
      this.size ++;
      data.push(item);
      return data;
    };

    var Set = function(data) {
      this.size = 0;
      this._data = [];
      var i;
      if (data.length > 0) {
        for (i = 0; i < data.length; i++) {
          add.call(this, data[i]);
        }
      }
    };
    Set.prototype.add = add;
    Set.prototype.get = function(index) { return this._data[index]; };
    Set.prototype.has = function(item) {
      var i, data = this._data;
      for (i = 0; i < data.length; i++) {
        if (this.get(i) === item) {
          return true;
        }
      }
      return false;
    };
    Set.prototype.is = function(map) {
      if (map._data.length !== this._data.length) { return false; }
      var i, j, flag, tData = this._data, mData = map._data;
      for (i = 0; i < tData.length; i++) {
        for (flag = false, j = 0; j < mData.length; j++) {
          if (tData[i] === mData[j]) {
            flag = true;
            break;
          }
        }
        if (!flag) { return false; }
      }
      return true;
    };
    Set.prototype.values = function() {
      return this._data;
    };
    return Set;
  })();

  window.Lazyload = (function(doc) {
    var queue = {js: [], css: []}, sources = {js: {}, css: {}}, context = this;
    var createNode = function(name, attrs) {
      var node = doc.createElement(name), attr;
      for (attr in attrs) {
        if (attrs.hasOwnProperty(attr)) {
          node.setAttribute(attr, attrs[attr]);
        }
      }
      return node;
    };
    var end = function(type, url) {
      var s, q, qi, cbs, i, j, cur, val, flag;
      if (type === 'js' || type ==='css') {
        s = sources[type], q = queue[type];
        s[url] = true;
        for (i = 0; i < q.length; i++) {
          cur = q[i];
          if (cur.urls.has(url)) {
            qi = cur, val = qi.urls.values();
            qi && (cbs = qi.callbacks);
            for (flag = true, j = 0; j < val.length; j++) {
              cur = val[j];
              if (!s[cur]) {
                flag = false;
              }
            }
            if (flag && cbs && cbs.length > 0) {
              for (j = 0; j < cbs.length; j++) {
                cbs[j].call(context);
              }
              qi.load = true;
            }
          }
        }
      }
    };
    var load = function(type, urls, callback) {
      var s, q, qi, node, i, cur,
        _urls = typeof urls === 'string' ? new Set([urls]) : new Set(urls), val, url;
      if (type === 'js' || type ==='css') {
        s = sources[type], q = queue[type];
        for (i = 0; i < q.length; i++) {
          cur = q[i];
          if (_urls.is(cur.urls)) {
            qi = cur;
            break;
          }
        }
        val = _urls.values();
        if (qi) {
          callback && (qi.load || qi.callbacks.push(callback));
          callback && (qi.load && callback());
        } else {
          q.push({
            urls: _urls,
            callbacks: callback ? [callback] : [],
            load: false
          });
          for (i = 0; i < val.length; i++) {
            node = null, url = val[i];
            if (s[url] === undefined) {
              (type === 'js' ) && (node = createNode('script', { src: url }));
              (type === 'css') && (node = createNode('link', { rel: 'stylesheet', href: url }));
              if (node) {
                node.onload = (function(type, url) {
                  return function() {
                    end(type, url);
                  };
                })(type, url);
                (doc.head || doc.body).appendChild(node);
                s[url] = false;
              }
            }
          }
        }
      }
    };
    return {
      js: function(url, callback) {
        load('js', url, callback);
      },
      css: function(url, callback) {
        load('css', url, callback);
      }
    };
  })(this.document);
})();
</script><script>
  (function() {
    var TEXT_VARIABLES = {
      version: '2.2.6',
      sources: {
        font_awesome: 'https://cdn.bootcdn.net/ajax/libs/font-awesome/5.15.1/css/all.css',
        jquery: 'https://cdn.bootcss.com/jquery/3.1.1/jquery.min.js',
        leancloud_js_sdk: '//cdn.jsdelivr.net/npm/leancloud-storage@3.13.2/dist/av-min.js',
        chart: 'https://cdn.bootcss.com/Chart.js/2.7.2/Chart.bundle.min.js',
        gitalk: {
          js: 'https://cdn.bootcss.com/gitalk/1.2.2/gitalk.min.js',
          css: 'https://cdn.bootcss.com/gitalk/1.2.2/gitalk.min.css'
        },
        valine: 'https://unpkg.com/valine/dist/Valine.min.js',
        mathjax: 'https://cdn.bootcss.com/mathjax/2.7.4/MathJax.js?config=TeX-MML-AM_CHTML',
        mermaid: 'https://cdn.bootcss.com/mermaid/8.0.0-rc.8/mermaid.min.js'
      },
      site: {
        toc: {
          selectors: 'h1,h2,h3'
        }
      },
      paths: {
        search_js: '/assets/search.js'
      }
    };
    window.TEXT_VARIABLES = TEXT_VARIABLES;
  })();
</script>
</head>
  <body>
    <div class="root" data-is-touch="false">
      <div class="layout--page js-page-root"><div class="page__main js-page-main page__main--immersive page__viewport has-aside cell cell--auto">

      <div class="page__main-inner"><div class="page__header d-print-none"><header class="header header--dark"><div class="main">
      <div class="header__title">
        <div class="header__brand"><svg version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px"
	 width="24px" height="24px" viewBox="0 0 24 24">
<style type="text/css">
	.st0{fill:#515151;}
</style>
<path class="st0" d="M1.7,22.3c5.7-5.7,11.3-5.7,17,0c3.3-3.3,3.5-5.3,0.8-6c2.7,0.7,3.5-1.1,2.3-5.6s-3.3-5.2-6.3-2.1
	c3-3,2.3-5.2-2.1-6.3S7,1.8,7.7,4.6C7,1.8,5,2.1,1.7,5.3C7.3,11,7.3,16.7,1.7,22.3"/>
</svg>
<a title="Your Site Description
" href="/">Dongho's Dev Blog</a></div><button class="button button--secondary button--circle search-button js-search-toggle"><i class="fas fa-search"></i></button></div><nav class="navigation">
        <ul><li class="navigation__item"><a href="/archive.html">Archive</a></li><li class="navigation__item"><a href="/about.html">About</a></li><li><button class="button button--secondary button--circle search-button js-search-toggle"><i class="fas fa-search"></i></button></li></ul>
      </nav></div>
  </header>
</div><div class="page__content"><div class="article__header--overlay"><div class="hero hero--dark overlay" style="background-image:linear-gradient(135deg, rgba(34, 139, 87 , .4), rgba(139, 34, 139, .4)),url(/background_mountain.jpg);background-color:#203028;"><div class="hero__content"><div class ="main"><div class="article__info clearfix"><ul class="left-col menu"><li>
              <a class="button button--secondary button--pill button--sm"
                href="/archive.html?tag=Hardware">Hardware</a>
            </li><li>
              <a class="button button--secondary button--pill button--sm"
                href="/archive.html?tag=Verilog">Verilog</a>
            </li><li>
              <a class="button button--secondary button--pill button--sm"
                href="/archive.html?tag=VerilogHDL%EA%B0%95%EC%A2%8C">VerilogHDL강좌</a>
            </li></ul><ul class="right-col menu"><li><i class="far fa-calendar-alt"></i> <span>Dec 19, 2021</span>
            </li></ul></div><div class="article__header"><header><h1>Verilog HDL 2장</h1></header><span class="split-space">&nbsp;</span>
          <a class="edit-on-github"
            title="Edit on Github"
            href="https://github.com/ParkDongho/ParkDongho.github.io/tree/master/_posts/2021-12-19-verilogHDL_chapter2_module_&_instantiation.md">
            <i class="far fa-edit"></i></a></div><p class="overlay__excerpt">Module &amp; Instantiation</p></div></div>
              </div>
            </div><div class ="main"><div class="grid grid--reverse">

              <div class="col-aside d-print-none js-col-aside"><aside class="page__aside js-page-aside"><div class="toc-aside js-toc-root"></div>
</aside></div>

              <div class="col-main cell cell--auto"><!-- start custom main top snippet -->

<!-- end custom main top snippet -->
<article itemscope itemtype="http://schema.org/Article"><meta itemprop="headline" content="Verilog HDL 2장"><meta itemprop="author" content="Park Dongho"/><meta itemprop="datePublished" content="2021-12-19T00:00:00+00:00">
    <meta itemprop="keywords" content="Hardware,Verilog,VerilogHDL강좌"><div class="js-article-content"><div class="layout--article"><!-- start custom article top snippet -->

<!-- end custom article top snippet -->
<div class="article__content" itemprop="articleBody"><h1 id="module--instantiation">Module &amp; Instantiation</h1>

<!--more-->

<blockquote>
  <h2 id="목차">목차</h2>

  <p><strong><a href="">1부 - Verilog HDL</a></strong></p>

  <p><strong>Chapter 1 : <a href="https://parkdongho.github.io/2021/12/16/verilogHDL_chapter1_introduction.html">Introduction</a></strong></p>

  <p><strong>Chapter 2 : <a href="https://parkdongho.github.io/2021/12/19/verilogHDL_chapter2_module_&amp;_instantiation.html">Module &amp; Instantiation</a></strong></p>

  <p><strong>Chapter 3 : <a href="https://parkdongho.github.io/2021/12/21/verilogHDL_chapter3_combinational_logic.html">Combinational Logic</a></strong></p>

  <p><strong>Chapter 4 : <a href="https://parkdongho.github.io/2021/12/23/verilogHDL_chapter4_sequential_logic.html">Sequential Logic</a></strong></p>

  <p><strong>Chapter 5 : <a href="https://parkdongho.github.io/2021/12/25/verilogHDL_chapter5_FSM.html">FSM</a></strong></p>

  <p><strong><a href="">2부 - H/W Accelerator Design</a></strong></p>

  <p><strong>Chapter 1 : <a href="">Introduction</a></strong></p>

  <p><strong>Chapter 2  : <a href="">Memory Map</a></strong></p>

  <p><strong>Chapter 3  : <a href="">Bus Protocol</a></strong></p>

  <p><strong>Chapter 4 : <a href="">DMA</a></strong></p>

  <p><strong>Chapter 5 : <a href="">GPIO IP</a></strong></p>

  <p><strong>Chapter 6 : <a href="">VLSI Signal Processing</a></strong></p>

  <p><strong>Chapter 7 : <a href="">Image Processing IP</a></strong></p>

  <p><strong><a href="">3부 - NPU Design</a></strong></p>

  <p><strong>Chapter 1 : <a href="">Introduction</a></strong></p>

  <p><strong>Chapter 2 : <a href="">Datapath</a></strong></p>

  <p><strong><a href="">부록A - 툴 설치/사용 방법</a></strong></p>

  <p><strong>Chapter 1 : <a href="">Vivado 사용방법</a></strong></p>

  <p><strong>Chapter 2 : <a href="">Drawio 사용방법</a></strong></p>

  <p><strong>Chapter 3 : <a href="">WaveDrom 사용방법</a></strong></p>
</blockquote>

<hr />

<p>디지털 회로를 설계할때 하나의 블럭안에 모든회로를 표현하면 매우 복잡합니다. <strong>그림1</strong> 의 경우 4bit addition을 하는 간단한 회로임에도 매우 복잡해 보입니다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_1.png" alt="fig 1" /></p>

<p><strong>그림1</strong> 4bit Adder 예제</p>

<p>그래서 회로를 여러 서브블럭들로 나누어 설계를 합니다. <strong>그림2</strong> 는 full-adder 4개를 연결하여 4bit adder를 만든 예시 입니다. 이때 4bit_adder 및 full_adder와 같은 설계 블록들을 <code class="language-plaintext highlighter-rouge">모듈(module)</code>이라고 합니다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_2.png" alt="fig 2" /></p>

<p><strong>figure 2</strong> module instantiation의 예시</p>

<hr />

<p>이제 full_adder라는 모듈의 구성을 살펴봅시다. 모듈은 외부와 데이터를 주고 받을 수 있는 입출력 인터페이스를 제공합니다. 이러한 인터페이스를 <code class="language-plaintext highlighter-rouge">포트(port)</code> 라고 합니다. <strong>그림3</strong> 에서 확인할 수 있듯이 full_adder 모듈은 a, b, carry_in 이라는 입력 포트, out, carry_out 이라는 출력포트로 구성되어 있습니다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_3.png" alt="fig 3" /></p>

<p><strong>figure 3</strong> full adder 모듈</p>

<p>이제 정의한 서브모듈이 어떻게 보다 큰 모듈로 합쳐질 수 있는지 알아봅시다. 이를 이해하기 위해서는<code class="language-plaintext highlighter-rouge">instantiation</code> 의 개념을 이해할 필요가 있습니다. 먼저 각각의 모듈은 객체를 만들기 위한 템플릿을 제공합니다. 이러한 템플릿을 통하여 상위 레벨의 모듈에서 객체를 불러들입니다. 이때 각각의 객체는 고유한 이름, 변수, 파라미터, 입출력 인터페이스를 가집니다. 이러한 객체를 <code class="language-plaintext highlighter-rouge">instance</code>라고 하고 모듈 템플릿으로 부터 객체를 생성하는 것을 <code class="language-plaintext highlighter-rouge">instantization</code> 이라고 합니다.</p>

<p>이에 대한 예시로 <strong>그림2</strong> 의 4bit adder 를 다시 확인해 봅시다.  먼저 full_adder 라는 모듈에서 서브모듈에 대한 템플릿을 정의 합니다. 이때 full_adder 모듈은 5개의 입출력 포트, 내부 로직에 대한 정의 등을 포함합니다. 이제 정의한 full_adder 모듈을 템플릿으로 하여 4bit_adder라는 상위 모듈에서 full_adder_0, full_adder_1, full_adder_2, full_adder_3 라는 고유한 이름의 객체 4개를 불러들입니다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_2.png" alt="fig 2" /></p>

<p><strong>figure 2</strong> module instantiation의 예시</p>

<h2 id="21-module">2.1 Module</h2>

<p>위에서 모듈이 무었인지 알아보았습니다. 이제 이를 베릴로그에서 어떻게 기술하는지 알아봅시다.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="err">모듈명</span><span class="p">(</span> <span class="c1">//모듈 시작</span>
  <span class="c1">//port를 정의</span>
<span class="p">)</span>
  
  <span class="c1">//내부로직을 정의</span>
  
<span class="k">endmodule</span> <span class="c1">//모듈 끝</span>
</code></pre></div></div>

<p>verilog의 모듈은<code class="language-plaintext highlighter-rouge">module</code>이라는 키워드로 시작하고 <code class="language-plaintext highlighter-rouge">endmodule</code>이라는 키워드로 모듈을 닫습니다.</p>

<p><code class="language-plaintext highlighter-rouge">module</code>이라는 키워드 다음에는 <code class="language-plaintext highlighter-rouge">모듈명</code>을 정의합니다.</p>

<p>그리고 모듈명 다음에 나오는 괄호 <code class="language-plaintext highlighter-rouge">( )</code>에서는 포트를 정의 합니다.</p>

<hr />

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_3.png" alt="fig 3" /></p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">full_adder</span><span class="p">(</span> <span class="c1">//module 시작</span>
  <span class="c1">//port를 정의</span>
<span class="p">)</span>
  <span class="c1">//내부로직을 정의</span>
<span class="k">endmodule</span> <span class="c1">//모듈 끝</span>
</code></pre></div></div>

<p>다음은 full_adder에 대한 예시입니다. 본 예시에서 모듈이름이 full_adder로 정의 됨을 확인할 수 있습니다.</p>

<h2 id="22-port">2.2 Port</h2>

<p>모듈이 외부 및 다른 모듈과 신호를 주고 받으려면 입출력 단자가 필요합니다. 이러한 입출력 단자를 <code class="language-plaintext highlighter-rouge">포트</code>라고 합니다. 이러한 입력단자에서 신호를 받아 처리를 한후 출력단자로 내보냅니다. verilog에서는 총 3가지의 port가 있습니다.</p>

<ul>
  <li>input : 모듈내로 데이터를 받는 포트</li>
  <li>output : 모듈밖으로 데이터를 내보내는 포트</li>
  <li>inout : 모듈 내로 데이터를 받을수도 있고 밖으로 데이터를 내보낼 수도 있는 양방향 포트</li>
</ul>

<p>이때 각 포트는 <strong>그림4</strong> 와 같이</p>

<ul>
  <li>input 포트 : only net</li>
  <li>output 포트 : reg or net</li>
  <li>inout 포트 : only net</li>
</ul>

<p>와 같은 타입으로 정의 될수 있습니다.</p>

<p>또한 각 포트에 instantiation으로 외부에서 연결되는 신호는 <strong>그림4</strong> 와 같이</p>

<ul>
  <li>input 포트 : reg or net</li>
  <li>output 포트 : only net</li>
  <li>inout 포트 : only net</li>
</ul>

<p>와 같은 타입으로 정의 될 수 있습니다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_4.png" alt="figure4" /></p>

<p><strong>figure 4</strong> module의 포트 연결 규칙</p>

<hr />

<p>왜 이런 규칙이 존재하는지 생각해 볼까요? 이 부분은 베릴로그가 처음이신 분은 넘어가도 괜찮습니다.</p>

<p>먼저 모듈의 입력은 반드시 continuous하게 신호를 받아야 된다는 규칙이 있습니다. 이렇게 continuous하게 들어온 신호에 의하여 내부로직이 continuous(assign문)하게 혹은 procedual(always문)하게 연산된후 출력을 내보내게되죠. 따라서 출력은 continuous 혹은 procedual할 수 있습니다. 이때 continuous한 신호는 wire에 procedual한 신호는 reg타입에 대응됩니다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_5.png" alt="figure5" /></p>

<p><strong>figure 5</strong> module의 포트 연결 규칙 with instantiation</p>

<p>모듈A를 instantiation한 모듈B를 가정해 봅시다. 모듈 B의 입장에서 모듈 A의 출력포트에 연결된 신호는 모듈B의 input입니다. input은 반드시 continuous 하여야 하므로 net 타입만이 올 수 있습니다. 이와 동일하게 모듈 B의 입장에서 모듈 A의 입력 포트에 연결된 신호는 모듈B의 output입니다. 따라서 reg 혹은 net타입이 올 수 있죠.</p>

<hr />

<p>이제 포트를 어떻게 표현할 수 있는지 알아 봅시다.</p>

<p>포트는 아래와 같이</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="err">모듈명</span><span class="p">(</span>
  <span class="o">&lt;</span><span class="err">포트</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="err">변수</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="err">입력</span><span class="mi">_</span><span class="err">포트</span><span class="mi">_</span><span class="err">명</span><span class="o">&gt;</span>
  <span class="o">&lt;</span><span class="err">포트</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="err">변수</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="err">입력</span><span class="mi">_</span><span class="err">포트</span><span class="mi">_</span><span class="err">명</span><span class="o">&gt;</span>
<span class="p">);</span>
  
  <span class="c1">//여기에 내부 로직 기술</span>
  
<span class="k">endmodule</span>
</code></pre></div></div>

<p><code class="language-plaintext highlighter-rouge">&lt;포트_타입&gt; [변수_타입] 입력_포트_명</code> 와 같은 형태로 표현 할 수 있습니다.</p>

<p>이때</p>

<p><code class="language-plaintext highlighter-rouge">&lt;포트_타입&gt;</code> 은  <code class="language-plaintext highlighter-rouge">input</code>, <code class="language-plaintext highlighter-rouge">output</code>, <code class="language-plaintext highlighter-rouge">inout</code>이 올 수 있고 반드시 정의 해야 합니다.</p>

<p><code class="language-plaintext highlighter-rouge">[변수_타입]</code>은 <code class="language-plaintext highlighter-rouge">wire</code>, <code class="language-plaintext highlighter-rouge">reg</code>가 올수 있으며 생략가능합니다. 만약 생략하였을시 기본적으로 <code class="language-plaintext highlighter-rouge">wire</code>가 오게 됩니다. 만약 출력값을 유지시켜줄 필요가 있다면 <code class="language-plaintext highlighter-rouge">reg</code>를 사용할 수 있습니다.</p>

<p><code class="language-plaintext highlighter-rouge">입력_포트_명</code>은 포트의 이름을 정의 해줍니다.</p>

<hr />

<p>full adder 예제를 확인 해봅시다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_3.png" alt="fig 3" /></p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">full_adder</span><span class="p">(</span> <span class="c1">//module 키워드로 모듈시작</span>
  <span class="kt">input</span> <span class="n">a</span><span class="p">,</span>             <span class="c1">//1bit wire input</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">b</span><span class="p">,</span>        <span class="c1">//1bit wire input</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">carry_in</span><span class="p">,</span> <span class="c1">//1bit wire input</span>
  
  <span class="kt">output</span> <span class="kt">reg</span> <span class="n">out</span><span class="p">,</span>      <span class="c1">//1bit reg output</span>
  <span class="kt">output</span> <span class="n">carry_out</span>     <span class="c1">//1bit wire output</span>
<span class="p">);</span>
  
  <span class="c1">//mux의 내부 로직</span>
  
<span class="k">endmodule</span> <span class="c1">//endmodule 키워드로 모듈 종료</span>
</code></pre></div></div>

<p><strong>Example 2.1</strong></p>

<ul>
  <li>포트 a, b, carry_in은 입력 포트입니다. input 키워드를 통하여 입력으로 정의해 줍니다.</li>
  <li>포트 out, carry_out은 출력 포트 입니다. output 키워드를 통하여 출력으로 정의해 줍니다.</li>
  <li>포트 a는 변수 타입을 정의하지 않았습니다. 따라서 default값 wire형으로 정의 됩니다.</li>
  <li>포트 b, carry_in은 wire 타입으로 정의해 주었습니다.</li>
  <li>포트 out은 reg 타입으로 정의하였습니다.</li>
  <li>포트 carry_out은 변수타입을 정의하지 않았습니다. 따라서 wire형으로 정의됩니다.</li>
</ul>

<p>예제에서는 예시를 보여주기 위해 여러 종류의 포트 선언방식을 섞어 사용하였지만 실제로 설계할때는 아래와 같이 일정한 코딩 가이드라인에 따라주는 것이 좋습니다.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">full_adder</span><span class="p">(</span> <span class="c1">//module 키워드로 모듈시작</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">a</span><span class="p">,</span>        <span class="c1">//1bit wire input</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">b</span><span class="p">,</span>        <span class="c1">//1bit wire input</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">carry_in</span><span class="p">,</span> <span class="c1">//1bit wire input</span>
  
  <span class="kt">output</span> <span class="kt">wire</span> <span class="n">out</span><span class="p">,</span>      <span class="c1">//1bit wire output</span>
  <span class="kt">output</span> <span class="kt">wire</span> <span class="n">carry_out</span> <span class="c1">//1bit wire output</span>
<span class="p">);</span>
  
  <span class="c1">//mux의 내부 로직</span>
  
<span class="k">endmodule</span> <span class="c1">//endmodule 키워드로 모듈 종료</span>
</code></pre></div></div>

<h3 id="221-vector-form">2.2.1 Vector Form</h3>

<p>이전까지는 1bit의 입출력까지만 다루었습니다. 하지만 numerical data를 표현하기 위해서는 n-bit의 binary data 형태로 표현할수 있으면 좋겠죠. 이를 위하여 verilog에서는 verctor 형태의 데이터 선언을 지원합니다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_6.png" alt="fig 6" /></p>

<p><strong>figure 6</strong> 4bit adder의 vector 형태 표현</p>

<hr />

<p>Verilog에서의 vector 선언는 아래와 같이 표현합니다.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="o">&lt;</span><span class="err">포트</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="err">변수</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="p">[</span><span class="n">MSB</span> <span class="o">:</span> <span class="n">LSB</span><span class="p">]</span> <span class="o">&lt;</span><span class="err">변수명</span><span class="o">&gt;</span> <span class="c1">//포트 선언</span>
<span class="o">&lt;</span><span class="err">변수</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="p">[</span><span class="n">MSB</span> <span class="o">:</span> <span class="n">LSB</span><span class="p">]</span> <span class="o">&lt;</span><span class="err">변수명</span><span class="o">&gt;</span> <span class="c1">//변수 선언</span>
</code></pre></div></div>

<p>이전 1bit의 변수 선언에서 <code class="language-plaintext highlighter-rouge">&lt;변수_타입&gt;</code>과 <code class="language-plaintext highlighter-rouge">&lt;변수명&gt;</code> 사이에 <code class="language-plaintext highlighter-rouge">[MSB : LSB]</code> 가 추가된 형태입니다.</p>

<p>이때 MSB 최상위 비트, LSB는 최하위 비트를 의미합니다.</p>

<p>이를 4bit adder에 적용하면 아래와 같습니다.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">nbit_adder</span><span class="p">(</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>  <span class="c1">//4bit input port</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>  <span class="c1">//4bit input port</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">carry_in</span><span class="p">,</span> <span class="c1">//1bit input port</span>
  
  <span class="kt">output</span> <span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span><span class="p">,</span> <span class="c1">//4bit output port</span>
  <span class="kt">output</span> <span class="kt">wire</span> <span class="n">carry_out</span>  <span class="c1">//1bit output port</span>
<span class="p">);</span>
  
  <span class="c1">//instantiation</span>
  
<span class="k">endmodule</span>
</code></pre></div></div>

<p>위 예시에서는 포트 a, b, out를 4bit로 구성하였습니다.</p>

<p>4bit bus의 최상위 비트(MSB)는 <code class="language-plaintext highlighter-rouge">3</code> 최하위 비트(LSB)는 <code class="language-plaintext highlighter-rouge">0</code>이므로</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="o">&lt;</span><span class="err">포트</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="err">변수</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;</span><span class="err">변수명</span><span class="o">&gt;</span> <span class="c1">//포트 선언</span>
</code></pre></div></div>

<p>형태로 선언해주었습니다.</p>

<hr />

<p>하지만 위와 같이 표현한다면 bus의 폭을 변화시키고 싶을시 모든 포트의 MSB를 수정해주어야 하는 문제가 있습니다.</p>

<p>또한 직관적이지 못한 문제도 있지요.</p>

<p>따라서 아래와 같이 parameter를 선언하여</p>

<p>최상위 비트(MSB)는 <code class="language-plaintext highlighter-rouge">DATA_WIDTH-1</code> 최하위 비트(LSB)는 <code class="language-plaintext highlighter-rouge">0</code>의 형태, 즉</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="o">&lt;</span><span class="err">포트</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="err">변수</span><span class="mi">_</span><span class="err">타입</span><span class="o">&gt;</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;</span><span class="err">변수명</span><span class="o">&gt;</span> <span class="c1">//포트 선언</span>
</code></pre></div></div>

<p>형태로 많이들 선언합니다.</p>

<p>이를 4bit adder에 적용해보면 아래와 같습니다.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">nbit_adder</span><span class="p">#(</span>
  <span class="k">parameter</span> <span class="n">DATA_WIDTH</span> <span class="o">=</span> <span class="mi">4</span>
<span class="p">)(</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">carry_in</span><span class="p">,</span>
  
  <span class="kt">output</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span><span class="p">,</span>
  <span class="kt">output</span> <span class="kt">wire</span> <span class="n">carry_out</span>
<span class="p">);</span>
  
  <span class="c1">//instantiation</span>
  
<span class="k">endmodule</span>
</code></pre></div></div>

<h2 id="23-instantiation">2.3 Instantiation</h2>

<p>이제 상위모듈에서 하위모듈의 인스턴스를 불러들이는 instantiation을 해봅시다.</p>

<p>nbit_adder라는 모듈에서 4개의 full_adder 인스턴스를 불러들이는 형태이겠죠.</p>

<p>또한 불러들인 모듈에 wire를 연결해주는 작업이 필요합니다.</p>

<p>instantiation의 문법은 아래와 같습니다.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="o">&lt;</span><span class="err">템플릿명</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="err">인스턴스명</span><span class="o">&gt;</span><span class="p">(.</span><span class="err">템플릿포트명</span><span class="p">(</span><span class="err">연결한</span><span class="mi">_</span><span class="err">신호</span><span class="p">),</span> <span class="p">.</span><span class="err">템플릿포트명</span><span class="p">(</span><span class="err">연결한</span><span class="mi">_</span><span class="err">신호</span><span class="p">),</span> <span class="p">...</span> <span class="p">,</span> <span class="p">.</span><span class="err">템플릿포트명</span><span class="p">(</span><span class="err">연결한</span><span class="mi">_</span><span class="err">신호</span><span class="p">));</span>
</code></pre></div></div>

<ul>
  <li>
    <템플릿명>은 원본 모듈의 명칭입니다.
</템플릿명>
  </li>
  <li>
    <인스턴스명>은 템플릿을 통하여 생성한 인스턴스들의 새로운 이름 입니다. (복사한 모듈의 이름)
</인스턴스명>
  </li>
  <li>
    <템플릿포트명>은 원본 모듈의 포트 명칭입니다.
</템플릿포트명>
  </li>
  <li>
    <연결한_신호>는 인스턴스 모듈의 포트에 연결한 신호명 입니다.

</연결한_신호>
  </li>
</ul>
<hr />

<p>먼저 nbit_adder라는 모듈에서 4개의 full_adder 인스턴스를 불러들여 봅시다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_7.png" alt="fig 7" /></p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">nbit_adder</span><span class="p">#(</span>
  <span class="k">parameter</span> <span class="n">DATA_WIDTH</span> <span class="o">=</span> <span class="mi">4</span>
<span class="p">)(</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">carry_in</span><span class="p">,</span>
  
  <span class="kt">output</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span><span class="p">,</span>
  <span class="kt">output</span> <span class="kt">wire</span> <span class="n">carry_out</span>
<span class="p">);</span>
  
  <span class="n">full_adder</span> <span class="n">full_adder_0</span><span class="p">(.</span><span class="n">a</span><span class="p">(),</span> <span class="p">.</span><span class="n">b</span><span class="p">(),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(),</span> <span class="p">.</span><span class="n">out</span><span class="p">(),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">());</span>
  <span class="n">full_adder</span> <span class="n">full_adder_1</span><span class="p">(.</span><span class="n">a</span><span class="p">(),</span> <span class="p">.</span><span class="n">b</span><span class="p">(),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(),</span> <span class="p">.</span><span class="n">out</span><span class="p">(),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">());</span>
  <span class="n">full_adder</span> <span class="n">full_adder_2</span><span class="p">(.</span><span class="n">a</span><span class="p">(),</span> <span class="p">.</span><span class="n">b</span><span class="p">(),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(),</span> <span class="p">.</span><span class="n">out</span><span class="p">(),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">());</span>
  <span class="n">full_adder</span> <span class="n">full_adder_3</span><span class="p">(.</span><span class="n">a</span><span class="p">(),</span> <span class="p">.</span><span class="n">b</span><span class="p">(),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(),</span> <span class="p">.</span><span class="n">out</span><span class="p">(),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">());</span>
  
<span class="k">endmodule</span>
</code></pre></div></div>

<p>위 예제에서 <code class="language-plaintext highlighter-rouge">full_adder</code>는 템플릿인 full_adder 모듈명입니다.</p>

<p>이러한 템플릿을 통하여 <code class="language-plaintext highlighter-rouge">full_adder_0</code>, <code class="language-plaintext highlighter-rouge">full_adder_1</code>, <code class="language-plaintext highlighter-rouge">full_adder_2</code>, <code class="language-plaintext highlighter-rouge">full_adder_3</code> 이름의 4개의 인스턴스를 생성해주었습니다.</p>

<hr />

<p>이제 <code class="language-plaintext highlighter-rouge">nbit_adder</code> 모듈의 포트와 <code class="language-plaintext highlighter-rouge">full_adder</code> 인스턴스의 포트를 연결해줍시다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_8.png" alt="fig 8" /></p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">nbit_adder</span><span class="p">#(</span>
  <span class="k">parameter</span> <span class="n">DATA_WIDTH</span> <span class="o">=</span> <span class="mi">4</span>
<span class="p">)(</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">carry_in</span><span class="p">,</span>
  
  <span class="kt">output</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span><span class="p">,</span>
  <span class="kt">output</span> <span class="kt">wire</span> <span class="n">carry_out</span>
<span class="p">);</span>
  
  <span class="n">full_adder</span> <span class="n">full_adder_0</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_in</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">());</span>
  <span class="n">full_adder</span> <span class="n">full_adder_1</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(),</span>         <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">());</span>
  <span class="n">full_adder</span> <span class="n">full_adder_2</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(),</span>         <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">());</span>
  <span class="n">full_adder</span> <span class="n">full_adder_3</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(),</span>         <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_out</span><span class="p">));</span>
  
<span class="k">endmodule</span>
</code></pre></div></div>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">full_adder</span> <span class="n">full_adder_0</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_in</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">());</span>
</code></pre></div></div>

<p><code class="language-plaintext highlighter-rouge">full_adder_0</code> 인스턴스의 <code class="language-plaintext highlighter-rouge">a</code> 포트에 <code class="language-plaintext highlighter-rouge">nbit_adder</code> 모듈의 <code class="language-plaintext highlighter-rouge">a[0]</code> 포트를 연결시켜준 예시입니다.</p>

<hr />

<p>마지막으로 인스턴스들 사이의 신호를 연결해줍시다.</p>

<p>먼저 <code class="language-plaintext highlighter-rouge">nbit_adder</code> 모듈내에 내부신호를 선언해줍니다.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">wire</span> <span class="n">carry_0_w</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">carry_1_w</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">carry_2_w</span><span class="p">;</span>
</code></pre></div></div>

<p>그 다음 해당 신호들을 인스턴스에 연결해줍니다.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">full_adder</span> <span class="n">full_adder_0</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_in</span><span class="p">),</span>  <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_0_w</span><span class="p">));</span>
<span class="n">full_adder</span> <span class="n">full_adder_1</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_0_w</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_1_w</span><span class="p">));</span>
<span class="n">full_adder</span> <span class="n">full_adder_2</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_1_w</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_2_w</span><span class="p">));</span>
<span class="n">full_adder</span> <span class="n">full_adder_3</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_2_w</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_out</span><span class="p">));</span>
</code></pre></div></div>

<p>최종 완성본은 아래와 같습니다.</p>

<p><img src="https://raw.githubusercontent.com/ParkDongho/ParkDongho.github.io/master/assets/images/2021-12-19-verilogHDL_chapter2_module_%26_instantiation/시스템_반도체_설계_2장-figure_9.png" alt="fig 9" /></p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">nbit_adder</span><span class="p">#(</span>
  <span class="k">parameter</span> <span class="n">DATA_WIDTH</span> <span class="o">=</span> <span class="mi">4</span>
<span class="p">)(</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">wire</span> <span class="n">carry_in</span><span class="p">,</span>
  
  <span class="kt">output</span> <span class="kt">wire</span> <span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span><span class="p">,</span>
  <span class="kt">output</span> <span class="kt">wire</span> <span class="n">carry_out</span>
<span class="p">);</span>
  
  <span class="kt">wire</span> <span class="n">carry_0_w</span><span class="p">;</span>
  <span class="kt">wire</span> <span class="n">carry_1_w</span><span class="p">;</span>
  <span class="kt">wire</span> <span class="n">carry_2_w</span><span class="p">;</span>
  
  <span class="n">full_adder</span> <span class="n">full_adder_0</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_in</span><span class="p">),</span>  <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_0_w</span><span class="p">));</span>
  <span class="n">full_adder</span> <span class="n">full_adder_1</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_0_w</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_1_w</span><span class="p">));</span>
  <span class="n">full_adder</span> <span class="n">full_adder_2</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_1_w</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_2_w</span><span class="p">));</span>
  <span class="n">full_adder</span> <span class="n">full_adder_3</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_in</span><span class="p">(</span><span class="n">carry_2_w</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span> <span class="p">.</span><span class="n">carry_out</span><span class="p">(</span><span class="n">carry_out</span><span class="p">));</span>
  
<span class="k">endmodule</span>
</code></pre></div></div>

</div><section class="article__sharing d-print-none"></section><div class="d-print-none"><footer class="article__footer"><meta itemprop="dateModified" content="2021-12-19T00:00:00+00:00"><!-- start custom article footer snippet -->

<!-- end custom article footer snippet -->
<div class="article__subscribe"><div class="subscribe"><i class="fas fa-rss"></i> <a type="application/rss+xml" href="/feed.xml">Subscribe</a></div>
</div><div class="article__license"></div></footer>
<div class="article__section-navigator clearfix"><div class="previous"><span>PREVIOUS</span><a href="/2021/12/16/verilogHDL_chapter1_introduction.html">Verilog HDL 1장</a></div><div class="next"><span>NEXT</span><a href="/2021/12/21/verilogHDL_chapter3_combinational_logic.html">Veriloghdl_chapter3_combinational_logic</a></div></div></div>

</div>

<script>(function() {
  var SOURCES = window.TEXT_VARIABLES.sources;
  window.Lazyload.js(SOURCES.jquery, function() {
    $(function() {
      var $this ,$scroll;
      var $articleContent = $('.js-article-content');
      var hasSidebar = $('.js-page-root').hasClass('layout--page--sidebar');
      var scroll = hasSidebar ? '.js-page-main' : 'html, body';
      $scroll = $(scroll);

      $articleContent.find('.highlight').each(function() {
        $this = $(this);
        $this.attr('data-lang', $this.find('code').attr('data-lang'));
      });
      $articleContent.find('h1[id], h2[id], h3[id], h4[id], h5[id], h6[id]').each(function() {
        $this = $(this);
        $this.append($('<a class="anchor d-print-none" aria-hidden="true"></a>').html('<i class="fas fa-anchor"></i>'));
      });
      $articleContent.on('click', '.anchor', function() {
        $scroll.scrollToAnchor('#' + $(this).parent().attr('id'), 400);
      });
    });
  });
})();
</script>
</div><section class="page__comments d-print-none"></section></article><!-- start custom main bottom snippet -->

<!-- end custom main bottom snippet -->
</div>
            </div></div></div><div class="page__footer d-print-none">
<footer class="footer py-4 js-page-footer">
  <div class="main"><div itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="Park Dongho"><meta itemprop="url" content="https://parkdongho.github.io"><meta itemprop="description" content="AI-Chip Designer"><div class="footer__author-links"><div class="author-links">
  <ul class="menu menu--nowrap menu--inline"><link itemprop="url" href="https://parkdongho.github.io"><li title="Send me an Email.">
      <a class="button button--circle mail-button" itemprop="email" href="mailto:parkdongho28@naver.com" target="_blank">
        <i class="fas fa-envelope"></i>
      </a><li title="Follow me on Github.">
        <a class="button button--circle github-button" itemprop="sameAs" href="https://github.com/ParkDongho" target="_blank">
          <div class="icon"><svg fill="#000000" width="24px" height="24px" viewBox="0 0 1024 1024" version="1.1" xmlns="http://www.w3.org/2000/svg">
  <path class="svgpath" data-index="path_0" fill="#272636" d="M0 525.2c0 223.6 143.3 413.7 343 483.5 26.9 6.8 22.8-12.4 22.8-25.4l0-88.7c-155.3 18.2-161.5-84.6-172-101.7-21.1-36-70.8-45.2-56-62.3 35.4-18.2 71.4 4.6 113.1 66.3 30.2 44.7 89.1 37.2 119 29.7 6.5-26.9 20.5-50.9 39.7-69.6C248.8 728.2 181.7 630 181.7 513.2c0-56.6 18.7-108.7 55.3-150.7-23.3-69.3 2.2-128.5 5.6-137.3 66.5-6 135.5 47.6 140.9 51.8 37.8-10.2 80.9-15.6 129.1-15.6 48.5 0 91.8 5.6 129.8 15.9 12.9-9.8 77-55.8 138.8-50.2 3.3 8.8 28.2 66.7 6.3 135 37.1 42.1 56 94.6 56 151.4 0 117-67.5 215.3-228.8 243.7 26.9 26.6 43.6 63.4 43.6 104.2l0 128.8c0.9 10.3 0 20.5 17.2 20.5C878.1 942.4 1024 750.9 1024 525.3c0-282.9-229.3-512-512-512C229.1 13.2 0 242.3 0 525.2L0 525.2z" />
</svg>
</div>
        </a>
      </li></ul>
</div>
</div>
    </div><div class="site-info mt-2">
      <div>© Dongho's Dev Blog 2021,
        Powered by <a title="Jekyll is a simple, blog-aware, static site generator." href="http://jekyllrb.com/">Jekyll</a> & <a
        title="TeXt is a super customizable Jekyll theme." href="https://github.com/kitian616/jekyll-TeXt-theme">TeXt Theme</a>.
      </div>
    </div>
  </div>
</footer>
</div></div>
    </div><script>(function() {
  var SOURCES = window.TEXT_VARIABLES.sources;
  window.Lazyload.js(SOURCES.jquery, function() {
    var $body = $('body'), $window = $(window);
    var $pageRoot = $('.js-page-root'), $pageMain = $('.js-page-main');
    var activeCount = 0;
    function modal(options) {
      var $root = this, visible, onChange, hideWhenWindowScroll = false;
      var scrollTop;
      function setOptions(options) {
        var _options = options || {};
        visible = _options.initialVisible === undefined ? false : show;
        onChange = _options.onChange;
        hideWhenWindowScroll = _options.hideWhenWindowScroll;
      }
      function init() {
        setState(visible);
      }
      function setState(isShow) {
        if (isShow === visible) {
          return;
        }
        visible = isShow;
        if (visible) {
          activeCount++;
          scrollTop = $(window).scrollTop() || $pageMain.scrollTop();
          $root.addClass('modal--show');
          $pageMain.scrollTop(scrollTop);
          activeCount === 1 && ($pageRoot.addClass('show-modal'), $body.addClass('of-hidden'));
          hideWhenWindowScroll && window.hasEvent('touchstart') && $window.on('scroll', hide);
          $window.on('keyup', handleKeyup);
        } else {
          activeCount > 0 && activeCount--;
          $root.removeClass('modal--show');
          $window.scrollTop(scrollTop);
          activeCount === 0 && ($pageRoot.removeClass('show-modal'), $body.removeClass('of-hidden'));
          hideWhenWindowScroll && window.hasEvent('touchstart') && $window.off('scroll', hide);
          $window.off('keyup', handleKeyup);
        }
        onChange && onChange(visible);
      }
      function show() {
        setState(true);
      }
      function hide() {
        setState(false);
      }
      function handleKeyup(e) {
        // Char Code: 27  ESC
        if (e.which ===  27) {
          hide();
        }
      }
      setOptions(options);
      init();
      return {
        show: show,
        hide: hide,
        $el: $root
      };
    }
    $.fn.modal = modal;
  });
})();
</script><div class="modal modal--overflow page__search-modal d-print-none js-page-search-modal"><script>
(function () {
  var SOURCES = window.TEXT_VARIABLES.sources;
  window.Lazyload.js(SOURCES.jquery, function() {
    // search panel
    var search = (window.search || (window.search = {}));
    var useDefaultSearchBox = window.useDefaultSearchBox === undefined ?
      true : window.useDefaultSearchBox ;

    var $searchModal = $('.js-page-search-modal');
    var $searchToggle = $('.js-search-toggle');
    var searchModal = $searchModal.modal({ onChange: handleModalChange, hideWhenWindowScroll: true });
    var modalVisible = false;
    search.searchModal = searchModal;

    var $searchBox = null;
    var $searchInput = null;
    var $searchClear = null;

    function getModalVisible() {
      return modalVisible;
    }
    search.getModalVisible = getModalVisible;

    function handleModalChange(visible) {
      modalVisible = visible;
      if (visible) {
        search.onShow && search.onShow();
        useDefaultSearchBox && $searchInput[0] && $searchInput[0].focus();
      } else {
        search.onShow && search.onHide();
        useDefaultSearchBox && $searchInput[0] && $searchInput[0].blur();
        setTimeout(function() {
          useDefaultSearchBox && ($searchInput.val(''), $searchBox.removeClass('not-empty'));
          search.clear && search.clear();
          window.pageAsideAffix && window.pageAsideAffix.refresh();
        }, 400);
      }
    }

    $searchToggle.on('click', function() {
      modalVisible ? searchModal.hide() : searchModal.show();
    });
    // Char Code: 83  S, 191 /
    $(window).on('keyup', function(e) {
      if (!modalVisible && !window.isFormElement(e.target || e.srcElement) && (e.which === 83 || e.which === 191)) {
        modalVisible || searchModal.show();
      }
    });

    if (useDefaultSearchBox) {
      $searchBox = $('.js-search-box');
      $searchInput = $searchBox.children('input');
      $searchClear = $searchBox.children('.js-icon-clear');
      search.getSearchInput = function() {
        return $searchInput.get(0);
      };
      search.getVal = function() {
        return $searchInput.val();
      };
      search.setVal = function(val) {
        $searchInput.val(val);
      };

      $searchInput.on('focus', function() {
        $(this).addClass('focus');
      });
      $searchInput.on('blur', function() {
        $(this).removeClass('focus');
      });
      $searchInput.on('input', window.throttle(function() {
        var val = $(this).val();
        if (val === '' || typeof val !== 'string') {
          search.clear && search.clear();
        } else {
          $searchBox.addClass('not-empty');
          search.onInputNotEmpty && search.onInputNotEmpty(val);
        }
      }, 400));
      $searchClear.on('click', function() {
        $searchInput.val(''); $searchBox.removeClass('not-empty');
        search.clear && search.clear();
      });
    }
  });
})();
</script><div class="search search--dark">
  <div class="main">
    <div class="search__header">Search</div>
    <div class="search-bar">
      <div class="search-box js-search-box">
        <div class="search-box__icon-search"><i class="fas fa-search"></i></div>
        <input type="text" />
        <div class="search-box__icon-clear js-icon-clear">
          <a><i class="fas fa-times"></i></a>
        </div>
      </div>
      <button class="button button--theme-dark button--pill search__cancel js-search-toggle">
        Cancel</button>
    </div>
    <div class="search-result js-search-result"></div>
  </div>
</div>
<script>var SOURCES = window.TEXT_VARIABLES.sources;
var PAHTS = window.TEXT_VARIABLES.paths;
window.Lazyload.js([SOURCES.jquery, PAHTS.search_js], function() {
  var search = (window.search || (window.search = {}));
  var searchData = window.TEXT_SEARCH_DATA || {};

  function memorize(f) {
    var cache = {};
    return function () {
      var key = Array.prototype.join.call(arguments, ',');
      if (key in cache) return cache[key];
      else return cache[key] = f.apply(this, arguments);
    };
  }

  /// search
  function searchByQuery(query) {
    var i, j, key, keys, cur, _title, result = {};
    keys = Object.keys(searchData);
    for (i = 0; i < keys.length; i++) {
      key = keys[i];
      for (j = 0; j < searchData[key].length; j++) {
        cur = searchData[key][j], _title = cur.title;
        if ((result[key] === undefined || result[key] && result[key].length < 4 )
          && _title.toLowerCase().indexOf(query.toLowerCase()) >= 0) {
          if (result[key] === undefined) {
            result[key] = [];
          }
          result[key].push(cur);
        }
      }
    }
    return result;
  }

  var renderHeader = memorize(function(header) {
    return $('<p class="search-result__header">' + header + '</p>');
  });

  var renderItem = function(index, title, url) {
    return $('<li class="search-result__item" data-index="' + index + '"><a class="button" href="' + url + '">' + title + '</a></li>');
  };

  function render(data) {
    if (!data) { return null; }
    var $root = $('<ul></ul>'), i, j, key, keys, cur, itemIndex = 0;
    keys = Object.keys(data);
    for (i = 0; i < keys.length; i++) {
      key = keys[i];
      $root.append(renderHeader(key));
      for (j = 0; j < data[key].length; j++) {
        cur = data[key][j];
        $root.append(renderItem(itemIndex++, cur.title, cur.url));
      }
    }
    return $root;
  }

  // search box
  var $result = $('.js-search-result'), $resultItems;
  var lastActiveIndex, activeIndex;

  function clear() {
    $result.html(null);
    $resultItems = $('.search-result__item'); activeIndex = 0;
  }
  function onInputNotEmpty(val) {
    $result.html(render(searchByQuery(val)));
    $resultItems = $('.search-result__item'); activeIndex = 0;
    $resultItems.eq(0).addClass('active');
  }

  search.clear = clear;
  search.onInputNotEmpty = onInputNotEmpty;

  function updateResultItems() {
    lastActiveIndex >= 0 && $resultItems.eq(lastActiveIndex).removeClass('active');
    activeIndex >= 0 && $resultItems.eq(activeIndex).addClass('active');
  }

  function moveActiveIndex(direction) {
    var itemsCount = $resultItems ? $resultItems.length : 0;
    if (itemsCount > 1) {
      lastActiveIndex = activeIndex;
      if (direction === 'up') {
        activeIndex = (activeIndex - 1 + itemsCount) % itemsCount;
      } else if (direction === 'down') {
        activeIndex = (activeIndex + 1 + itemsCount) % itemsCount;
      }
      updateResultItems();
    }
  }

  // Char Code: 13  Enter, 37  ⬅, 38  ⬆, 39  ➡, 40  ⬇
  $(window).on('keyup', function(e) {
    var modalVisible = search.getModalVisible && search.getModalVisible();
    if (modalVisible) {
      if (e.which === 38) {
        modalVisible && moveActiveIndex('up');
      } else if (e.which === 40) {
        modalVisible && moveActiveIndex('down');
      } else if (e.which === 13) {
        modalVisible && $resultItems && activeIndex >= 0 && $resultItems.eq(activeIndex).children('a')[0].click();
      }
    }
  });

  $result.on('mouseover', '.search-result__item > a', function() {
    var itemIndex = $(this).parent().data('index');
    itemIndex >= 0 && (lastActiveIndex = activeIndex, activeIndex = itemIndex, updateResultItems());
  });
});
</script>
</div></div>


<script>(function() {
  var SOURCES = window.TEXT_VARIABLES.sources;
  window.Lazyload.js(SOURCES.jquery, function() {
    function scrollToAnchor(anchor, duration, callback) {
      var $root = this;
      $root.animate({ scrollTop: $(anchor).position().top }, duration, function() {
        window.history.replaceState(null, '', window.location.href.split('#')[0] + anchor);
        callback && callback();
      });
    }
    $.fn.scrollToAnchor = scrollToAnchor;
  });
})();
(function() {
  var SOURCES = window.TEXT_VARIABLES.sources;
  window.Lazyload.js(SOURCES.jquery, function() {
    function affix(options) {
      var $root = this, $window = $(window), $scrollTarget, $scroll,
        offsetBottom = 0, scrollTarget = window, scroll = window.document, disabled = false, isOverallScroller = true,
        rootTop, rootLeft, rootHeight, scrollBottom, rootBottomTop,
        hasInit = false, curState;

      function setOptions(options) {
        var _options = options || {};
        _options.offsetBottom && (offsetBottom = _options.offsetBottom);
        _options.scrollTarget && (scrollTarget = _options.scrollTarget);
        _options.scroll && (scroll = _options.scroll);
        _options.disabled !== undefined && (disabled = _options.disabled);
        $scrollTarget = $(scrollTarget);
        isOverallScroller = window.isOverallScroller($scrollTarget[0]);
        $scroll = $(scroll);
      }
      function preCalc() {
        top();
        rootHeight = $root.outerHeight();
        rootTop = $root.offset().top + (isOverallScroller ? 0 :  $scrollTarget.scrollTop());
        rootLeft = $root.offset().left;
      }
      function calc(needPreCalc) {
        needPreCalc && preCalc();
        scrollBottom = $scroll.outerHeight() - offsetBottom - rootHeight;
        rootBottomTop = scrollBottom - rootTop;
      }
      function top() {
        if (curState !== 'top') {
          $root.removeClass('fixed').css({
            left: 0,
            top: 0
          });
          curState = 'top';
        }
      }
      function fixed() {
        if (curState !== 'fixed') {
          $root.addClass('fixed').css({
            left: rootLeft + 'px',
            top: 0
          });
          curState = 'fixed';
        }
      }
      function bottom() {
        if (curState !== 'bottom') {
          $root.removeClass('fixed').css({
            left: 0,
            top: rootBottomTop + 'px'
          });
          curState = 'bottom';
        }
      }
      function setState() {
        var scrollTop = $scrollTarget.scrollTop();
        if (scrollTop >= rootTop && scrollTop <= scrollBottom) {
          fixed();
        } else if (scrollTop < rootTop) {
          top();
        } else {
          bottom();
        }
      }
      function init() {
        if(!hasInit) {
          var interval, timeout;
          calc(true); setState();
          // run calc every 100 millisecond
          interval = setInterval(function() {
            calc();
          }, 100);
          timeout = setTimeout(function() {
            clearInterval(interval);
          }, 45000);
          window.pageLoad.then(function() {
            setTimeout(function() {
              clearInterval(interval);
              clearTimeout(timeout);
            }, 3000);
          });
          $scrollTarget.on('scroll', function() {
            disabled || setState();
          });
          $window.on('resize', function() {
            disabled || (calc(true), setState());
          });
          hasInit = true;
        }
      }

      setOptions(options);
      if (!disabled) {
        init();
      }
      $window.on('resize', window.throttle(function() {
        init();
      }, 200));
      return {
        setOptions: setOptions,
        refresh: function() {
          calc(true, { animation: false }); setState();
        }
      };
    }
    $.fn.affix = affix;
  });
})();
(function() {
  var SOURCES = window.TEXT_VARIABLES.sources;
  window.Lazyload.js(SOURCES.jquery, function() {
    function toc(options) {
      var $root = this, $window = $(window), $scrollTarget, $scroller, $tocUl = $('<ul class="toc toc--ellipsis"></ul>'), $tocLi, $headings, $activeLast, $activeCur,
        selectors = 'h1,h2,h3', container = 'body', scrollTarget = window, scroller = 'html, body', disabled = false,
        headingsPos, scrolling = false, hasRendered = false, hasInit = false;

      function setOptions(options) {
        var _options = options || {};
        _options.selectors && (selectors = _options.selectors);
        _options.container && (container = _options.container);
        _options.scrollTarget && (scrollTarget = _options.scrollTarget);
        _options.scroller && (scroller = _options.scroller);
        _options.disabled !== undefined && (disabled = _options.disabled);
        $headings = $(container).find(selectors).filter('[id]');
        $scrollTarget = $(scrollTarget);
        $scroller = $(scroller);
      }
      function calc() {
        headingsPos = [];
        $headings.each(function() {
          headingsPos.push(Math.floor($(this).position().top));
        });
      }
      function setState(element, disabled) {
        var scrollTop = $scrollTarget.scrollTop(), i;
        if (disabled || !headingsPos || headingsPos.length < 1) { return; }
        if (element) {
          $activeCur = element;
        } else {
          for (i = 0; i < headingsPos.length; i++) {
            if (scrollTop >= headingsPos[i]) {
              $activeCur = $tocLi.eq(i);
            } else {
              $activeCur || ($activeCur = $tocLi.eq(i));
              break;
            }
          }
        }
        $activeLast && $activeLast.removeClass('active');
        ($activeLast = $activeCur).addClass('active');
      }
      function render() {
        if(!hasRendered) {
          $root.append($tocUl);
          $headings.each(function() {
            var $this = $(this);
            $tocUl.append($('<li></li>').addClass('toc-' + $this.prop('tagName').toLowerCase())
              .append($('<a></a>').text($this.text()).attr('href', '#' + $this.prop('id'))));
          });
          $tocLi = $tocUl.children('li');
          $tocUl.on('click', 'a', function(e) {
            e.preventDefault();
            var $this = $(this);
            scrolling = true;
            setState($this.parent());
            $scroller.scrollToAnchor($this.attr('href'), 400, function() {
              scrolling = false;
            });
          });
        }
        hasRendered = true;
      }
      function init() {
        var interval, timeout;
        if(!hasInit) {
          render(); calc(); setState(null, scrolling);
          // run calc every 100 millisecond
          interval = setInterval(function() {
            calc();
          }, 100);
          timeout = setTimeout(function() {
            clearInterval(interval);
          }, 45000);
          window.pageLoad.then(function() {
            setTimeout(function() {
              clearInterval(interval);
              clearTimeout(timeout);
            }, 3000);
          });
          $scrollTarget.on('scroll', function() {
            disabled || setState(null, scrolling);
          });
          $window.on('resize', window.throttle(function() {
            if (!disabled) {
              render(); calc(); setState(null, scrolling);
            }
          }, 100));
        }
        hasInit = true;
      }

      setOptions(options);
      if (!disabled) {
        init();
      }
      $window.on('resize', window.throttle(function() {
        init();
      }, 200));
      return {
        setOptions: setOptions
      };
    }
    $.fn.toc = toc;
  });
})();
/*(function () {

})();*/
</script><script>
  /* toc must before affix, since affix need to konw toc' height. */(function() {
  var SOURCES = window.TEXT_VARIABLES.sources;
  var TOC_SELECTOR = window.TEXT_VARIABLES.site.toc.selectors;
  window.Lazyload.js(SOURCES.jquery, function() {
    var $window = $(window);
    var $articleContent = $('.js-article-content');
    var $tocRoot = $('.js-toc-root'), $col2 = $('.js-col-aside');
    var toc;
    var tocDisabled = false;
    var hasSidebar = $('.js-page-root').hasClass('layout--page--sidebar');
    var hasToc = $articleContent.find(TOC_SELECTOR).length > 0;

    function disabled() {
      return $col2.css('display') === 'none' || !hasToc;
    }

    tocDisabled = disabled();

    toc = $tocRoot.toc({
      selectors: TOC_SELECTOR,
      container: $articleContent,
      scrollTarget: hasSidebar ? '.js-page-main' : null,
      scroller: hasSidebar ? '.js-page-main' : null,
      disabled: tocDisabled
    });

    $window.on('resize', window.throttle(function() {
      tocDisabled = disabled();
      toc && toc.setOptions({
        disabled: tocDisabled
      });
    }, 100));

  });
})();
(function() {
  var SOURCES = window.TEXT_VARIABLES.sources;
  window.Lazyload.js(SOURCES.jquery, function() {
    var $window = $(window), $pageFooter = $('.js-page-footer');
    var $pageAside = $('.js-page-aside');
    var affix;
    var tocDisabled = false;
    var hasSidebar = $('.js-page-root').hasClass('layout--page--sidebar');

    affix = $pageAside.affix({
      offsetBottom: $pageFooter.outerHeight(),
      scrollTarget: hasSidebar ? '.js-page-main' : null,
      scroller: hasSidebar ? '.js-page-main' : null,
      scroll: hasSidebar ? $('.js-page-main').children() : null,
      disabled: tocDisabled
    });

    $window.on('resize', window.throttle(function() {
      affix && affix.setOptions({
        disabled: tocDisabled
      });
    }, 100));

    window.pageAsideAffix = affix;
  });
})();
</script>
    </div>
    <script>(function () {
  var $root = document.getElementsByClassName('root')[0];
  if (window.hasEvent('touchstart')) {
    $root.dataset.isTouch = true;
    document.addEventListener('touchstart', function(){}, false);
  }
})();
</script>
  </body>
</html>

