
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109741                       # Number of seconds simulated
sim_ticks                                109740763683                       # Number of ticks simulated
final_tick                               639378480993                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144722                       # Simulator instruction rate (inst/s)
host_op_rate                                   182719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7175085                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886612                       # Number of bytes of host memory used
host_seconds                                 15294.70                       # Real time elapsed on the host
sim_insts                                  2213482340                       # Number of instructions simulated
sim_ops                                    2794635682                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12194688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4471424                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16669440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1910656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1910656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        34933                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                130230                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14927                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14927                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    111122682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40745333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               151898342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30326                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17410632                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17410632                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17410632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    111122682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40745333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              169308973                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               263167300                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21392185                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17428565                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906559                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8421110                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8104305                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230889                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86471                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192971767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120319720                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21392185                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10335194                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25425293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5676796                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      16026554                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11800818                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    238165730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.971908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       212740437     89.32%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723857      1.14%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133702      0.90%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294136      0.96%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1958249      0.82%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088121      0.46%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746403      0.31%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1937642      0.81%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12543183      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    238165730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081287                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457199                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190696862                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     18340548                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25275694                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       117031                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3735591                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642524                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6525                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145252724                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51679                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3735591                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190956619                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       14992489                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2217221                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25139913                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1123885                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145039555                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1421                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        432120                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       558359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9863                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202939671                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675923269                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675923269                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34488965                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32578                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16498                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603617                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13959594                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841023                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293254                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1744948                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144521811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32577                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137162582                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80230                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20063020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41514048                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    238165730                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575912                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.283575                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180303577     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24381670     10.24%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322070      5.17%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7987087      3.35%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580825      2.76%     97.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2577980      1.08%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3178688      1.33%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780481      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53352      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    238165730                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962482     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145535     11.39%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169516     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113729518     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006879      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13607882      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802223      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137162582                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.521199                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277533                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009314                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513848657                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164618131                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133355664                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138440115                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       146965                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1807994                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          723                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131457                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3735591                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       14248114                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       305335                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144554388                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13959594                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841023                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16497                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        240049                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12512                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          723                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1134417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199461                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134580398                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13480178                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582184                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282026                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19210705                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801848                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.511387                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133358915                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133355664                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79207420                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213477819                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506733                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371033                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22097560                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927609                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    234430139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.522400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.374040                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    184657758     78.77%     78.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23325332      9.95%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10817800      4.61%     93.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4824028      2.06%     95.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3652339      1.56%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1542989      0.66%     97.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535269      0.65%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099560      0.47%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2975064      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    234430139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2975064                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           376018998                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292863516                       # The number of ROB writes
system.switch_cpus0.timesIdled                2839093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25001570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.631673                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.631673                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.379986                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.379986                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608401114                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183755346                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137924481                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               263167300                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22878935                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18775604                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2139949                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9598450                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9001322                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2282895                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       100177                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    205074517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125488519                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22878935                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11284217                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27061171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5936446                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8985557                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12405103                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2130356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    244899242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.987227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       217838071     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2015092      0.82%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3647349      1.49%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2156854      0.88%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1768823      0.72%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1580781      0.65%     93.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          872700      0.36%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2171035      0.89%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12848537      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    244899242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086937                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.476839                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       203387109                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10686538                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26980880                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66994                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3777718                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3758991                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153911334                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1617                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3777718                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       203689634                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         838629                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8925594                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26727881                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       939783                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153860409                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        102732                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       542232                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    216763694                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    714050470                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    714050470                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184120608                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32643086                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36629                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18339                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2720394                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14312176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7699515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        74919                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1742271                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152688387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145580880                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        68182                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18101381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37431116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    244899242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.594452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282827                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184282216     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24119268      9.85%     85.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12623375      5.15%     90.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8894922      3.63%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8901353      3.63%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3185528      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2430056      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       283484      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179040      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    244899242                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53351     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173789     44.61%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162456     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122843489     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1991154      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18290      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13048071      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7679876      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145580880                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553188                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             389596                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    536518780                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170826645                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143096959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145970476                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296081                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2348409                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        91793                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3777718                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         627017                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57823                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152725016                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16440                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14312176                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7699515                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18339                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1231713                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1120251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2351964                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143920944                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12948583                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1659936                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20628454                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20395044                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7679871                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546880                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143097023                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143096959                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83746669                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228100465                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543749                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367148                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107052278                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131956805                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20768434                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2158009                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    241121524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547263                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398421                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187250021     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26279368     10.90%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10080604      4.18%     92.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5305795      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4507236      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2137218      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1011188      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1584070      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2966024      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    241121524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107052278                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131956805                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19571489                       # Number of memory references committed
system.switch_cpus1.commit.loads             11963767                       # Number of loads committed
system.switch_cpus1.commit.membars              18290                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19145539                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118795034                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2729206                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2966024                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           390880739                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309228198                       # The number of ROB writes
system.switch_cpus1.timesIdled                3027483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18268058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107052278                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131956805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107052278                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.458306                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.458306                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406784                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406784                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647126508                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199888253                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142490123                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36580                       # number of misc regfile writes
system.l2.replacements                         145679                       # number of replacements
system.l2.tagsinuse                               128                       # Cycle average of tags in use
system.l2.total_refs                              572                       # Total number of references to valid blocks.
system.l2.sampled_refs                         145807                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.003923                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            14.273963                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.008595                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     81.777346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.014290                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     31.877803                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.032288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.015715                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.111515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000067                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.638886                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000112                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.249045                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000252                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000123                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          152                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     547                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15474                       # number of Writeback hits
system.l2.Writeback_hits::total                 15474                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          152                       # number of demand (read+write) hits
system.l2.demand_hits::total                      547                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          395                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          152                       # number of overall hits
system.l2.overall_hits::total                     547                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        95271                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        34933                       # number of ReadReq misses
system.l2.ReadReq_misses::total                130230                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        95271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        34933                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130230                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        95271                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        34933                       # number of overall misses
system.l2.overall_misses::total                130230                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1484031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  16062957772                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2433218                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   5824912670                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21891787691                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1484031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  16062957772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2433218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5824912670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21891787691                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1484031                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  16062957772                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2433218                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5824912670                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21891787691                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95666                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        35085                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              130777                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15474                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15474                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95666                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        35085                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130777                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95666                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        35085                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130777                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.995871                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.995668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.995817                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.995871                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.995668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995817                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.995871                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.995668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995817                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148403.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168602.804337                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152076.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166745.274382                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168100.957468                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148403.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168602.804337                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152076.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166745.274382                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168100.957468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148403.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168602.804337                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152076.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166745.274382                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168100.957468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14927                       # number of writebacks
system.l2.writebacks::total                     14927                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        95271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        34933                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           130230                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        95271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        34933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            130230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        95271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        34933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           130230                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       901971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  10519184671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1501191                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3789597690                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14311185523                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       901971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  10519184671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1501191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3789597690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14311185523                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       901971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  10519184671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1501191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3789597690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14311185523                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.995871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.995817                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.995871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.995668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.995871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.995668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995817                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90197.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110413.291253                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93824.437500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108481.885037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109891.618851                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90197.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110413.291253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93824.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108481.885037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109891.618851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90197.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110413.291253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93824.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108481.885037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109891.618851                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.895838                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011808458                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849741.239488                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.895838                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015859                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876436                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11800808                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11800808                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11800808                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11800808                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11800808                       # number of overall hits
system.cpu0.icache.overall_hits::total       11800808                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1672031                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1672031                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1672031                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1672031                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1672031                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1672031                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11800818                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11800818                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11800818                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11800818                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11800818                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11800818                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167203.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167203.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167203.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167203.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167203.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167203.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1567231                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1567231                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1567231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1567231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1567231                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1567231                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156723.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156723.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156723.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156723.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156723.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156723.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95666                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190966183                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95922                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.848637                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.610448                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.389552                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916447                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083553                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382052                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382052                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677219                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16339                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16339                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18059271                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18059271                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18059271                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18059271                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399677                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399677                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           93                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399770                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399770                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399770                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399770                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  73273720881                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  73273720881                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8946749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8946749                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  73282667630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  73282667630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  73282667630                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  73282667630                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10781729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10781729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18459041                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18459041                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18459041                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18459041                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037070                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037070                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021657                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021657                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021657                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021657                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183332.343070                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183332.343070                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 96201.602151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96201.602151                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183312.073517                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183312.073517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183312.073517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183312.073517                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7905                       # number of writebacks
system.cpu0.dcache.writebacks::total             7905                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304011                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304011                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           93                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304104                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304104                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304104                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304104                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95666                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95666                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95666                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16891729892                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16891729892                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16891729892                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16891729892                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16891729892                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16891729892                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005183                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005183                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005183                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005183                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 176569.835595                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 176569.835595                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 176569.835595                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 176569.835595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 176569.835595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 176569.835595                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.067862                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018842800                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205287.445887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.067862                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024147                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738891                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12405087                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12405087                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12405087                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12405087                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12405087                       # number of overall hits
system.cpu1.icache.overall_hits::total       12405087                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2734018                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2734018                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2734018                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2734018                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2734018                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2734018                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12405103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12405103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12405103                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12405103                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12405103                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12405103                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 170876.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 170876.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 170876.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 170876.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 170876.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 170876.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2566218                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2566218                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2566218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2566218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2566218                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2566218                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160388.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160388.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160388.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160388.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160388.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160388.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35085                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164486722                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35341                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4654.274695                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.500598                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.499402                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904299                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095701                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9649621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9649621                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7571142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7571142                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18322                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18290                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18290                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17220763                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17220763                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17220763                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17220763                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90168                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90168                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        90168                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90168                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        90168                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90168                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16809915509                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16809915509                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16809915509                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16809915509                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16809915509                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16809915509                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9739789                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9739789                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7571142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7571142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17310931                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17310931                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17310931                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17310931                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009258                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005209                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005209                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005209                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005209                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 186428.838490                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 186428.838490                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 186428.838490                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 186428.838490                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 186428.838490                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 186428.838490                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7569                       # number of writebacks
system.cpu1.dcache.writebacks::total             7569                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55083                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55083                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55083                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55083                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35085                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35085                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35085                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6140959130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6140959130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6140959130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6140959130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6140959130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6140959130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002027                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002027                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175030.900100                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175030.900100                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175030.900100                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175030.900100                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175030.900100                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175030.900100                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
