#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 25 20:06:56 2021
# Process ID: 18416
# Current directory: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15012 C:\Users\Bklolo\Desktop\Senior_Proj\bran_test\Vivado_Project\FPGA_Project\FPGA_Project.xpr
# Log file: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/vivado.log
# Journal file: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.586 ; gain = 345.520
update_compile_order -fileset sources_1
file mkdir C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new
close [ open C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/i2s_basic.vhd w ]
add_files C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/i2s_basic.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
[Sun Sep 26 17:18:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
launch_runs impl_1
[Sun Sep 26 17:19:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sun Sep 26 18:22:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
launch_runs impl_1
[Sun Sep 26 18:26:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 18:32:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sun Sep 26 18:35:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
launch_runs impl_1
[Sun Sep 26 18:37:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 18:38:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2114.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2114.652 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2114.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2114.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2150.805 ; gain = 224.504
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property iostandard LVCMOS25 [get_ports [list oBCLK]]
close_design
set_property is_enabled false [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/zybo_top.vhd]
reset_run synth_1
launch_runs synth_1
[Sun Sep 26 19:16:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
launch_runs impl_1
[Sun Sep 26 19:17:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 19:21:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Sun Sep 26 19:21:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sun Sep 26 20:58:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
launch_runs impl_1
[Sun Sep 26 20:59:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 21:00:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3090.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 3090.867 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 3090.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3090.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 21:08:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 21:09:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Sun Sep 26 21:09:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
close_design
update_files -from_files C:/Users/Bklolo/Desktop/Senior_Proj/z7_master_const.xdc -to_files C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/constraints/Constraints.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/constraints/Constraints.xdc' with file 'C:/Users/Bklolo/Desktop/Senior_Proj/z7_master_const.xdc'.
set_property target_constrs_file C:/Users/Bklolo/Desktop/Senior_Proj/z7_master_const.xdc [current_fileset -constrset]
update_files -from_files C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/constraints/Constraints.xdc -to_files C:/Users/Bklolo/Desktop/Senior_Proj/z7_master_const.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Bklolo/Desktop/Senior_Proj/z7_master_const.xdc' with file 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/constraints/Constraints.xdc'.
set_property target_constrs_file C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/constraints/Constraints.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 22:15:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Sun Sep 26 22:15:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 22:38:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 23:04:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Sun Sep 26 23:04:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 23:07:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 23:09:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Sun Sep 26 23:09:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 23:12:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Sep 26 23:14:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Sun Sep 26 23:14:06 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3244.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3700.707 ; gain = 456.574
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B04B61A
close_hw_manager
close [ open C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/sine_dds.vhd w ]
add_files C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/sine_dds.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Mon Sep 27 10:30:32 2021] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/clk_wiz_0_synth_1/runme.log
[Mon Sep 27 10:30:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs synth_1
[Mon Sep 27 10:33:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs synth_1
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/zybo_glue.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "component". [C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/zybo_glue.vhd:38]
[Mon Sep 27 11:03:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
launch_runs impl_1
[Mon Sep 27 11:05:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs synth_1
[Mon Sep 27 11:06:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
launch_runs impl_1
[Mon Sep 27 11:12:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Sep 27 11:16:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3731.406 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs synth_1
[Mon Sep 27 13:26:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
launch_runs impl_1
[Mon Sep 27 13:27:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Sep 27 13:28:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3731.406 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'product_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj product_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj product_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/i2s_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/product_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'product_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
"xelab -wto 092212ac5365430da6e156c640678d5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot product_top_behav xil_defaultlib.product_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 092212ac5365430da6e156c640678d5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot product_top_behav xil_defaultlib.product_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <iRecdat> does not exist in entity <i2s_ctrl>.  Please compare the definition of block <i2s_ctrl> to its component declaration and its instantion to detect the mismatch. [C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/product_top.vhd:154]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3731.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/product_top.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'product_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj product_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/ip/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj product_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/stdlib/version.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/stdlib/stdlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/stdlib/config_types.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/stdlib/config.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/amba/amba.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/amba/devices.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/stdlib/stdio.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/stdlib/testlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/amba/ahbmst.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbmst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/gencomp/gencomp.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/misc/ahbram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/misc/misc.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/misc/ahbstat.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbstat'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/uart/uart.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/uart/libdcom.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/uart/ahbuart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/alltech/allmem.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/amba/apbctrl.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/grlib/amba/apbctrlx.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrlx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apbuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/uart/dcom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dcom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/uart/dcom_uart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dcom_uart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grgpio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/leon3/leon3.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/spi/spi.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib_tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'grlib_tester'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/i2s_basic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_basic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/irqmp/irqmp.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqmp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/logic_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/inferred/memory_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_reg'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_2p_reg'
INFO: [VRFC 10-3107] analyzing entity 'generic_regfile_3p'
INFO: [VRFC 10-3107] analyzing entity 'generic_regfile_4p'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/maps/memrwcol.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'memrwcol'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/gencomp/netcomp.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rstgen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/sine_dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sine_dds'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/spi/spictrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spictrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/maps/spictrl_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'spictrl_net'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spictrlx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/maps/syncram.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/maps/syncram_2p.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram_2p'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/techmap/maps/syncrambw.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncrambw'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/test_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/zybo_glue.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zybo_glue'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3731.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
"xelab -wto 092212ac5365430da6e156c640678d5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L grlib -L techmap -L gaisler -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot product_top_behav xil_defaultlib.product_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 092212ac5365430da6e156c640678d5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L grlib -L techmap -L gaisler -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot product_top_behav xil_defaultlib.product_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <iRecdat> does not exist in entity <i2s_ctrl>.  Please compare the definition of block <i2s_ctrl> to its component declaration and its instantion to detect the mismatch. [C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/product_top.vhd:154]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3731.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'grlib_tester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj grlib_tester_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj grlib_tester_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
"xelab -wto 092212ac5365430da6e156c640678d5e --incr --debug typical --relax --mt 2 -L grlib -L techmap -L gaisler -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot grlib_tester_behav xil_defaultlib.grlib_tester xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 092212ac5365430da6e156c640678d5e --incr --debug typical --relax --mt 2 -L grlib -L techmap -L gaisler -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot grlib_tester_behav xil_defaultlib.grlib_tester xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'report_version' remains a black box since it has no binding entity [C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/uart/ahbuart.vhd:77]
WARNING: [VRFC 10-4940] 'report_version' remains a black box since it has no binding entity [C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:469]
WARNING: [VRFC 10-4940] 'report_version' remains a black box since it has no binding entity [C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/spi/spictrl.vhd:309]
WARNING: [VRFC 10-4940] 'report_version' remains a black box since it has no binding entity [C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:574]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package grlib.config_types
Compiling package grlib.config
Compiling package grlib.version
Compiling package grlib.stdlib
Compiling package grlib.amba
Compiling package techmap.gencomp
Compiling package gaisler.leon3
Compiling package gaisler.uart
Compiling package grlib.devices
Compiling package gaisler.misc
Compiling package gaisler.spi
Compiling package ieee.math_real
Compiling package grlib.stdio
Compiling package grlib.testlib
Compiling package gaisler.libdcom
Compiling package techmap.netcomp
Compiling package techmap.allmem
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity gaisler.rstgen [\rstgen(syncrst=1)\]
Compiling architecture rtl of entity grlib.ahbctrl [\ahbctrl(nahbm=1,nahbs=1,ioen=0,...]
Compiling architecture rtl of entity grlib.ahbmst [\ahbmst(venid=1,devid=7)\]
Compiling architecture rtl of entity gaisler.dcom_uart [\dcom_uart(pindex=3,paddr=3)\]
Compiling architecture struct of entity gaisler.dcom [dcom_default]
Compiling architecture struct of entity gaisler.ahbuart [\ahbuart(pindex=3,paddr=3)\]
Compiling architecture rtl of entity grlib.apbctrlx [\apbctrlx(haddr0=2048,hmask0=384...]
Compiling architecture struct of entity grlib.apbctrl [\apbctrl(haddr=2048,hmask=3840,n...]
Compiling architecture rtl of entity gaisler.grgpio [\grgpio(nbits=10)\]
Compiling architecture behav of entity techmap.generic_syncram_2p [\generic_syncram_2p(abits=1)\]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(abits=1,dbits=32,wrf...]
Compiling architecture rtl of entity gaisler.spictrlx [\spictrlx(rev=6)\]
Compiling architecture rtl of entity gaisler.spictrl [\spictrl(pindex=2,paddr=2)\]
Compiling architecture rtl of entity gaisler.apbuart [\apbuart(pindex=1,paddr=1)\]
Compiling architecture logic_top_arc of entity xil_defaultlib.grlib_tester
Built simulation snapshot grlib_tester_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim/xsim.dir/grlib_tester_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim/xsim.dir/grlib_tester_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 27 14:41:00 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 27 14:41:00 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3731.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "grlib_tester_behav -key {Behavioral:sim_1:Functional:grlib_tester} -tclbatch {grlib_tester.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source grlib_tester.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ahbctrl: AHB arbiter/multiplexer rev 1
ahbctrl: Common I/O area disabled
ahbctrl: AHB masters: 1, AHB slaves: 1
ahbctrl: Configuration area at 0xfffff000, 4 kbyte
ahbctrl: mst0: Cobham Gaisler          AHB Debug UART                  
ahbctrl: slv0: Cobham Gaisler          AHB/APB Bridge                  
ahbctrl:       memory at 0x80000000, size 256 Mbyte
apbctrl: APB Bridge at 0x80000000 rev 1
apbctrl: slv0: Cobham Gaisler          General Purpose I/O port        
apbctrl:       I/O ports at 0x80000000, size 256 byte 
apbctrl: slv1: Cobham Gaisler          Generic UART                    
apbctrl:       I/O ports at 0x80000100, size 256 byte 
apbctrl: slv2: Cobham Gaisler          SPI Controller                  
apbctrl:       I/O ports at 0x80000200, size 256 byte 
apbctrl: slv3: Cobham Gaisler          AHB Debug UART                  
apbctrl:       I/O ports at 0x80000300, size 256 byte 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'grlib_tester_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 3731.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3731.406 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 27 16:10:40 2021...
