Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: modulusTotient.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "modulusTotient.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "modulusTotient"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : modulusTotient
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/modulusTotient.v" into library work
Parsing module <modulusTotient>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <modulusTotient>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <modulusTotient>.
    Related source file is "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/modulusTotient.v".
        SIZE = 12
    Found 24-bit register for signal <totient>.
    Found 24-bit register for signal <modulus>.
    Found 13-bit subtractor for signal <GND_1_o_GND_1_o_sub_3_OUT> created at line 31.
    Found 13-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT> created at line 31.
    Found 12x12-bit multiplier for signal <in1[11]_in2[11]_MuLt_1_OUT> created at line 30.
    Found 24x24-bit multiplier for signal <n0013> created at line 31.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
Unit <modulusTotient> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 12x12-bit multiplier                                  : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 13-bit subtractor                                     : 2
# Registers                                            : 2
 24-bit register                                       : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <modulusTotient>.
	Found pipelined multiplier on signal <n0013>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <in1[11]_in2[11]_MuLt_1_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0013 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_in1[11]_in2[11]_MuLt_1_OUT by adding 1 register level(s).
Unit <modulusTotient> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 12x12-bit registered multiplier                       : 1
 13x13-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 2
 13-bit subtractor                                     : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <modulusTotient> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block modulusTotient, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : modulusTotient.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 76
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 2
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 72
#      IBUF                        : 24
#      OBUF                        : 48
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   24  out of   5720     0%  
    Number used as Logic:                24  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     24
   Number with an unused Flip Flop:      24  out of     24   100%  
   Number with an unused LUT:             0  out of     24     0%  
   Number of fully used LUT-FF pairs:     0  out of     24     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    102    71%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 6.457ns
   Maximum output required time after clock: 4.377ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 324 / 60
-------------------------------------------------------------------------
Offset:              6.457ns (Levels of Logic = 15)
  Source:            in1<0> (PAD)
  Destination:       Mmult_n0013 (DSP)
  Destination Clock: clk rising

  Data Path: in1<0> to Mmult_n0013
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  in1_0_IBUF (in1_0_IBUF)
     LUT1:I0->O            1   0.205   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<0>_rt (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<0> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<1> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<2> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<3> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<4> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<5> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<6> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<7> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<8> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<9> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<10> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<10>)
     MUXCY:CI->O           0   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<11> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<11>)
     XORCY:CI->O           6   0.180   0.744  Msub_GND_1_o_GND_1_o_sub_3_OUT_xor<12> (GND_1_o_GND_1_o_sub_3_OUT<12>)
     DSP48A1:B12               3.108          Mmult_n0013
    ----------------------------------------
    Total                      6.457ns (5.096ns logic, 1.361ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              4.377ns (Levels of Logic = 1)
  Source:            Mmult_in1[11]_in2[11]_MuLt_1_OUT (DSP)
  Destination:       modulus<23> (PAD)
  Source Clock:      clk rising

  Data Path: Mmult_in1[11]_in2[11]_MuLt_1_OUT to modulus<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->M23      1   1.227   0.579  Mmult_in1[11]_in2[11]_MuLt_1_OUT (modulus_23_OBUF)
     OBUF:I->O                 2.571          modulus_23_OBUF (modulus<23>)
    ----------------------------------------
    Total                      4.377ns (3.798ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.07 secs
 
--> 


Total memory usage is 384252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

