// Seed: 1527640134
module module_0 (
    output supply0 id_0,
    input supply1 id_1
    , id_12,
    input wire id_2,
    output wire id_3,
    input uwire id_4#(1),
    input supply0 id_5,
    output wand id_6,
    output tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10
);
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output supply1 id_6
);
  wire id_8;
  and primCall (id_6, id_8, id_5);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_3,
      id_4,
      id_1,
      id_6,
      id_3,
      id_3,
      id_0
  );
endmodule
