Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 25 13:54:20 2025
| Host         : LAPTOP-TANMSLN6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.192        0.000                      0               331385        0.040        0.000                      0               331385        1.100        0.000                       0                 35019  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 5.000}        10.000          100.000         
  clkfbout_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       16.460        0.000                      0                  558        0.136        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll        0.192        0.000                      0               330765        0.040        0.000                      0               330765        4.232        0.000                       0                 34660  
  clkfbout_pll                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll        4.332        0.000                      0                   63        0.065        0.000                      0                   63  
clk_out1_pll  clk_out2_pll        7.015        0.000                      0                   32        0.060        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       16.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.460ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.406ns (13.063%)  route 2.702ns (86.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.281    -2.552    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/Q
                         net (fo=2, routed)           0.554    -1.776    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]
    SLICE_X23Y175        LUT4 (Prop_lut4_I2_O)        0.043    -1.733 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.355    -1.378    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_0
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.043    -1.335 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.450    -0.885    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_0
    SLICE_X23Y175        LUT6 (Prop_lut6_I5_O)        0.043    -0.842 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.361    -0.481    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.054    -0.427 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.983     0.556    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.144    17.773    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
                         clock pessimism             -0.377    17.397    
                         clock uncertainty           -0.086    17.310    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.295    17.015    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                 16.460    

Slack (MET) :             16.460ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.406ns (13.063%)  route 2.702ns (86.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.281    -2.552    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/Q
                         net (fo=2, routed)           0.554    -1.776    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]
    SLICE_X23Y175        LUT4 (Prop_lut4_I2_O)        0.043    -1.733 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.355    -1.378    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_0
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.043    -1.335 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.450    -0.885    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_0
    SLICE_X23Y175        LUT6 (Prop_lut6_I5_O)        0.043    -0.842 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.361    -0.481    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.054    -0.427 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.983     0.556    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.144    17.773    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
                         clock pessimism             -0.377    17.397    
                         clock uncertainty           -0.086    17.310    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.295    17.015    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                 16.460    

Slack (MET) :             16.460ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.406ns (13.063%)  route 2.702ns (86.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.281    -2.552    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/Q
                         net (fo=2, routed)           0.554    -1.776    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]
    SLICE_X23Y175        LUT4 (Prop_lut4_I2_O)        0.043    -1.733 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.355    -1.378    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_0
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.043    -1.335 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.450    -0.885    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_0
    SLICE_X23Y175        LUT6 (Prop_lut6_I5_O)        0.043    -0.842 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.361    -0.481    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.054    -0.427 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.983     0.556    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.144    17.773    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                         clock pessimism             -0.377    17.397    
                         clock uncertainty           -0.086    17.310    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.295    17.015    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                 16.460    

Slack (MET) :             16.460ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.406ns (13.063%)  route 2.702ns (86.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.281    -2.552    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/Q
                         net (fo=2, routed)           0.554    -1.776    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]
    SLICE_X23Y175        LUT4 (Prop_lut4_I2_O)        0.043    -1.733 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.355    -1.378    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_0
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.043    -1.335 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.450    -0.885    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_0
    SLICE_X23Y175        LUT6 (Prop_lut6_I5_O)        0.043    -0.842 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.361    -0.481    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.054    -0.427 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.983     0.556    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.144    17.773    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                         clock pessimism             -0.377    17.397    
                         clock uncertainty           -0.086    17.310    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.295    17.015    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                 16.460    

Slack (MET) :             16.640ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.500ns (15.534%)  route 2.719ns (84.466%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.337    -2.496    uart_inst/clk_out1
    SLICE_X4Y176         FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDCE (Prop_fdce_C_Q)         0.223    -2.273 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.619    -1.655    uart_inst/rx_data[2]
    SLICE_X7Y175         LUT3 (Prop_lut3_I0_O)        0.054    -1.601 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.439    -1.161    uart_inst/sw[63]_i_4_n_0
    SLICE_X7Y176         LUT6 (Prop_lut6_I2_O)        0.137    -1.024 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.107    -0.917    uart_inst/sw[62]_i_3_n_0
    SLICE_X7Y176         LUT2 (Prop_lut2_I0_O)        0.043    -0.874 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.554     0.679    uart_inst/sw[62]_i_2_n_0
    SLICE_X13Y187        LUT6 (Prop_lut6_I2_O)        0.043     0.722 r  uart_inst/sw[27]_i_1/O
                         net (fo=1, routed)           0.000     0.722    twin_controller_inst/sw_reg[27]_0
    SLICE_X13Y187        FDCE                                         r  twin_controller_inst/sw_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.162    17.791    twin_controller_inst/CLK
    SLICE_X13Y187        FDCE                                         r  twin_controller_inst/sw_reg[27]/C
                         clock pessimism             -0.377    17.415    
                         clock uncertainty           -0.086    17.328    
    SLICE_X13Y187        FDCE (Setup_fdce_C_D)        0.034    17.362    twin_controller_inst/sw_reg[27]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 16.640    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.406ns (13.883%)  route 2.518ns (86.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 17.772 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.281    -2.552    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/Q
                         net (fo=2, routed)           0.554    -1.776    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]
    SLICE_X23Y175        LUT4 (Prop_lut4_I2_O)        0.043    -1.733 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.355    -1.378    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_0
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.043    -1.335 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.450    -0.885    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_0
    SLICE_X23Y175        LUT6 (Prop_lut6_I5_O)        0.043    -0.842 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.361    -0.481    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.054    -0.427 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.799     0.372    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.143    17.772    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/C
                         clock pessimism             -0.377    17.396    
                         clock uncertainty           -0.086    17.309    
    SLICE_X36Y172        FDRE (Setup_fdre_C_CE)      -0.295    17.014    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.406ns (13.883%)  route 2.518ns (86.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 17.772 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.281    -2.552    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/Q
                         net (fo=2, routed)           0.554    -1.776    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]
    SLICE_X23Y175        LUT4 (Prop_lut4_I2_O)        0.043    -1.733 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.355    -1.378    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_0
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.043    -1.335 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.450    -0.885    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_0
    SLICE_X23Y175        LUT6 (Prop_lut6_I5_O)        0.043    -0.842 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.361    -0.481    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.054    -0.427 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.799     0.372    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.143    17.772    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
                         clock pessimism             -0.377    17.396    
                         clock uncertainty           -0.086    17.309    
    SLICE_X36Y172        FDRE (Setup_fdre_C_CE)      -0.295    17.014    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.406ns (13.883%)  route 2.518ns (86.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 17.772 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.281    -2.552    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/Q
                         net (fo=2, routed)           0.554    -1.776    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]
    SLICE_X23Y175        LUT4 (Prop_lut4_I2_O)        0.043    -1.733 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.355    -1.378    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_0
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.043    -1.335 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.450    -0.885    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_0
    SLICE_X23Y175        LUT6 (Prop_lut6_I5_O)        0.043    -0.842 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.361    -0.481    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.054    -0.427 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.799     0.372    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.143    17.772    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                         clock pessimism             -0.377    17.396    
                         clock uncertainty           -0.086    17.309    
    SLICE_X36Y172        FDRE (Setup_fdre_C_CE)      -0.295    17.014    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.406ns (13.883%)  route 2.518ns (86.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 17.772 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.281    -2.552    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]/Q
                         net (fo=2, routed)           0.554    -1.776    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[6]
    SLICE_X23Y175        LUT4 (Prop_lut4_I2_O)        0.043    -1.733 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.355    -1.378    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_0
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.043    -1.335 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.450    -0.885    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_0
    SLICE_X23Y175        LUT6 (Prop_lut6_I5_O)        0.043    -0.842 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.361    -0.481    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.054    -0.427 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.799     0.372    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.143    17.772    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
                         clock pessimism             -0.377    17.396    
                         clock uncertainty           -0.086    17.309    
    SLICE_X36Y172        FDRE (Setup_fdre_C_CE)      -0.295    17.014    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.644ns  (required time - arrival time)
  Source:                 uart_inst/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.494ns (16.076%)  route 2.579ns (83.924%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 17.842 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.341    -2.492    uart_inst/clk_out1
    SLICE_X1Y171         FDCE                                         r  uart_inst/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDCE (Prop_fdce_C_Q)         0.223    -2.269 r  uart_inst/tx_cnt_reg[2]/Q
                         net (fo=2, routed)           1.040    -1.230    uart_inst/tx_cnt_reg_n_0_[2]
    SLICE_X1Y172         LUT6 (Prop_lut6_I1_O)        0.043    -1.187 r  uart_inst/tx_i_2/O
                         net (fo=2, routed)           0.323    -0.864    uart_inst/tx_i_2_n_0
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.043    -0.821 r  uart_inst/tx_cnt[12]_i_3/O
                         net (fo=13, routed)          0.470    -0.351    uart_inst/tx_cnt[12]_i_3_n_0
    SLICE_X2Y173         LUT3 (Prop_lut3_I2_O)        0.051    -0.300 r  uart_inst/tx_shift[8]_i_1/O
                         net (fo=11, routed)          0.636     0.337    uart_inst/tx_shift
    SLICE_X2Y168         LUT6 (Prop_lut6_I0_O)        0.134     0.471 r  uart_inst/tx_bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.110     0.581    uart_inst/tx_bit_cnt
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.213    17.842    uart_inst/clk_out1
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[0]/C
                         clock pessimism             -0.354    17.489    
                         clock uncertainty           -0.086    17.402    
    SLICE_X2Y168         FDCE (Setup_fdce_C_CE)      -0.178    17.224    uart_inst/tx_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.224    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                 16.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_inst/rx_ready_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_ready_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.130ns (53.569%)  route 0.113ns (46.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.612    -0.421    uart_inst/clk_out1
    SLICE_X3Y176         FDCE                                         r  uart_inst/rx_ready_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDCE (Prop_fdce_C_Q)         0.100    -0.321 f  uart_inst/rx_ready_pulse_reg/Q
                         net (fo=15, routed)          0.113    -0.208    uart_inst/rx_ready_pulse_reg_n_0
    SLICE_X2Y176         LUT2 (Prop_lut2_I1_O)        0.030    -0.178 r  uart_inst/rx_ready_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    uart_inst/p_1_in[6]
    SLICE_X2Y176         FDCE                                         r  uart_inst/rx_ready_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.809    -0.634    uart_inst/clk_out1
    SLICE_X2Y176         FDCE                                         r  uart_inst/rx_ready_cnt_reg[6]/C
                         clock pessimism              0.225    -0.410    
    SLICE_X2Y176         FDCE (Hold_fdce_C_D)         0.096    -0.314    uart_inst/rx_ready_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 twin_controller_inst/status_buffer_reg[17][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.155ns (60.604%)  route 0.101ns (39.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.579    -0.454    twin_controller_inst/CLK
    SLICE_X11Y173        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDCE (Prop_fdce_C_Q)         0.091    -0.363 r  twin_controller_inst/status_buffer_reg[17][6]/Q
                         net (fo=1, routed)           0.101    -0.262    twin_controller_inst/status_buffer_reg[17][6]
    SLICE_X8Y173         LUT5 (Prop_lut5_I0_O)        0.064    -0.198 r  twin_controller_inst/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    twin_controller_inst/status_buffer[6]
    SLICE_X8Y173         FDCE                                         r  twin_controller_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/CLK
    SLICE_X8Y173         FDCE                                         r  twin_controller_inst/tx_data_reg[6]/C
                         clock pessimism              0.243    -0.424    
    SLICE_X8Y173         FDCE (Hold_fdce_C_D)         0.087    -0.337    twin_controller_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.998%)  route 0.117ns (54.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.581    -0.452    twin_controller_inst/CLK
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDCE (Prop_fdce_C_Q)         0.100    -0.352 r  twin_controller_inst/sw_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.234    twin_controller_inst/sw_reg[63]_0[3]
    SLICE_X11Y178        FDCE                                         r  twin_controller_inst/status_buffer_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.780    -0.663    twin_controller_inst/CLK
    SLICE_X11Y178        FDCE                                         r  twin_controller_inst/status_buffer_reg[6][4]/C
                         clock pessimism              0.243    -0.421    
    SLICE_X11Y178        FDCE (Hold_fdce_C_D)         0.047    -0.374    twin_controller_inst/status_buffer_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.130ns (52.571%)  route 0.117ns (47.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.617    -0.416    uart_inst/clk_out1
    SLICE_X3Y168         FDCE                                         r  uart_inst/FSM_sequential_tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.100    -0.316 r  uart_inst/FSM_sequential_tx_state_reg/Q
                         net (fo=21, routed)          0.117    -0.198    uart_inst/tx_state__0
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.030    -0.168 r  uart_inst/tx_bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    uart_inst/tx_bit_cnt[1]_i_1_n_0
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    uart_inst/clk_out1
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[1]/C
                         clock pessimism              0.224    -0.405    
    SLICE_X2Y168         FDCE (Hold_fdce_C_D)         0.096    -0.309    uart_inst/tx_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_inst/rx_ready_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_ready_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.183%)  route 0.113ns (46.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.612    -0.421    uart_inst/clk_out1
    SLICE_X3Y176         FDCE                                         r  uart_inst/rx_ready_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDCE (Prop_fdce_C_Q)         0.100    -0.321 f  uart_inst/rx_ready_pulse_reg/Q
                         net (fo=15, routed)          0.113    -0.208    uart_inst/rx_ready_pulse_reg_n_0
    SLICE_X2Y176         LUT2 (Prop_lut2_I1_O)        0.028    -0.180 r  uart_inst/rx_ready_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    uart_inst/p_1_in[11]
    SLICE_X2Y176         FDCE                                         r  uart_inst/rx_ready_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.809    -0.634    uart_inst/clk_out1
    SLICE_X2Y176         FDCE                                         r  uart_inst/rx_ready_cnt_reg[11]/C
                         clock pessimism              0.225    -0.410    
    SLICE_X2Y176         FDCE (Hold_fdce_C_D)         0.087    -0.323    uart_inst/rx_ready_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.132ns (52.530%)  route 0.119ns (47.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.617    -0.416    uart_inst/clk_out1
    SLICE_X3Y168         FDCE                                         r  uart_inst/FSM_sequential_tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.100    -0.316 r  uart_inst/FSM_sequential_tx_state_reg/Q
                         net (fo=21, routed)          0.119    -0.196    uart_inst/tx_state__0
    SLICE_X2Y168         LUT5 (Prop_lut5_I0_O)        0.032    -0.164 r  uart_inst/tx_bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.164    uart_inst/tx_bit_cnt[3]_i_2_n_0
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    uart_inst/clk_out1
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[3]/C
                         clock pessimism              0.224    -0.405    
    SLICE_X2Y168         FDCE (Hold_fdce_C_D)         0.096    -0.309    uart_inst/tx_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 twin_controller_inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.129ns (51.083%)  route 0.124ns (48.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.580    -0.453    twin_controller_inst/CLK
    SLICE_X9Y172         FDCE                                         r  twin_controller_inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y172         FDCE (Prop_fdce_C_Q)         0.100    -0.353 r  twin_controller_inst/tx_data_reg[7]/Q
                         net (fo=1, routed)           0.124    -0.229    uart_inst/tx_shift_reg[8]_0[7]
    SLICE_X8Y172         LUT2 (Prop_lut2_I1_O)        0.029    -0.200 r  uart_inst/tx_shift[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    uart_inst/tx_shift0_in[8]
    SLICE_X8Y172         FDPE                                         r  uart_inst/tx_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.779    -0.664    uart_inst/clk_out1
    SLICE_X8Y172         FDPE                                         r  uart_inst/tx_shift_reg[8]/C
                         clock pessimism              0.223    -0.442    
    SLICE_X8Y172         FDPE (Hold_fdpe_C_D)         0.096    -0.346    uart_inst/tx_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.184%)  route 0.117ns (47.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.617    -0.416    uart_inst/clk_out1
    SLICE_X3Y168         FDCE                                         r  uart_inst/FSM_sequential_tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.100    -0.316 r  uart_inst/FSM_sequential_tx_state_reg/Q
                         net (fo=21, routed)          0.117    -0.198    uart_inst/tx_state__0
    SLICE_X2Y168         LUT2 (Prop_lut2_I0_O)        0.028    -0.170 r  uart_inst/tx_bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    uart_inst/tx_bit_cnt[0]_i_1_n_0
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    uart_inst/clk_out1
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[0]/C
                         clock pessimism              0.224    -0.405    
    SLICE_X2Y168         FDCE (Hold_fdce_C_D)         0.087    -0.318    uart_inst/tx_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.762%)  route 0.119ns (48.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.617    -0.416    uart_inst/clk_out1
    SLICE_X3Y168         FDCE                                         r  uart_inst/FSM_sequential_tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.100    -0.316 r  uart_inst/FSM_sequential_tx_state_reg/Q
                         net (fo=21, routed)          0.119    -0.196    uart_inst/tx_state__0
    SLICE_X2Y168         LUT4 (Prop_lut4_I3_O)        0.028    -0.168 r  uart_inst/tx_bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    uart_inst/tx_bit_cnt[2]_i_1_n_0
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    uart_inst/clk_out1
    SLICE_X2Y168         FDCE                                         r  uart_inst/tx_bit_cnt_reg[2]/C
                         clock pessimism              0.224    -0.405    
    SLICE_X2Y168         FDCE (Hold_fdce_C_D)         0.087    -0.318    uart_inst/tx_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.611    -0.422    uart_inst/clk_out1
    SLICE_X4Y177         FDCE                                         r  uart_inst/rx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDCE (Prop_fdce_C_Q)         0.100    -0.322 r  uart_inst/rx_shift_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.221    uart_inst/rx_shift[0]
    SLICE_X4Y176         FDCE                                         r  uart_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.808    -0.635    uart_inst/clk_out1
    SLICE_X4Y176         FDCE                                         r  uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.224    -0.412    
    SLICE_X4Y176         FDCE (Hold_fdce_C_D)         0.040    -0.372    uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y173    twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X6Y174    twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y174    twin_controller_inst/status_buffer_reg[16][3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y173   twin_controller_inst/status_buffer_reg[16][4]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y173   twin_controller_inst/status_buffer_reg[16][6]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X6Y172    twin_controller_inst/status_buffer_reg[17][1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y173   twin_controller_inst/status_buffer_reg[17][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y173   twin_controller_inst/status_buffer_reg[17][6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X4Y173    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X4Y173    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X6Y174    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X6Y174    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y174    twin_controller_inst/status_buffer_reg[16][3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y174    twin_controller_inst/status_buffer_reg[16][3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y173   twin_controller_inst/status_buffer_reg[16][4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y173   twin_controller_inst/status_buffer_reg[16][4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y173   twin_controller_inst/status_buffer_reg[16][6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y173   twin_controller_inst/status_buffer_reg[16][6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y171   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y171   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y173   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y173   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y173   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y173   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y174   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y174   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y174   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X23Y174   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.755ns  (logic 0.903ns (9.257%)  route 8.852ns (90.743%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.300    -2.533    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X11Y154        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/Q
                         net (fo=37, routed)          0.467    -1.862    student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]_0[4]
    SLICE_X11Y155        LUT6 (Prop_lut6_I4_O)        0.123    -1.739 r  student_top_inst/Core_cpu/mm_wb_inst/id_inst[31]_i_7/O
                         net (fo=6, routed)           0.648    -1.091    student_top_inst/Core_cpu/mm_wb_inst/wb_RegWrite_reg_0
    SLICE_X12Y156        LUT6 (Prop_lut6_I0_O)        0.043    -1.048 r  student_top_inst/Core_cpu/mm_wb_inst/mm_alu_result[31]_i_18/O
                         net (fo=32, routed)          0.809    -0.239    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[25]_i_21_1
    SLICE_X21Y167        LUT6 (Prop_lut6_I5_O)        0.043    -0.196 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6/O
                         net (fo=2, routed)           0.188    -0.007    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6_n_0
    SLICE_X21Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.036 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_2/O
                         net (fo=116, routed)         0.869     0.905    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input2[4]
    SLICE_X11Y170        LUT2 (Prop_lut2_I1_O)        0.043     0.948 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27/O
                         net (fo=16, routed)          0.387     1.336    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I1_O)        0.043     1.379 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_20/O
                         net (fo=4, routed)           0.564     1.943    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_20_n_0
    SLICE_X15Y172        LUT6 (Prop_lut6_I4_O)        0.043     1.986 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.451     2.437    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_11_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I1_O)        0.043     2.480 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_13/O
                         net (fo=1, routed)           0.000     2.480    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_13_n_0
    SLICE_X19Y172        MUXF7 (Prop_muxf7_I1_O)      0.108     2.588 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result_reg[5]_i_11/O
                         net (fo=1, routed)           0.343     2.930    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result_reg[5]_i_11_n_0
    SLICE_X23Y176        LUT6 (Prop_lut6_I4_O)        0.124     3.054 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_4/O
                         net (fo=1, routed)           0.444     3.498    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_4_n_0
    SLICE_X23Y180        LUT5 (Prop_lut5_I3_O)        0.043     3.541 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_1/O
                         net (fo=16, routed)          3.680     7.221    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[5]
    SLICE_X89Y303        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.346     7.975    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X89Y303        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_3/C
                         clock pessimism             -0.463     7.513    
                         clock uncertainty           -0.077     7.436    
    SLICE_X89Y303        FDCE (Setup_fdce_C_D)       -0.022     7.414    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_3
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[9]_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 0.906ns (9.300%)  route 8.836ns (90.700%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.282    -2.551    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y177        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y177        FDCE (Prop_fdce_C_Q)         0.223    -2.328 r  student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/Q
                         net (fo=25, routed)          0.780    -1.549    student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg_n_0_[1]
    SLICE_X19Y180        LUT5 (Prop_lut5_I1_O)        0.043    -1.506 f  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_3/O
                         net (fo=1, routed)           0.242    -1.264    student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_3_n_0
    SLICE_X19Y178        LUT5 (Prop_lut5_I0_O)        0.043    -1.221 r  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_2/O
                         net (fo=36, routed)          0.841    -0.380    student_top_inst/Core_cpu/u_id_ex_transition/br_pc1_carry__1_1
    SLICE_X12Y160        LUT6 (Prop_lut6_I0_O)        0.043    -0.337 r  student_top_inst/Core_cpu/u_id_ex_transition/br_pc1_carry__1_i_2/O
                         net (fo=3, routed)           0.534     0.197    student_top_inst/Core_cpu/u_id_ex_transition/ex_alu_pre_A[10]
    SLICE_X13Y161        LUT5 (Prop_lut5_I0_O)        0.043     0.240 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[11]_i_20/O
                         net (fo=22, routed)          0.693     0.933    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input1[10]
    SLICE_X15Y169        LUT5 (Prop_lut5_I4_O)        0.054     0.987 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_22/O
                         net (fo=3, routed)           0.458     1.445    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_22_n_0
    SLICE_X15Y171        LUT3 (Prop_lut3_I2_O)        0.148     1.593 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_23/O
                         net (fo=3, routed)           0.436     2.029    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_23_n_0
    SLICE_X15Y172        LUT3 (Prop_lut3_I2_O)        0.137     2.166 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_9/O
                         net (fo=3, routed)           0.513     2.680    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_9_n_0
    SLICE_X17Y174        LUT6 (Prop_lut6_I5_O)        0.043     2.723 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_8/O
                         net (fo=2, routed)           0.109     2.831    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_8_n_0
    SLICE_X17Y174        LUT6 (Prop_lut6_I0_O)        0.043     2.874 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_10/O
                         net (fo=1, routed)           0.639     3.513    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_10_n_0
    SLICE_X37Y169        LUT6 (Prop_lut6_I0_O)        0.043     3.556 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_4/O
                         net (fo=1, routed)           0.317     3.873    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_4_n_0
    SLICE_X36Y170        LUT5 (Prop_lut5_I3_O)        0.043     3.916 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_1/O
                         net (fo=13, routed)          3.274     7.190    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[9]
    SLICE_X95Y305        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[9]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.348     7.977    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X95Y305        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[9]_replica_5/C
                         clock pessimism             -0.463     7.515    
                         clock uncertainty           -0.077     7.438    
    SLICE_X95Y305        FDCE (Setup_fdce_C_D)       -0.022     7.416    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[9]_replica_5
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 0.903ns (9.407%)  route 8.696ns (90.593%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.146ns = ( 7.854 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.300    -2.533    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X11Y154        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/Q
                         net (fo=37, routed)          0.467    -1.862    student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]_0[4]
    SLICE_X11Y155        LUT6 (Prop_lut6_I4_O)        0.123    -1.739 r  student_top_inst/Core_cpu/mm_wb_inst/id_inst[31]_i_7/O
                         net (fo=6, routed)           0.648    -1.091    student_top_inst/Core_cpu/mm_wb_inst/wb_RegWrite_reg_0
    SLICE_X12Y156        LUT6 (Prop_lut6_I0_O)        0.043    -1.048 r  student_top_inst/Core_cpu/mm_wb_inst/mm_alu_result[31]_i_18/O
                         net (fo=32, routed)          0.809    -0.239    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[25]_i_21_1
    SLICE_X21Y167        LUT6 (Prop_lut6_I5_O)        0.043    -0.196 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6/O
                         net (fo=2, routed)           0.188    -0.007    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6_n_0
    SLICE_X21Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.036 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_2/O
                         net (fo=116, routed)         0.869     0.905    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input2[4]
    SLICE_X11Y170        LUT2 (Prop_lut2_I1_O)        0.043     0.948 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27/O
                         net (fo=16, routed)          0.387     1.336    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I1_O)        0.043     1.379 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_20/O
                         net (fo=4, routed)           0.564     1.943    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_20_n_0
    SLICE_X15Y172        LUT6 (Prop_lut6_I4_O)        0.043     1.986 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.451     2.437    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_11_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I1_O)        0.043     2.480 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_13/O
                         net (fo=1, routed)           0.000     2.480    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_13_n_0
    SLICE_X19Y172        MUXF7 (Prop_muxf7_I1_O)      0.108     2.588 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result_reg[5]_i_11/O
                         net (fo=1, routed)           0.343     2.930    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result_reg[5]_i_11_n_0
    SLICE_X23Y176        LUT6 (Prop_lut6_I4_O)        0.124     3.054 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_4/O
                         net (fo=1, routed)           0.444     3.498    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_4_n_0
    SLICE_X23Y180        LUT5 (Prop_lut5_I3_O)        0.043     3.541 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_1/O
                         net (fo=16, routed)          3.525     7.066    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[5]
    SLICE_X113Y288       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.225     7.854    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X113Y288       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_9/C
                         clock pessimism             -0.463     7.392    
                         clock uncertainty           -0.077     7.315    
    SLICE_X113Y288       FDCE (Setup_fdce_C_D)       -0.022     7.293    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_9
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[15]_replica_11/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 1.003ns (10.494%)  route 8.555ns (89.506%))
  Logic Levels:           11  (LUT2=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.178ns = ( 7.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.285    -2.548    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X23Y180        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y180        FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[7]/Q
                         net (fo=26, routed)          0.684    -1.641    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata[7]
    SLICE_X23Y177        LUT5 (Prop_lut5_I3_O)        0.043    -1.598 f  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][8]_i_3/O
                         net (fo=1, routed)           0.636    -0.962    student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][8]_i_3_n_0
    SLICE_X36Y169        LUT5 (Prop_lut5_I0_O)        0.043    -0.919 r  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][8]_i_2/O
                         net (fo=36, routed)          0.902    -0.017    student_top_inst/Core_cpu/u_id_ex_transition/br_pc1_carry__1
    SLICE_X21Y162        LUT6 (Prop_lut6_I0_O)        0.043     0.026 r  student_top_inst/Core_cpu/u_id_ex_transition/br_pc1_carry__1_i_4/O
                         net (fo=3, routed)           0.543     0.569    student_top_inst/Core_cpu/u_id_ex_transition/ex_alu_pre_A[8]
    SLICE_X19Y160        LUT5 (Prop_lut5_I0_O)        0.043     0.612 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_10/O
                         net (fo=17, routed)          0.613     1.225    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input1[8]
    SLICE_X19Y165        LUT2 (Prop_lut2_I1_O)        0.051     1.276 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_9/O
                         net (fo=8, routed)           0.198     1.474    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_9_n_0
    SLICE_X19Y164        LUT6 (Prop_lut6_I0_O)        0.136     1.610 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_22/O
                         net (fo=1, routed)           0.319     1.929    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_22_n_0
    SLICE_X17Y163        LUT6 (Prop_lut6_I0_O)        0.043     1.972 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_19/O
                         net (fo=2, routed)           0.438     2.410    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_19_n_0
    SLICE_X17Y164        LUT5 (Prop_lut5_I0_O)        0.051     2.461 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_14/O
                         net (fo=2, routed)           0.423     2.884    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_14_n_0
    SLICE_X17Y164        LUT5 (Prop_lut5_I0_O)        0.147     3.031 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_7/O
                         net (fo=2, routed)           0.455     3.486    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_7_n_0
    SLICE_X17Y166        LUT6 (Prop_lut6_I0_O)        0.137     3.623 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_3/O
                         net (fo=1, routed)           0.328     3.951    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_3_n_0
    SLICE_X17Y169        LUT6 (Prop_lut6_I2_O)        0.043     3.994 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_1/O
                         net (fo=26, routed)          3.015     7.010    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[15]
    SLICE_X79Y266        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[15]_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.193     7.822    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X79Y266        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[15]_replica_11/C
                         clock pessimism             -0.463     7.360    
                         clock uncertainty           -0.077     7.283    
    SLICE_X79Y266        FDCE (Setup_fdce_C_D)       -0.022     7.261    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[15]_replica_11
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]_replica_11/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 0.859ns (9.007%)  route 8.678ns (90.993%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( 7.845 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.300    -2.533    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X11Y154        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/Q
                         net (fo=37, routed)          0.467    -1.862    student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]_0[4]
    SLICE_X11Y155        LUT6 (Prop_lut6_I4_O)        0.123    -1.739 r  student_top_inst/Core_cpu/mm_wb_inst/id_inst[31]_i_7/O
                         net (fo=6, routed)           0.648    -1.091    student_top_inst/Core_cpu/mm_wb_inst/wb_RegWrite_reg_0
    SLICE_X12Y156        LUT6 (Prop_lut6_I0_O)        0.043    -1.048 r  student_top_inst/Core_cpu/mm_wb_inst/mm_alu_result[31]_i_18/O
                         net (fo=32, routed)          0.809    -0.239    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[25]_i_21_1
    SLICE_X21Y167        LUT6 (Prop_lut6_I5_O)        0.043    -0.196 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6/O
                         net (fo=2, routed)           0.188    -0.007    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6_n_0
    SLICE_X21Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.036 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_2/O
                         net (fo=116, routed)         0.869     0.905    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input2[4]
    SLICE_X11Y170        LUT2 (Prop_lut2_I1_O)        0.043     0.948 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27/O
                         net (fo=16, routed)          0.346     1.295    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27_n_0
    SLICE_X15Y170        LUT5 (Prop_lut5_I3_O)        0.043     1.338 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_21/O
                         net (fo=3, routed)           0.442     1.780    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_21_n_0
    SLICE_X15Y171        LUT6 (Prop_lut6_I5_O)        0.043     1.823 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_17/O
                         net (fo=2, routed)           0.601     2.424    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_17_n_0
    SLICE_X15Y173        LUT3 (Prop_lut3_I0_O)        0.052     2.476 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_13/O
                         net (fo=2, routed)           0.470     2.945    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_13_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I1_O)        0.136     3.081 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_7/O
                         net (fo=1, routed)           0.536     3.617    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_7_n_0
    SLICE_X17Y171        LUT6 (Prop_lut6_I5_O)        0.043     3.660 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_3/O
                         net (fo=1, routed)           0.178     3.838    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_3_n_0
    SLICE_X17Y172        LUT6 (Prop_lut6_I5_O)        0.043     3.881 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_1/O
                         net (fo=30, routed)          3.122     7.003    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[13]
    SLICE_X113Y272       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.216     7.845    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X113Y272       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]_replica_11/C
                         clock pessimism             -0.463     7.383    
                         clock uncertainty           -0.077     7.306    
    SLICE_X113Y272       FDCE (Setup_fdce_C_D)       -0.022     7.284    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]_replica_11
  -------------------------------------------------------------------
                         required time                          7.284    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 0.903ns (9.467%)  route 8.636ns (90.533%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 7.850 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.300    -2.533    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X11Y154        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/Q
                         net (fo=37, routed)          0.467    -1.862    student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]_0[4]
    SLICE_X11Y155        LUT6 (Prop_lut6_I4_O)        0.123    -1.739 r  student_top_inst/Core_cpu/mm_wb_inst/id_inst[31]_i_7/O
                         net (fo=6, routed)           0.648    -1.091    student_top_inst/Core_cpu/mm_wb_inst/wb_RegWrite_reg_0
    SLICE_X12Y156        LUT6 (Prop_lut6_I0_O)        0.043    -1.048 r  student_top_inst/Core_cpu/mm_wb_inst/mm_alu_result[31]_i_18/O
                         net (fo=32, routed)          0.809    -0.239    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[25]_i_21_1
    SLICE_X21Y167        LUT6 (Prop_lut6_I5_O)        0.043    -0.196 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6/O
                         net (fo=2, routed)           0.188    -0.007    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6_n_0
    SLICE_X21Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.036 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_2/O
                         net (fo=116, routed)         0.869     0.905    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input2[4]
    SLICE_X11Y170        LUT2 (Prop_lut2_I1_O)        0.043     0.948 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27/O
                         net (fo=16, routed)          0.387     1.336    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I1_O)        0.043     1.379 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_20/O
                         net (fo=4, routed)           0.564     1.943    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_20_n_0
    SLICE_X15Y172        LUT6 (Prop_lut6_I4_O)        0.043     1.986 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.451     2.437    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_11_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I1_O)        0.043     2.480 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_13/O
                         net (fo=1, routed)           0.000     2.480    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_13_n_0
    SLICE_X19Y172        MUXF7 (Prop_muxf7_I1_O)      0.108     2.588 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result_reg[5]_i_11/O
                         net (fo=1, routed)           0.343     2.930    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result_reg[5]_i_11_n_0
    SLICE_X23Y176        LUT6 (Prop_lut6_I4_O)        0.124     3.054 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_4/O
                         net (fo=1, routed)           0.444     3.498    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_4_n_0
    SLICE_X23Y180        LUT5 (Prop_lut5_I3_O)        0.043     3.541 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_1/O
                         net (fo=16, routed)          3.464     7.005    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[5]
    SLICE_X119Y269       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.221     7.850    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X119Y269       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_1/C
                         clock pessimism             -0.463     7.388    
                         clock uncertainty           -0.077     7.311    
    SLICE_X119Y269       FDCE (Setup_fdce_C_D)       -0.022     7.289    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                          7.289    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[9]_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 0.906ns (9.526%)  route 8.605ns (90.474%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 7.850 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.282    -2.551    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y177        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y177        FDCE (Prop_fdce_C_Q)         0.223    -2.328 r  student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/Q
                         net (fo=25, routed)          0.780    -1.549    student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg_n_0_[1]
    SLICE_X19Y180        LUT5 (Prop_lut5_I1_O)        0.043    -1.506 f  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_3/O
                         net (fo=1, routed)           0.242    -1.264    student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_3_n_0
    SLICE_X19Y178        LUT5 (Prop_lut5_I0_O)        0.043    -1.221 r  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_2/O
                         net (fo=36, routed)          0.841    -0.380    student_top_inst/Core_cpu/u_id_ex_transition/br_pc1_carry__1_1
    SLICE_X12Y160        LUT6 (Prop_lut6_I0_O)        0.043    -0.337 r  student_top_inst/Core_cpu/u_id_ex_transition/br_pc1_carry__1_i_2/O
                         net (fo=3, routed)           0.534     0.197    student_top_inst/Core_cpu/u_id_ex_transition/ex_alu_pre_A[10]
    SLICE_X13Y161        LUT5 (Prop_lut5_I0_O)        0.043     0.240 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[11]_i_20/O
                         net (fo=22, routed)          0.693     0.933    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input1[10]
    SLICE_X15Y169        LUT5 (Prop_lut5_I4_O)        0.054     0.987 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_22/O
                         net (fo=3, routed)           0.458     1.445    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_22_n_0
    SLICE_X15Y171        LUT3 (Prop_lut3_I2_O)        0.148     1.593 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_23/O
                         net (fo=3, routed)           0.436     2.029    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_23_n_0
    SLICE_X15Y172        LUT3 (Prop_lut3_I2_O)        0.137     2.166 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_9/O
                         net (fo=3, routed)           0.513     2.680    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_9_n_0
    SLICE_X17Y174        LUT6 (Prop_lut6_I5_O)        0.043     2.723 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_8/O
                         net (fo=2, routed)           0.109     2.831    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_8_n_0
    SLICE_X17Y174        LUT6 (Prop_lut6_I0_O)        0.043     2.874 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_10/O
                         net (fo=1, routed)           0.639     3.513    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_10_n_0
    SLICE_X37Y169        LUT6 (Prop_lut6_I0_O)        0.043     3.556 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_4/O
                         net (fo=1, routed)           0.317     3.873    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_4_n_0
    SLICE_X36Y170        LUT5 (Prop_lut5_I3_O)        0.043     3.916 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[9]_i_1/O
                         net (fo=13, routed)          3.043     6.960    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[9]
    SLICE_X113Y282       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[9]_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.221     7.850    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X113Y282       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[9]_replica_8/C
                         clock pessimism             -0.463     7.388    
                         clock uncertainty           -0.077     7.311    
    SLICE_X113Y282       FDCE (Setup_fdce_C_D)       -0.022     7.289    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[9]_replica_8
  -------------------------------------------------------------------
                         required time                          7.289    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 0.903ns (9.602%)  route 8.501ns (90.398%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 7.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.300    -2.533    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X11Y154        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/Q
                         net (fo=37, routed)          0.467    -1.862    student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]_0[4]
    SLICE_X11Y155        LUT6 (Prop_lut6_I4_O)        0.123    -1.739 r  student_top_inst/Core_cpu/mm_wb_inst/id_inst[31]_i_7/O
                         net (fo=6, routed)           0.648    -1.091    student_top_inst/Core_cpu/mm_wb_inst/wb_RegWrite_reg_0
    SLICE_X12Y156        LUT6 (Prop_lut6_I0_O)        0.043    -1.048 r  student_top_inst/Core_cpu/mm_wb_inst/mm_alu_result[31]_i_18/O
                         net (fo=32, routed)          0.809    -0.239    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[25]_i_21_1
    SLICE_X21Y167        LUT6 (Prop_lut6_I5_O)        0.043    -0.196 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6/O
                         net (fo=2, routed)           0.188    -0.007    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6_n_0
    SLICE_X21Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.036 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_2/O
                         net (fo=116, routed)         0.869     0.905    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input2[4]
    SLICE_X11Y170        LUT2 (Prop_lut2_I1_O)        0.043     0.948 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27/O
                         net (fo=16, routed)          0.387     1.336    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I1_O)        0.043     1.379 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_20/O
                         net (fo=4, routed)           0.564     1.943    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_20_n_0
    SLICE_X15Y172        LUT6 (Prop_lut6_I4_O)        0.043     1.986 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.451     2.437    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_11_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I1_O)        0.043     2.480 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_13/O
                         net (fo=1, routed)           0.000     2.480    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_13_n_0
    SLICE_X19Y172        MUXF7 (Prop_muxf7_I1_O)      0.108     2.588 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result_reg[5]_i_11/O
                         net (fo=1, routed)           0.343     2.930    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result_reg[5]_i_11_n_0
    SLICE_X23Y176        LUT6 (Prop_lut6_I4_O)        0.124     3.054 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_4/O
                         net (fo=1, routed)           0.444     3.498    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_4_n_0
    SLICE_X23Y180        LUT5 (Prop_lut5_I3_O)        0.043     3.541 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[5]_i_1/O
                         net (fo=16, routed)          3.329     6.871    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[5]
    SLICE_X57Y299        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.205     7.834    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X57Y299        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_6/C
                         clock pessimism             -0.463     7.372    
                         clock uncertainty           -0.077     7.295    
    SLICE_X57Y299        FDCE (Setup_fdce_C_D)       -0.022     7.273    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[5]_replica_6
  -------------------------------------------------------------------
                         required time                          7.273    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[10]_replica_13/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.906ns (9.606%)  route 8.525ns (90.394%))
  Logic Levels:           11  (LUT3=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( 7.845 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.282    -2.551    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y177        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y177        FDCE (Prop_fdce_C_Q)         0.223    -2.328 r  student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/Q
                         net (fo=25, routed)          0.780    -1.549    student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg_n_0_[1]
    SLICE_X19Y180        LUT5 (Prop_lut5_I1_O)        0.043    -1.506 f  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_3/O
                         net (fo=1, routed)           0.242    -1.264    student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_3_n_0
    SLICE_X19Y178        LUT5 (Prop_lut5_I0_O)        0.043    -1.221 r  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][10]_i_2/O
                         net (fo=36, routed)          0.841    -0.380    student_top_inst/Core_cpu/u_id_ex_transition/br_pc1_carry__1_1
    SLICE_X12Y160        LUT6 (Prop_lut6_I0_O)        0.043    -0.337 r  student_top_inst/Core_cpu/u_id_ex_transition/br_pc1_carry__1_i_2/O
                         net (fo=3, routed)           0.534     0.197    student_top_inst/Core_cpu/u_id_ex_transition/ex_alu_pre_A[10]
    SLICE_X13Y161        LUT5 (Prop_lut5_I0_O)        0.043     0.240 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[11]_i_20/O
                         net (fo=22, routed)          0.693     0.933    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input1[10]
    SLICE_X15Y169        LUT5 (Prop_lut5_I4_O)        0.054     0.987 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_22/O
                         net (fo=3, routed)           0.458     1.445    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[6]_i_22_n_0
    SLICE_X15Y171        LUT3 (Prop_lut3_I2_O)        0.148     1.593 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_23/O
                         net (fo=3, routed)           0.436     2.029    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[8]_i_23_n_0
    SLICE_X15Y172        LUT3 (Prop_lut3_I2_O)        0.137     2.166 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_9/O
                         net (fo=3, routed)           0.513     2.680    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_9_n_0
    SLICE_X17Y174        LUT6 (Prop_lut6_I5_O)        0.043     2.723 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_8/O
                         net (fo=2, routed)           0.240     2.962    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_8_n_0
    SLICE_X17Y174        LUT6 (Prop_lut6_I0_O)        0.043     3.005 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_5/O
                         net (fo=1, routed)           0.429     3.434    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_5_n_0
    SLICE_X19Y174        LUT6 (Prop_lut6_I1_O)        0.043     3.477 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_3/O
                         net (fo=1, routed)           0.298     3.775    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_3_n_0
    SLICE_X19Y176        LUT6 (Prop_lut6_I5_O)        0.043     3.818 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[10]_i_1/O
                         net (fo=37, routed)          3.062     6.880    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[10]
    SLICE_X117Y272       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[10]_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.216     7.845    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X117Y272       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[10]_replica_13/C
                         clock pessimism             -0.463     7.383    
                         clock uncertainty           -0.077     7.306    
    SLICE_X117Y272       FDCE (Setup_fdce_C_D)       -0.022     7.284    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[10]_replica_13
  -------------------------------------------------------------------
                         required time                          7.284    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 0.859ns (9.224%)  route 8.454ns (90.776%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns = ( 7.767 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.300    -2.533    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X11Y154        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]/Q
                         net (fo=37, routed)          0.467    -1.862    student_top_inst/Core_cpu/mm_wb_inst/wb_rd_num_reg[4]_0[4]
    SLICE_X11Y155        LUT6 (Prop_lut6_I4_O)        0.123    -1.739 r  student_top_inst/Core_cpu/mm_wb_inst/id_inst[31]_i_7/O
                         net (fo=6, routed)           0.648    -1.091    student_top_inst/Core_cpu/mm_wb_inst/wb_RegWrite_reg_0
    SLICE_X12Y156        LUT6 (Prop_lut6_I0_O)        0.043    -1.048 r  student_top_inst/Core_cpu/mm_wb_inst/mm_alu_result[31]_i_18/O
                         net (fo=32, routed)          0.809    -0.239    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[25]_i_21_1
    SLICE_X21Y167        LUT6 (Prop_lut6_I5_O)        0.043    -0.196 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6/O
                         net (fo=2, routed)           0.188    -0.007    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_6_n_0
    SLICE_X21Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.036 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[4]_i_2/O
                         net (fo=116, routed)         0.869     0.905    student_top_inst/Core_cpu/u_id_ex_transition/u_EX_moment/ex_alu_input2[4]
    SLICE_X11Y170        LUT2 (Prop_lut2_I1_O)        0.043     0.948 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27/O
                         net (fo=16, routed)          0.346     1.295    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[16]_i_27_n_0
    SLICE_X15Y170        LUT5 (Prop_lut5_I3_O)        0.043     1.338 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_21/O
                         net (fo=3, routed)           0.442     1.780    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_21_n_0
    SLICE_X15Y171        LUT6 (Prop_lut6_I5_O)        0.043     1.823 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_17/O
                         net (fo=2, routed)           0.601     2.424    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[15]_i_17_n_0
    SLICE_X15Y173        LUT3 (Prop_lut3_I0_O)        0.052     2.476 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_13/O
                         net (fo=2, routed)           0.470     2.945    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_13_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I1_O)        0.136     3.081 f  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_7/O
                         net (fo=1, routed)           0.536     3.617    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_7_n_0
    SLICE_X17Y171        LUT6 (Prop_lut6_I5_O)        0.043     3.660 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_3/O
                         net (fo=1, routed)           0.178     3.838    student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_3_n_0
    SLICE_X17Y172        LUT6 (Prop_lut6_I5_O)        0.043     3.881 r  student_top_inst/Core_cpu/u_id_ex_transition/mm_alu_result[13]_i_1/O
                         net (fo=30, routed)          2.898     6.779    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[31]_0[13]
    SLICE_X123Y232       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.138     7.767    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X123Y232       FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]_replica_2/C
                         clock pessimism             -0.463     7.305    
                         clock uncertainty           -0.077     7.228    
    SLICE_X123Y232       FDCE (Setup_fdce_C_D)       -0.022     7.206    student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]_replica_2
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.178ns (31.765%)  route 0.382ns (68.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.300ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.335    -2.036    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X59Y301        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y301        FDCE (Prop_fdce_C_Q)         0.178    -1.858 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/Q
                         net (fo=2456, routed)        0.382    -1.475    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/A0
    SLICE_X58Y301        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.533    -2.300    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/WCLK
    SLICE_X58Y301        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_A/CLK
                         clock pessimism              0.286    -2.015    
    SLICE_X58Y301        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499    -1.516    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          1.516    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.178ns (31.765%)  route 0.382ns (68.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.300ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.335    -2.036    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X59Y301        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y301        FDCE (Prop_fdce_C_Q)         0.178    -1.858 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/Q
                         net (fo=2456, routed)        0.382    -1.475    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/A0
    SLICE_X58Y301        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.533    -2.300    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/WCLK
    SLICE_X58Y301        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_B/CLK
                         clock pessimism              0.286    -2.015    
    SLICE_X58Y301        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499    -1.516    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          1.516    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.178ns (31.765%)  route 0.382ns (68.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.300ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.335    -2.036    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X59Y301        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y301        FDCE (Prop_fdce_C_Q)         0.178    -1.858 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/Q
                         net (fo=2456, routed)        0.382    -1.475    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/A0
    SLICE_X58Y301        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.533    -2.300    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/WCLK
    SLICE_X58Y301        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_C/CLK
                         clock pessimism              0.286    -2.015    
    SLICE_X58Y301        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499    -1.516    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          1.516    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.178ns (31.765%)  route 0.382ns (68.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.300ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.335    -2.036    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X59Y301        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y301        FDCE (Prop_fdce_C_Q)         0.178    -1.858 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_7/Q
                         net (fo=2456, routed)        0.382    -1.475    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/A0
    SLICE_X58Y301        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.533    -2.300    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/WCLK
    SLICE_X58Y301        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_D/CLK
                         clock pessimism              0.286    -2.015    
    SLICE_X58Y301        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499    -1.516    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          1.516    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.387%)  route 0.310ns (75.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.530    -0.503    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X80Y174        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y174        FDCE (Prop_fdce_C_Q)         0.100    -0.403 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/Q
                         net (fo=3618, routed)        0.310    -0.093    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/A6
    SLICE_X78Y172        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.725    -0.718    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/WCLK
    SLICE_X78Y172        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_A/CLK
                         clock pessimism              0.403    -0.316    
    SLICE_X78Y172        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.166    -0.150    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.387%)  route 0.310ns (75.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.530    -0.503    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X80Y174        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y174        FDCE (Prop_fdce_C_Q)         0.100    -0.403 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/Q
                         net (fo=3618, routed)        0.310    -0.093    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/A6
    SLICE_X78Y172        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.725    -0.718    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/WCLK
    SLICE_X78Y172        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_B/CLK
                         clock pessimism              0.403    -0.316    
    SLICE_X78Y172        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.166    -0.150    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.387%)  route 0.310ns (75.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.530    -0.503    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X80Y174        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y174        FDCE (Prop_fdce_C_Q)         0.100    -0.403 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/Q
                         net (fo=3618, routed)        0.310    -0.093    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/A6
    SLICE_X78Y172        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.725    -0.718    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/WCLK
    SLICE_X78Y172        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_C/CLK
                         clock pessimism              0.403    -0.316    
    SLICE_X78Y172        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.166    -0.150    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.387%)  route 0.310ns (75.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.530    -0.503    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X80Y174        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y174        FDCE (Prop_fdce_C_Q)         0.100    -0.403 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[8]_replica_9/Q
                         net (fo=3618, routed)        0.310    -0.093    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/A6
    SLICE_X78Y172        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.725    -0.718    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/WCLK
    SLICE_X78Y172        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_D/CLK
                         clock pessimism              0.403    -0.316    
    SLICE_X78Y172        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.166    -0.150    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.178ns (30.826%)  route 0.399ns (69.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.462ns
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.203    -2.168    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X57Y259        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDCE (Prop_fdce_C_Q)         0.178    -1.990 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_6/Q
                         net (fo=1485, routed)        0.399    -1.590    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/A0
    SLICE_X56Y259        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.371    -2.462    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/WCLK
    SLICE_X56Y259        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/RAMS64E_A/CLK
                         clock pessimism              0.316    -2.147    
    SLICE_X56Y259        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499    -1.648    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          1.648    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.178ns (30.826%)  route 0.399ns (69.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.462ns
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.203    -2.168    student_top_inst/Core_cpu/ex_mm_inst/clk_out2
    SLICE_X57Y259        FDCE                                         r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDCE (Prop_fdce_C_Q)         0.178    -1.990 r  student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[2]_replica_6/Q
                         net (fo=1485, routed)        0.399    -1.590    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/A0
    SLICE_X56Y259        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.371    -2.462    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/WCLK
    SLICE_X56Y259        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/RAMS64E_B/CLK
                         clock pessimism              0.316    -2.147    
    SLICE_X56Y259        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.499    -1.648    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          1.648    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X23Y178   student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[11]_replica_17/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X19Y176   student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X21Y183   student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[12]_replica_23/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X21Y180   student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[12]_replica_30/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X37Y176   student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X21Y176   student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[14]_replica_16/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X23Y186   student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[16]_replica_1/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X11Y172   student_top_inst/Core_cpu/ex_mm_inst/mm_alu_result_reg[17]_replica_1/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X38Y189   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X38Y189   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X120Y144  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X38Y189   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         5.000       4.232      SLICE_X38Y189   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        5.230ns  (logic 0.629ns (12.027%)  route 4.601ns (87.973%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 17.780 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.551ns = ( 7.449 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.282     7.449    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y177        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y177        FDCE (Prop_fdce_C_Q)         0.223     7.672 r  student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg[1]/Q
                         net (fo=25, routed)          0.853     8.524    student_top_inst/Core_cpu/mm_wb_inst/wb_funct_reg_n_0_[1]
    SLICE_X15Y178        LUT6 (Prop_lut6_I2_O)        0.043     8.567 r  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][18]_i_3/O
                         net (fo=1, routed)           0.664     9.231    student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][18]_i_3_n_0
    SLICE_X12Y160        LUT5 (Prop_lut5_I0_O)        0.043     9.274 f  student_top_inst/Core_cpu/mm_wb_inst/reg_bank[31][18]_i_2/O
                         net (fo=36, routed)          0.551     9.825    student_top_inst/Core_cpu/mm_wb_inst/wb_MemToReg_reg[0]_24[18]
    SLICE_X11Y159        LUT3 (Prop_lut3_I0_O)        0.054     9.879 f  student_top_inst/Core_cpu/mm_wb_inst/seg_wdata[18]_i_1/O
                         net (fo=6, routed)           1.358    11.236    student_top_inst/Core_cpu/mm_wb_inst/perip_wdata[17]
    SLICE_X19Y179        LUT6 (Prop_lut6_I5_O)        0.137    11.373 r  student_top_inst/Core_cpu/mm_wb_inst/start_i_18/O
                         net (fo=1, routed)           0.236    11.609    student_top_inst/Core_cpu/mm_wb_inst/start_i_18_n_0
    SLICE_X19Y179        LUT5 (Prop_lut5_I4_O)        0.043    11.652 r  student_top_inst/Core_cpu/mm_wb_inst/start_i_13/O
                         net (fo=1, routed)           0.395    12.047    student_top_inst/Core_cpu/mm_wb_inst/start_i_13_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I5_O)        0.043    12.090 f  student_top_inst/Core_cpu/mm_wb_inst/start_i_4/O
                         net (fo=1, routed)           0.545    12.635    student_top_inst/Core_cpu/mm_wb_inst/start_i_4_n_0
    SLICE_X23Y177        LUT6 (Prop_lut6_I3_O)        0.043    12.678 r  student_top_inst/Core_cpu/mm_wb_inst/start_i_1/O
                         net (fo=1, routed)           0.000    12.678    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X23Y177        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.151    17.780    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X23Y177        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.183    
                         clock uncertainty           -0.206    16.976    
    SLICE_X23Y177        FDRE (Setup_fdre_C_D)        0.034    17.010    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.656ns  (logic 0.472ns (10.137%)  route 4.184ns (89.863%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 17.837 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.055     9.953    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y183        LUT3 (Prop_lut3_I1_O)        0.132    10.085 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           1.200    11.284    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X6Y175         LUT6 (Prop_lut6_I5_O)        0.136    11.420 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           0.929    12.350    twin_controller_inst/virtual_seg_OBUF[16]
    SLICE_X6Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.208    17.837    twin_controller_inst/CLK
    SLICE_X6Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][4]/C
                         clock pessimism             -0.598    17.240    
                         clock uncertainty           -0.206    17.033    
    SLICE_X6Y177         FDCE (Setup_fdce_C_D)       -0.002    17.031    twin_controller_inst/status_buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.554ns  (logic 0.471ns (10.342%)  route 4.083ns (89.658%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.213ns = ( 17.787 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.269    10.167    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y185        LUT3 (Prop_lut3_I1_O)        0.131    10.298 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.910    11.207    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X11Y181        LUT6 (Prop_lut6_I0_O)        0.136    11.343 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.904    12.248    twin_controller_inst/virtual_seg_OBUF[12]
    SLICE_X11Y181        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.158    17.787    twin_controller_inst/CLK
    SLICE_X11Y181        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/C
                         clock pessimism             -0.598    17.190    
                         clock uncertainty           -0.206    16.983    
    SLICE_X11Y181        FDCE (Setup_fdce_C_D)       -0.019    16.964    twin_controller_inst/status_buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                         16.964    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.393ns  (logic 0.471ns (10.721%)  route 3.922ns (89.279%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.213ns = ( 17.787 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.269    10.167    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y185        LUT3 (Prop_lut3_I1_O)        0.131    10.298 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.905    11.202    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X11Y181        LUT6 (Prop_lut6_I4_O)        0.136    11.338 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.748    12.087    twin_controller_inst/virtual_seg_OBUF[11]
    SLICE_X11Y181        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.158    17.787    twin_controller_inst/CLK
    SLICE_X11Y181        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/C
                         clock pessimism             -0.598    17.190    
                         clock uncertainty           -0.206    16.983    
    SLICE_X11Y181        FDCE (Setup_fdce_C_D)       -0.019    16.964    twin_controller_inst/status_buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         16.964    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.337ns  (logic 0.469ns (10.814%)  route 3.868ns (89.186%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 17.836 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          1.956     9.853    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y182        LUT3 (Prop_lut3_I1_O)        0.129     9.982 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           0.933    10.915    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I5_O)        0.136    11.051 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_1/O
                         net (fo=2, routed)           0.979    12.031    twin_controller_inst/virtual_seg_OBUF[29]
    SLICE_X7Y176         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.207    17.836    twin_controller_inst/CLK
    SLICE_X7Y176         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][4]/C
                         clock pessimism             -0.598    17.239    
                         clock uncertainty           -0.206    17.032    
    SLICE_X7Y176         FDCE (Setup_fdce_C_D)       -0.031    17.001    twin_controller_inst/status_buffer_reg[4][4]
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.318ns  (logic 0.370ns (8.568%)  route 3.948ns (91.432%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 17.837 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          1.956     9.853    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y182        LUT3 (Prop_lut3_I1_O)        0.123     9.976 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2/O
                         net (fo=7, routed)           0.921    10.897    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.043    10.940 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[30]_inst_i_1/O
                         net (fo=2, routed)           1.072    12.012    twin_controller_inst/virtual_seg_OBUF[23]
    SLICE_X6Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.208    17.837    twin_controller_inst/CLK
    SLICE_X6Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][6]/C
                         clock pessimism             -0.598    17.240    
                         clock uncertainty           -0.206    17.033    
    SLICE_X6Y177         FDCE (Setup_fdce_C_D)        0.000    17.033    twin_controller_inst/status_buffer_reg[3][6]
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.306ns  (logic 0.370ns (8.594%)  route 3.936ns (91.406%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 17.835 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.067     9.965    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y182        LUT3 (Prop_lut3_I1_O)        0.123    10.088 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.984    11.072    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y181         LUT6 (Prop_lut6_I0_O)        0.043    11.115 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.885    11.999    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X4Y174         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.206    17.835    twin_controller_inst/CLK
    SLICE_X4Y174         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/C
                         clock pessimism             -0.598    17.238    
                         clock uncertainty           -0.206    17.031    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)       -0.010    17.021    twin_controller_inst/status_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         17.021    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.298ns  (logic 0.472ns (10.981%)  route 3.826ns (89.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 17.837 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.052     9.949    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y181        LUT3 (Prop_lut3_I1_O)        0.132    10.081 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4/O
                         net (fo=7, routed)           1.009    11.090    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4_n_0
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.136    11.226 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[22]_inst_i_1/O
                         net (fo=2, routed)           0.766    11.992    twin_controller_inst/virtual_seg_OBUF[18]
    SLICE_X6Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.208    17.837    twin_controller_inst/CLK
    SLICE_X6Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][6]/C
                         clock pessimism             -0.598    17.240    
                         clock uncertainty           -0.206    17.033    
    SLICE_X6Y177         FDCE (Setup_fdce_C_D)       -0.010    17.023    twin_controller_inst/status_buffer_reg[2][6]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.112ns  (logic 0.370ns (8.999%)  route 3.742ns (91.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 17.790 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.052     9.949    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y181        LUT3 (Prop_lut3_I1_O)        0.123    10.072 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.900    10.972    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X13Y185        LUT6 (Prop_lut6_I4_O)        0.043    11.015 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.790    11.805    twin_controller_inst/virtual_seg_OBUF[14]
    SLICE_X13Y185        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.161    17.790    twin_controller_inst/CLK
    SLICE_X13Y185        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/C
                         clock pessimism             -0.598    17.193    
                         clock uncertainty           -0.206    16.986    
    SLICE_X13Y185        FDCE (Setup_fdce_C_D)       -0.019    16.967    twin_controller_inst/status_buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.046ns  (logic 0.370ns (9.145%)  route 3.676ns (90.855%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.213ns = ( 17.787 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( 7.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527     7.694    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204     7.898 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.269    10.167    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y185        LUT3 (Prop_lut3_I1_O)        0.123    10.290 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           0.851    11.141    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X11Y182        LUT6 (Prop_lut6_I0_O)        0.043    11.184 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.555    11.740    twin_controller_inst/virtual_seg_OBUF[9]
    SLICE_X11Y181        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.158    17.787    twin_controller_inst/CLK
    SLICE_X11Y181        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/C
                         clock pessimism             -0.598    17.190    
                         clock uncertainty           -0.206    16.983    
    SLICE_X11Y181        FDCE (Setup_fdce_C_D)       -0.031    16.952    twin_controller_inst/status_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  5.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.128ns (20.373%)  route 0.500ns (79.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.611    -0.422    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y172         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.100    -0.322 f  student_top_inst/bridge_inst/seg_wdata_reg[16]/Q
                         net (fo=8, routed)           0.500     0.179    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[4][4][16]
    SLICE_X6Y173         LUT6 (Prop_lut6_I0_O)        0.028     0.207 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[24]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.207    twin_controller_inst/virtual_seg_OBUF[20]
    SLICE_X6Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.808    -0.635    twin_controller_inst/CLK
    SLICE_X6Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][0]/C
                         clock pessimism              0.484    -0.152    
                         clock uncertainty            0.206     0.055    
    SLICE_X6Y173         FDCE (Hold_fdce_C_D)         0.087     0.142    twin_controller_inst/status_buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.910%)  route 0.515ns (80.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.580    -0.453    student_top_inst/bridge_inst/clk_out2
    SLICE_X13Y172        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y172        FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  student_top_inst/bridge_inst/seg_wdata_reg[20]/Q
                         net (fo=8, routed)           0.515     0.162    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[4][4][20]
    SLICE_X7Y173         LUT6 (Prop_lut6_I2_O)        0.028     0.190 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.190    twin_controller_inst/virtual_seg_OBUF[19]
    SLICE_X7Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.808    -0.635    twin_controller_inst/CLK
    SLICE_X7Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][7]/C
                         clock pessimism              0.484    -0.152    
                         clock uncertainty            0.206     0.055    
    SLICE_X7Y173         FDCE (Hold_fdce_C_D)         0.060     0.115    twin_controller_inst/status_buffer_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.100ns (16.580%)  route 0.503ns (83.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.579    -0.454    student_top_inst/bridge_inst/clk_out2
    SLICE_X17Y177        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.100    -0.354 r  student_top_inst/bridge_inst/LED_reg[5]/Q
                         net (fo=1, routed)           0.503     0.150    twin_controller_inst/status_buffer_reg[17][7]_0[5]
    SLICE_X13Y176        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.776    -0.667    twin_controller_inst/CLK
    SLICE_X13Y176        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][5]/C
                         clock pessimism              0.484    -0.184    
                         clock uncertainty            0.206     0.023    
    SLICE_X13Y176        FDCE (Hold_fdce_C_D)         0.033     0.056    twin_controller_inst/status_buffer_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.118ns (18.530%)  route 0.519ns (81.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.612    -0.421    student_top_inst/bridge_inst/clk_out2
    SLICE_X6Y171         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_fdre_C_Q)         0.118    -0.303 r  student_top_inst/bridge_inst/LED_reg[24]/Q
                         net (fo=1, routed)           0.519     0.216    twin_controller_inst/status_buffer_reg[17][7]_0[24]
    SLICE_X6Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.810    -0.633    twin_controller_inst/CLK
    SLICE_X6Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][0]/C
                         clock pessimism              0.484    -0.150    
                         clock uncertainty            0.206     0.057    
    SLICE_X6Y172         FDCE (Hold_fdce_C_D)         0.059     0.116    twin_controller_inst/status_buffer_reg[17][0]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.186%)  route 0.518ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.583    -0.450    student_top_inst/bridge_inst/clk_out2
    SLICE_X13Y180        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y180        FDRE (Prop_fdre_C_Q)         0.100    -0.350 r  student_top_inst/bridge_inst/LED_reg[3]/Q
                         net (fo=1, routed)           0.518     0.168    twin_controller_inst/status_buffer_reg[17][7]_0[3]
    SLICE_X13Y179        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.780    -0.663    twin_controller_inst/CLK
    SLICE_X13Y179        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][3]/C
                         clock pessimism              0.484    -0.180    
                         clock uncertainty            0.206     0.027    
    SLICE_X13Y179        FDCE (Hold_fdce_C_D)         0.032     0.059    twin_controller_inst/status_buffer_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.128ns (19.595%)  route 0.525ns (80.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.611    -0.422    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y172         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.100    -0.322 f  student_top_inst/bridge_inst/seg_wdata_reg[16]/Q
                         net (fo=8, routed)           0.525     0.204    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[4][4][16]
    SLICE_X7Y173         LUT6 (Prop_lut6_I1_O)        0.028     0.232 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.232    twin_controller_inst/virtual_seg_OBUF[21]
    SLICE_X7Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.808    -0.635    twin_controller_inst/CLK
    SLICE_X7Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][1]/C
                         clock pessimism              0.484    -0.152    
                         clock uncertainty            0.206     0.055    
    SLICE_X7Y173         FDCE (Hold_fdce_C_D)         0.061     0.116    twin_controller_inst/status_buffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.470%)  route 0.529ns (80.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.611    -0.422    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y172         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.100    -0.322 r  student_top_inst/bridge_inst/seg_wdata_reg[29]/Q
                         net (fo=5, routed)           0.529     0.208    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[4][4][29]
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.028     0.236 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[33]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.236    twin_controller_inst/virtual_seg_OBUF[26]
    SLICE_X5Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.810    -0.633    twin_controller_inst/CLK
    SLICE_X5Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/C
                         clock pessimism              0.484    -0.150    
                         clock uncertainty            0.206     0.057    
    SLICE_X5Y172         FDCE (Hold_fdce_C_D)         0.061     0.118    twin_controller_inst/status_buffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.440%)  route 0.530ns (80.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.611    -0.422    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y172         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.100    -0.322 r  student_top_inst/bridge_inst/seg_wdata_reg[29]/Q
                         net (fo=5, routed)           0.530     0.209    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[4][4][29]
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.028     0.237 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.237    twin_controller_inst/virtual_seg_OBUF[24]
    SLICE_X5Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.810    -0.633    twin_controller_inst/CLK
    SLICE_X5Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][7]/C
                         clock pessimism              0.484    -0.150    
                         clock uncertainty            0.206     0.057    
    SLICE_X5Y172         FDCE (Hold_fdce_C_D)         0.061     0.118    twin_controller_inst/status_buffer_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.641%)  route 0.539ns (84.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.582    -0.451    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y170        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  student_top_inst/bridge_inst/LED_reg[26]/Q
                         net (fo=1, routed)           0.539     0.189    twin_controller_inst/status_buffer_reg[17][7]_0[26]
    SLICE_X11Y171        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.780    -0.663    twin_controller_inst/CLK
    SLICE_X11Y171        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/C
                         clock pessimism              0.484    -0.180    
                         clock uncertainty            0.206     0.027    
    SLICE_X11Y171        FDCE (Hold_fdce_C_D)         0.041     0.068    twin_controller_inst/status_buffer_reg[17][2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.156ns (23.696%)  route 0.502ns (76.304%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.587    -0.446    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y184        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.100    -0.346 r  student_top_inst/bridge_inst/seg_wdata_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.135    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[4][4][7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I2_O)        0.028    -0.107 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.292     0.185    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y180         LUT6 (Prop_lut6_I0_O)        0.028     0.213 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.213    twin_controller_inst/virtual_seg_OBUF[6]
    SLICE_X9Y180         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.782    -0.661    twin_controller_inst/CLK
    SLICE_X9Y180         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/C
                         clock pessimism              0.484    -0.178    
                         clock uncertainty            0.206     0.029    
    SLICE_X9Y180         FDCE (Hold_fdce_C_D)         0.061     0.090    twin_controller_inst/status_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.451ns (17.786%)  route 2.085ns (82.214%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 7.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.284    -2.549    twin_controller_inst/CLK
    SLICE_X9Y177         FDCE                                         r  twin_controller_inst/key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDCE (Prop_fdce_C_Q)         0.223    -2.326 r  twin_controller_inst/key_reg[6]/Q
                         net (fo=3, routed)           0.852    -1.474    twin_controller_inst/virtual_key[6]
    SLICE_X15Y184        LUT6 (Prop_lut6_I3_O)        0.043    -1.431 f  twin_controller_inst/wb_rdata[6]_i_5/O
                         net (fo=1, routed)           0.615    -0.816    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata_reg[6]
    SLICE_X15Y184        LUT5 (Prop_lut5_I4_O)        0.049    -0.767 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[6]_i_3/O
                         net (fo=1, routed)           0.617    -0.150    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[6]_i_3_n_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I4_O)        0.136    -0.014 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[6]
    SLICE_X37Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.142     7.771    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X37Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[6]/C
                         clock pessimism             -0.598     7.174    
                         clock uncertainty           -0.206     6.967    
    SLICE_X37Y176        FDCE (Setup_fdce_C_D)        0.034     7.001    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.352ns (14.838%)  route 2.020ns (85.162%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 7.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.338    -2.495    twin_controller_inst/CLK
    SLICE_X3Y173         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDCE (Prop_fdce_C_Q)         0.223    -2.272 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.933    -1.340    student_top_inst/Core_cpu/ex_mm_inst/virtual_sw[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I1_O)        0.043    -1.297 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[0]_i_5/O
                         net (fo=1, routed)           0.360    -0.936    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[0]_i_5_n_0
    SLICE_X7Y173         LUT5 (Prop_lut5_I0_O)        0.043    -0.893 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[0]_i_3/O
                         net (fo=1, routed)           0.727    -0.166    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[0]_i_3_n_0
    SLICE_X21Y173        LUT6 (Prop_lut6_I4_O)        0.043    -0.123 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[0]
    SLICE_X21Y173        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.151     7.780    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y173        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[0]/C
                         clock pessimism             -0.598     7.183    
                         clock uncertainty           -0.206     6.976    
    SLICE_X21Y173        FDCE (Setup_fdce_C_D)        0.034     7.010    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.309ns (13.225%)  route 2.027ns (86.775%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 7.789 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.295    -2.538    twin_controller_inst/CLK
    SLICE_X13Y186        FDCE                                         r  twin_controller_inst/sw_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y186        FDCE (Prop_fdce_C_Q)         0.223    -2.315 r  twin_controller_inst/sw_reg[14]/Q
                         net (fo=3, routed)           0.897    -1.419    student_top_inst/Core_cpu/ex_mm_inst/virtual_sw[9]
    SLICE_X17Y185        LUT6 (Prop_lut6_I3_O)        0.043    -1.376 f  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[14]_i_3/O
                         net (fo=1, routed)           1.131    -0.245    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[14]_i_3_n_0
    SLICE_X23Y186        LUT5 (Prop_lut5_I4_O)        0.043    -0.202 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[14]
    SLICE_X23Y186        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.160     7.789    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X23Y186        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[14]/C
                         clock pessimism             -0.598     7.192    
                         clock uncertainty           -0.206     6.985    
    SLICE_X23Y186        FDCE (Setup_fdce_C_D)        0.034     7.019    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.352ns (15.460%)  route 1.925ns (84.540%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 7.784 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.542ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.291    -2.542    twin_controller_inst/CLK
    SLICE_X13Y183        FDCE                                         r  twin_controller_inst/sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y183        FDCE (Prop_fdce_C_Q)         0.223    -2.319 r  twin_controller_inst/sw_reg[7]/Q
                         net (fo=3, routed)           0.935    -1.385    twin_controller_inst/virtual_sw[7]
    SLICE_X13Y183        LUT6 (Prop_lut6_I2_O)        0.043    -1.342 f  twin_controller_inst/wb_rdata[7]_i_7/O
                         net (fo=1, routed)           0.532    -0.810    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata_reg[7]
    SLICE_X19Y184        LUT6 (Prop_lut6_I4_O)        0.043    -0.767 f  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[7]_i_3/O
                         net (fo=1, routed)           0.458    -0.308    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[7]_i_3_n_0
    SLICE_X23Y180        LUT5 (Prop_lut5_I2_O)        0.043    -0.265 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[7]
    SLICE_X23Y180        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.155     7.784    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X23Y180        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[7]/C
                         clock pessimism             -0.598     7.187    
                         clock uncertainty           -0.206     6.980    
    SLICE_X23Y180        FDCE (Setup_fdce_C_D)        0.034     7.014    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          7.014    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.309ns (14.978%)  route 1.754ns (85.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 7.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    twin_controller_inst/CLK
    SLICE_X4Y180         FDCE                                         r  twin_controller_inst/sw_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDCE (Prop_fdce_C_Q)         0.223    -2.267 r  twin_controller_inst/sw_reg[40]/Q
                         net (fo=3, routed)           0.824    -1.443    student_top_inst/Core_cpu/ex_mm_inst/virtual_sw[30]
    SLICE_X4Y180         LUT6 (Prop_lut6_I3_O)        0.043    -1.400 f  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[8]_i_3/O
                         net (fo=1, routed)           0.930    -0.470    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[8]_i_3_n_0
    SLICE_X23Y178        LUT5 (Prop_lut5_I4_O)        0.043    -0.427 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.427    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[8]
    SLICE_X23Y178        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.152     7.781    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X23Y178        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[8]/C
                         clock pessimism             -0.598     7.184    
                         clock uncertainty           -0.206     6.977    
    SLICE_X23Y178        FDCE (Setup_fdce_C_D)        0.033     7.010    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.309ns (14.561%)  route 1.813ns (85.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.213ns = ( 7.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.285    -2.548    twin_controller_inst/CLK
    SLICE_X15Y178        FDCE                                         r  twin_controller_inst/sw_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  twin_controller_inst/sw_reg[26]/Q
                         net (fo=3, routed)           1.108    -1.217    student_top_inst/Core_cpu/ex_mm_inst/virtual_sw[21]
    SLICE_X17Y182        LUT6 (Prop_lut6_I1_O)        0.043    -1.174 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[26]_i_3/O
                         net (fo=1, routed)           0.705    -0.469    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[26]_i_3_n_0
    SLICE_X21Y183        LUT6 (Prop_lut6_I4_O)        0.043    -0.426 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[26]
    SLICE_X21Y183        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.158     7.787    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y183        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[26]/C
                         clock pessimism             -0.598     7.190    
                         clock uncertainty           -0.206     6.983    
    SLICE_X21Y183        FDCE (Setup_fdce_C_D)        0.033     7.016    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.309ns (15.197%)  route 1.724ns (84.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.213ns = ( 7.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.295    -2.538    twin_controller_inst/CLK
    SLICE_X13Y186        FDCE                                         r  twin_controller_inst/sw_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y186        FDCE (Prop_fdce_C_Q)         0.223    -2.315 r  twin_controller_inst/sw_reg[18]/Q
                         net (fo=3, routed)           1.186    -1.129    student_top_inst/Core_cpu/ex_mm_inst/virtual_sw[13]
    SLICE_X17Y183        LUT6 (Prop_lut6_I4_O)        0.043    -1.086 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[18]_i_3/O
                         net (fo=1, routed)           0.538    -0.548    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[18]_i_3_n_0
    SLICE_X21Y183        LUT6 (Prop_lut6_I4_O)        0.043    -0.505 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[18]
    SLICE_X21Y183        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.158     7.787    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y183        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[18]/C
                         clock pessimism             -0.598     7.190    
                         clock uncertainty           -0.206     6.983    
    SLICE_X21Y183        FDCE (Setup_fdce_C_D)        0.034     7.017    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.352ns (17.574%)  route 1.651ns (82.426%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 7.784 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.284    -2.549    twin_controller_inst/CLK
    SLICE_X9Y177         FDCE                                         r  twin_controller_inst/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDCE (Prop_fdce_C_Q)         0.223    -2.326 r  twin_controller_inst/key_reg[3]/Q
                         net (fo=3, routed)           0.740    -1.587    twin_controller_inst/virtual_key[3]
    SLICE_X13Y180        LUT6 (Prop_lut6_I3_O)        0.043    -1.544 f  twin_controller_inst/wb_rdata[3]_i_5/O
                         net (fo=1, routed)           0.433    -1.110    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata_reg[3]
    SLICE_X15Y180        LUT5 (Prop_lut5_I4_O)        0.043    -1.067 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[3]_i_3/O
                         net (fo=1, routed)           0.478    -0.589    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[3]_i_3_n_0
    SLICE_X21Y179        LUT6 (Prop_lut6_I4_O)        0.043    -0.546 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.546    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[3]
    SLICE_X21Y179        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.155     7.784    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y179        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[3]/C
                         clock pessimism             -0.598     7.187    
                         clock uncertainty           -0.206     6.980    
    SLICE_X21Y179        FDCE (Setup_fdce_C_D)        0.033     7.013    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.352ns (18.066%)  route 1.596ns (81.934%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 7.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.282    -2.551    twin_controller_inst/CLK
    SLICE_X9Y173         FDCE                                         r  twin_controller_inst/sw_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDCE (Prop_fdce_C_Q)         0.223    -2.328 r  twin_controller_inst/sw_reg[33]/Q
                         net (fo=3, routed)           0.483    -1.846    twin_controller_inst/virtual_sw[33]
    SLICE_X9Y175         LUT6 (Prop_lut6_I2_O)        0.043    -1.803 f  twin_controller_inst/wb_rdata[1]_i_5/O
                         net (fo=1, routed)           0.674    -1.128    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata_reg[1]
    SLICE_X11Y181        LUT5 (Prop_lut5_I4_O)        0.043    -1.085 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[1]_i_3/O
                         net (fo=1, routed)           0.439    -0.646    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[1]_i_3_n_0
    SLICE_X21Y177        LUT6 (Prop_lut6_I4_O)        0.043    -0.603 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.603    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[1]
    SLICE_X21Y177        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.152     7.781    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y177        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[1]/C
                         clock pessimism             -0.598     7.184    
                         clock uncertainty           -0.206     6.977    
    SLICE_X21Y177        FDCE (Setup_fdce_C_D)        0.034     7.011    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          7.011    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.309ns (16.030%)  route 1.619ns (83.970%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.214ns = ( 7.786 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.292    -2.541    twin_controller_inst/CLK
    SLICE_X13Y184        FDCE                                         r  twin_controller_inst/sw_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y184        FDCE (Prop_fdce_C_Q)         0.223    -2.318 r  twin_controller_inst/sw_reg[63]/Q
                         net (fo=3, routed)           1.086    -1.232    student_top_inst/Core_cpu/ex_mm_inst/virtual_sw[53]
    SLICE_X17Y182        LUT6 (Prop_lut6_I2_O)        0.043    -1.189 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[31]_i_4/O
                         net (fo=1, routed)           0.532    -0.657    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[31]_i_4_n_0
    SLICE_X19Y181        LUT6 (Prop_lut6_I3_O)        0.043    -0.614 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.614    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[31]
    SLICE_X19Y181        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.157     7.786    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X19Y181        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]/C
                         clock pessimism             -0.598     7.189    
                         clock uncertainty           -0.206     6.982    
    SLICE_X19Y181        FDCE (Setup_fdce_C_D)        0.033     7.015    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          7.015    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  7.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.128ns (20.830%)  route 0.487ns (79.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.568    -0.465    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y173        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y173        FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/Q
                         net (fo=2, routed)           0.487     0.122    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[10]
    SLICE_X19Y182        LUT6 (Prop_lut6_I4_O)        0.028     0.150 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.150    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[10]
    SLICE_X19Y182        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.783    -0.660    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X19Y182        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[10]/C
                         clock pessimism              0.484    -0.177    
                         clock uncertainty            0.206     0.030    
    SLICE_X19Y182        FDCE (Hold_fdce_C_D)         0.060     0.090    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.128ns (20.663%)  route 0.491ns (79.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.568    -0.465    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y176        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y176        FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/Q
                         net (fo=2, routed)           0.491     0.127    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[17]
    SLICE_X15Y176        LUT6 (Prop_lut6_I2_O)        0.028     0.155 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.155    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[20]
    SLICE_X15Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.776    -0.667    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X15Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[20]/C
                         clock pessimism              0.484    -0.184    
                         clock uncertainty            0.206     0.023    
    SLICE_X15Y176        FDCE (Hold_fdce_C_D)         0.060     0.083    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.128ns (20.401%)  route 0.499ns (79.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.569    -0.464    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y177        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[24]/Q
                         net (fo=2, routed)           0.499     0.136    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[19]
    SLICE_X17Y176        LUT6 (Prop_lut6_I2_O)        0.028     0.164 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.164    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[24]
    SLICE_X17Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.776    -0.667    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X17Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[24]/C
                         clock pessimism              0.484    -0.184    
                         clock uncertainty            0.206     0.023    
    SLICE_X17Y176        FDCE (Hold_fdce_C_D)         0.060     0.083    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.156ns (24.068%)  route 0.492ns (75.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.578    -0.455    twin_controller_inst/CLK
    SLICE_X9Y175         FDCE                                         r  twin_controller_inst/sw_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDCE (Prop_fdce_C_Q)         0.100    -0.355 r  twin_controller_inst/sw_reg[49]/Q
                         net (fo=3, routed)           0.257    -0.098    student_top_inst/Core_cpu/ex_mm_inst/virtual_sw[39]
    SLICE_X11Y182        LUT6 (Prop_lut6_I3_O)        0.028    -0.070 f  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[17]_i_2/O
                         net (fo=1, routed)           0.235     0.166    student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[17]_i_2_n_0
    SLICE_X19Y182        LUT6 (Prop_lut6_I5_O)        0.028     0.194 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.194    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[17]
    SLICE_X19Y182        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.783    -0.660    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X19Y182        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[17]/C
                         clock pessimism              0.484    -0.177    
                         clock uncertainty            0.206     0.030    
    SLICE_X19Y182        FDCE (Hold_fdce_C_D)         0.060     0.090    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.458%)  route 0.530ns (80.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.567    -0.466    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y174        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/Q
                         net (fo=2, routed)           0.530     0.164    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[15]
    SLICE_X21Y181        LUT6 (Prop_lut6_I4_O)        0.028     0.192 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.192    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[15]
    SLICE_X21Y181        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.781    -0.662    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y181        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[15]/C
                         clock pessimism              0.484    -0.179    
                         clock uncertainty            0.206     0.028    
    SLICE_X21Y181        FDCE (Hold_fdce_C_D)         0.060     0.088    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.497%)  route 0.529ns (80.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.569    -0.464    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y172        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/Q
                         net (fo=2, routed)           0.529     0.165    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[5]
    SLICE_X23Y176        LUT6 (Prop_lut6_I1_O)        0.028     0.193 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.193    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[5]
    SLICE_X23Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.774    -0.669    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X23Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[5]/C
                         clock pessimism              0.484    -0.186    
                         clock uncertainty            0.206     0.021    
    SLICE_X23Y176        FDCE (Hold_fdce_C_D)         0.060     0.081    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.272%)  route 0.536ns (80.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.570    -0.463    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y178        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y178        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/Q
                         net (fo=2, routed)           0.536     0.174    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[20]
    SLICE_X21Y179        LUT6 (Prop_lut6_I2_O)        0.028     0.202 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     0.202    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[29]
    SLICE_X21Y179        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.779    -0.664    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y179        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[29]/C
                         clock pessimism              0.484    -0.181    
                         clock uncertainty            0.206     0.026    
    SLICE_X21Y179        FDCE (Hold_fdce_C_D)         0.060     0.086    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.128ns (19.242%)  route 0.537ns (80.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.568    -0.465    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y173        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y173        FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/Q
                         net (fo=2, routed)           0.537     0.173    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[9]
    SLICE_X19Y176        LUT6 (Prop_lut6_I4_O)        0.028     0.201 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.201    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[9]
    SLICE_X19Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.776    -0.667    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X19Y176        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[9]/C
                         clock pessimism              0.484    -0.184    
                         clock uncertainty            0.206     0.023    
    SLICE_X19Y176        FDCE (Hold_fdce_C_D)         0.060     0.083    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.863%)  route 0.551ns (81.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.568    -0.465    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y176        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y176        FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[22]/Q
                         net (fo=2, routed)           0.551     0.186    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[18]
    SLICE_X21Y186        LUT6 (Prop_lut6_I2_O)        0.028     0.214 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.214    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[22]
    SLICE_X21Y186        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.785    -0.658    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y186        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[22]/C
                         clock pessimism              0.484    -0.175    
                         clock uncertainty            0.206     0.032    
    SLICE_X21Y186        FDCE (Hold_fdce_C_D)         0.060     0.092    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.114%)  route 0.542ns (80.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.570    -0.463    student_top_inst/bridge_inst/counter_inst/CLK
    SLICE_X36Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/Q
                         net (fo=2, routed)           0.542     0.179    student_top_inst/Core_cpu/ex_mm_inst/cnt_rdata[0]
    SLICE_X21Y173        LUT6 (Prop_lut6_I1_O)        0.028     0.207 r  student_top_inst/Core_cpu/ex_mm_inst/wb_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.207    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[31]_0[0]
    SLICE_X21Y173        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       0.775    -0.668    student_top_inst/Core_cpu/mm_wb_inst/clk_out2
    SLICE_X21Y173        FDCE                                         r  student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[0]/C
                         clock pessimism              0.484    -0.185    
                         clock uncertainty            0.206     0.022    
    SLICE_X21Y173        FDCE (Hold_fdce_C_D)         0.060     0.082    student_top_inst/Core_cpu/mm_wb_inst/wb_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.125    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 3.539ns (58.851%)  route 2.474ns (41.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.340    -2.493    uart_inst/clk_out1
    SLICE_X0Y172         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDPE (Prop_fdpe_C_Q)         0.223    -2.270 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.474     0.204    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     3.520 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.520    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.524ns (59.446%)  route 1.039ns (40.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.613    -0.420    uart_inst/clk_out1
    SLICE_X0Y172         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDPE (Prop_fdpe_C_Q)         0.100    -0.320 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.039     0.720    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.424     2.143 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.143    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.279ns  (logic 2.861ns (25.363%)  route 8.418ns (74.637%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.269     0.167    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y185        LUT3 (Prop_lut3_I1_O)        0.131     0.298 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.712     1.010    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X11Y181        LUT6 (Prop_lut6_I5_O)        0.136     1.146 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           5.437     6.583    virtual_seg_OBUF[16]
    F13                  OBUF (Prop_obuf_I_O)         2.390     8.973 r  virtual_seg_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.973    virtual_seg[16]
    F13                                                               r  virtual_seg[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.868ns  (logic 2.877ns (26.476%)  route 7.990ns (73.524%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.269     0.167    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y185        LUT3 (Prop_lut3_I1_O)        0.131     0.298 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.340     0.638    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X13Y185        LUT6 (Prop_lut6_I5_O)        0.136     0.774 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           5.381     6.155    virtual_seg_OBUF[14]
    J11                  OBUF (Prop_obuf_I_O)         2.406     8.561 r  virtual_seg_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.561    virtual_seg[14]
    J11                                                               r  virtual_seg[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.638ns  (logic 2.743ns (25.784%)  route 7.895ns (74.216%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.067    -0.035    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y182        LUT3 (Prop_lut3_I1_O)        0.123     0.088 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.984     1.072    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y181         LUT6 (Prop_lut6_I0_O)        0.043     1.115 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.844     5.959    virtual_seg_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         2.373     8.332 r  virtual_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.332    virtual_seg[1]
    L15                                                               r  virtual_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.594ns  (logic 2.856ns (26.962%)  route 7.738ns (73.038%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.055    -0.047    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y183        LUT3 (Prop_lut3_I1_O)        0.132     0.085 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           1.231     1.316    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X7Y173         LUT6 (Prop_lut6_I1_O)        0.136     1.452 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           4.451     5.903    virtual_seg_OBUF[23]
    AC26                 OBUF (Prop_obuf_I_O)         2.384     8.288 r  virtual_seg_OBUF[23]_inst/O
                         net (fo=0)                   0.000     8.288    virtual_seg[23]
    AC26                                                              r  virtual_seg[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.258ns  (logic 2.864ns (27.914%)  route 7.395ns (72.086%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.055    -0.047    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y183        LUT3 (Prop_lut3_I1_O)        0.132     0.085 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           1.210     1.294    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X6Y175         LUT6 (Prop_lut6_I5_O)        0.136     1.430 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           4.130     5.561    virtual_seg_OBUF[21]
    AG27                 OBUF (Prop_obuf_I_O)         2.392     7.952 r  virtual_seg_OBUF[21]_inst/O
                         net (fo=0)                   0.000     7.952    virtual_seg[21]
    AG27                                                              r  virtual_seg[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 2.850ns (27.821%)  route 7.394ns (72.179%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.067    -0.035    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y182        LUT3 (Prop_lut3_I1_O)        0.131     0.096 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.544     0.639    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y180         LUT6 (Prop_lut6_I3_O)        0.136     0.775 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.784     5.559    virtual_seg_OBUF[5]
    K15                  OBUF (Prop_obuf_I_O)         2.379     7.938 r  virtual_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.938    virtual_seg[5]
    K15                                                               r  virtual_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.859ns (28.219%)  route 7.273ns (71.781%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.052    -0.051    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y181        LUT3 (Prop_lut3_I1_O)        0.132     0.081 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4/O
                         net (fo=7, routed)           1.009     1.090    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4_n_0
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.136     1.226 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[22]_inst_i_1/O
                         net (fo=2, routed)           4.213     5.439    virtual_seg_OBUF[22]
    AF27                 OBUF (Prop_obuf_I_O)         2.387     7.826 r  virtual_seg_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.826    virtual_seg[22]
    AF27                                                              r  virtual_seg[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 2.785ns (27.626%)  route 7.297ns (72.374%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          1.956    -0.147    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y182        LUT3 (Prop_lut3_I1_O)        0.123    -0.024 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2/O
                         net (fo=7, routed)           0.921     0.897    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2_n_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I5_O)        0.043     0.940 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[34]_inst_i_1/O
                         net (fo=2, routed)           4.420     5.361    virtual_seg_OBUF[34]
    AG30                 OBUF (Prop_obuf_I_O)         2.415     7.776 r  virtual_seg_OBUF[34]_inst/O
                         net (fo=0)                   0.000     7.776    virtual_seg[34]
    AG30                                                              r  virtual_seg[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.048ns  (logic 2.862ns (28.480%)  route 7.186ns (71.520%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.055    -0.047    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y183        LUT3 (Prop_lut3_I1_O)        0.132     0.085 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           1.200     1.284    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X6Y175         LUT6 (Prop_lut6_I5_O)        0.136     1.420 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           3.932     5.352    virtual_seg_OBUF[20]
    AG28                 OBUF (Prop_obuf_I_O)         2.390     7.742 r  virtual_seg_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.742    virtual_seg[20]
    AG28                                                              r  virtual_seg[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 2.773ns (28.369%)  route 7.001ns (71.631%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.527    -2.306    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y142         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.204    -2.102 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=49, routed)          2.055    -0.047    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y183        LUT3 (Prop_lut3_I1_O)        0.123     0.076 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_2/O
                         net (fo=7, routed)           1.050     1.126    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_2_n_0
    SLICE_X7Y173         LUT6 (Prop_lut6_I0_O)        0.043     1.169 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           3.896     5.065    virtual_seg_OBUF[25]
    AH27                 OBUF (Prop_obuf_I_O)         2.403     7.468 r  virtual_seg_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.468    virtual_seg[25]
    AH27                                                              r  virtual_seg[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 2.392ns (70.180%)  route 1.016ns (29.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.193    -2.178    student_top_inst/bridge_inst/clk_out2
    SLICE_X3Y227         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y227         FDRE (Prop_fdre_C_Q)         0.178    -2.000 r  student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.016    -0.983    lopt_3
    D26                  OBUF (Prop_obuf_I_O)         2.214     1.231 r  virtual_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.231    virtual_led[12]
    D26                                                               r  virtual_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.424ns  (logic 2.391ns (69.825%)  route 1.033ns (30.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.192    -2.179    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y227         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y227         FDRE (Prop_fdre_C_Q)         0.178    -2.001 r  student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.033    -0.967    lopt_26
    C26                  OBUF (Prop_obuf_I_O)         2.213     1.245 r  virtual_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.245    virtual_led[4]
    C26                                                               r  virtual_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 2.393ns (70.055%)  route 1.023ns (29.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.201    -2.170    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y213         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y213         FDRE (Prop_fdre_C_Q)         0.178    -1.992 r  student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/Q
                         net (fo=1, routed)           1.023    -0.969    lopt_15
    E30                  OBUF (Prop_obuf_I_O)         2.215     1.247 r  virtual_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.247    virtual_led[23]
    E30                                                               r  virtual_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.433ns  (logic 2.424ns (70.597%)  route 1.009ns (29.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.191    -2.180    student_top_inst/bridge_inst/clk_out2
    SLICE_X2Y225         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y225         FDRE (Prop_fdre_C_Q)         0.206    -1.974 r  student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           1.009    -0.964    lopt_20
    B25                  OBUF (Prop_obuf_I_O)         2.217     1.253 r  virtual_led_OBUF[28]_inst/O
                         net (fo=0)                   0.000     1.253    virtual_led[28]
    B25                                                               r  virtual_led[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 2.421ns (70.434%)  route 1.016ns (29.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.191    -2.180    student_top_inst/bridge_inst/clk_out2
    SLICE_X2Y225         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y225         FDRE (Prop_fdre_C_Q)         0.206    -1.974 r  student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.016    -0.957    lopt_2
    C25                  OBUF (Prop_obuf_I_O)         2.215     1.258 r  virtual_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.258    virtual_led[11]
    C25                                                               r  virtual_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.455ns  (logic 2.392ns (69.252%)  route 1.062ns (30.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.193    -2.178    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y221         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDRE (Prop_fdre_C_Q)         0.178    -2.000 r  student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           1.062    -0.937    lopt_13
    D28                  OBUF (Prop_obuf_I_O)         2.214     1.277 r  virtual_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.277    virtual_led[21]
    D28                                                               r  virtual_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.481ns  (logic 2.389ns (68.623%)  route 1.092ns (31.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.205    -2.166    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y200         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y200         FDRE (Prop_fdre_C_Q)         0.178    -1.988 r  student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.092    -0.895    lopt_28
    G25                  OBUF (Prop_obuf_I_O)         2.211     1.315 r  virtual_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.315    virtual_led[6]
    G25                                                               r  virtual_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.494ns  (logic 2.381ns (68.141%)  route 1.113ns (31.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.203    -2.168    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y209         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_fdre_C_Q)         0.178    -1.990 r  student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.113    -0.877    lopt_6
    G28                  OBUF (Prop_obuf_I_O)         2.203     1.326 r  virtual_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.326    virtual_led[15]
    G28                                                               r  virtual_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.507ns  (logic 2.392ns (68.203%)  route 1.115ns (31.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.193    -2.178    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y221         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDRE (Prop_fdre_C_Q)         0.178    -2.000 r  student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.115    -0.884    lopt_5
    E28                  OBUF (Prop_obuf_I_O)         2.214     1.330 r  virtual_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.330    virtual_led[14]
    E28                                                               r  virtual_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.516ns  (logic 2.406ns (68.425%)  route 1.110ns (31.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34658, routed)       1.196    -2.175    student_top_inst/bridge_inst/clk_out2
    SLICE_X7Y219         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y219         FDRE (Prop_fdre_C_Q)         0.178    -1.997 r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.110    -0.886    lopt_4
    C29                  OBUF (Prop_obuf_I_O)         2.228     1.342 r  virtual_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.342    virtual_led[13]
    C29                                                               r  virtual_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     5.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     6.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     2.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     3.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     4.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.533ns (38.638%)  route 2.435ns (61.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.435     3.968    uart_inst/i_uart_rx_IBUF
    SLICE_X5Y179         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.211    -2.160    uart_inst/clk_out1
    SLICE_X5Y179         FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.458ns (25.395%)  route 1.345ns (74.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.802    uart_inst/i_uart_rx_IBUF
    SLICE_X5Y179         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    uart_inst/clk_out1
    SLICE_X5Y179         FDPE                                         r  uart_inst/rx_d0_reg/C





