/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab_fin/FINAL_PROJECT/rtl/add.sv
/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab_fin/FINAL_PROJECT/rtl/mul.sv
/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab_fin/FINAL_PROJECT/rtl/top.sv
/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab_fin/FINAL_PROJECT/sim/tb/testbench.v
