Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Sep 10 02:46:48 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitryTop_timing_summary_routed.rpt -pb alchitryTop_timing_summary_routed.pb -rpx alchitryTop_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitryTop
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.054        0.000                      0                   39        0.271        0.000                      0                   39        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.054        0.000                      0                   39        0.271        0.000                      0                   39        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.219%)  route 2.778ns (79.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          1.131     8.703    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518    14.923    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.757    seg/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.219%)  route 2.778ns (79.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          1.131     8.703    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518    14.923    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.757    seg/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.056%)  route 2.639ns (78.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.993     8.565    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518    14.923    seg/ctr/clk
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.732    seg/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.056%)  route 2.639ns (78.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.993     8.565    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518    14.923    seg/ctr/clk
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.732    seg/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.056%)  route 2.639ns (78.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.993     8.565    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518    14.923    seg/ctr/clk
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.732    seg/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.056%)  route 2.639ns (78.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.993     8.565    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518    14.923    seg/ctr/clk
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.732    seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.033%)  route 2.491ns (77.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.845     8.417    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/clk
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.033%)  route 2.491ns (77.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.845     8.417    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/clk
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.033%)  route 2.491ns (77.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.845     8.417    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/clk
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.033%)  route 2.491ns (77.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.007     6.685    seg/ctr/M_ctr_value[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.639     7.448    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     7.572 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.845     8.417    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/clk
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 resetCond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetCond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDSE (Prop_fdse_C_Q)         0.141     1.680 r  resetCond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.200     1.880    resetCond/D_stage_d[2]
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y5           FDSE (Hold_fdse_C_D)         0.070     1.609    resetCond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.811    seg/ctr/D_ctr_q_reg[14]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.922 r  seg/ctr/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    seg/ctr/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    seg/ctr/clk
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    seg/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/clk
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.812    seg/ctr/D_ctr_q_reg[2]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.923 r  seg/ctr/D_ctr_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.923    seg/ctr/D_ctr_q_reg[0]_i_2_n_5
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/clk
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/clk
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.812    seg/ctr/D_ctr_q_reg[6]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.923 r  seg/ctr/D_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    seg/ctr/D_ctr_q_reg[4]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/clk
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/clk
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.813    seg/ctr/D_ctr_q_reg[10]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.924 r  seg/ctr/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    seg/ctr/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/clk
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.811    seg/ctr/D_ctr_q_reg[14]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.955 r  seg/ctr/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    seg/ctr/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    seg/ctr/clk
    SLICE_X0Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/clk
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.812    seg/ctr/D_ctr_q_reg[2]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.956 r  seg/ctr/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.956    seg/ctr/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/clk
    SLICE_X0Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/clk
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.812    seg/ctr/D_ctr_q_reg[6]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.956 r  seg/ctr/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    seg/ctr/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/clk
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/clk
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.813    seg/ctr/D_ctr_q_reg[10]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.957 r  seg/ctr/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    seg/ctr/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/clk
    SLICE_X0Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.251ns (57.596%)  route 0.185ns (42.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/clk
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.185     1.864    seg/ctr/D_ctr_q_reg[5]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.974 r  seg/ctr/D_ctr_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.974    seg/ctr/D_ctr_q_reg[4]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/clk
    SLICE_X0Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[5]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     resetCond/D_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     resetCond/D_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     resetCond/D_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     resetCond/D_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     seg/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     seg/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     seg/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     seg/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     seg/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     seg/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     seg/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     resetCond/D_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     seg/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     seg/ctr/D_ctr_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.480ns  (logic 5.399ns (40.056%)  route 8.080ns (59.944%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          6.138     7.612    seg/ctr/ioSeg[0][0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.150     7.762 r  seg/ctr/ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.942     9.704    ioSeg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.776    13.480 r  ioSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.480    ioSeg[0]
    T5                                                                r  ioSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.291ns  (logic 5.411ns (40.708%)  route 7.880ns (59.292%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          6.138     7.612    seg/ctr/ioSeg[0][0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.150     7.762 r  seg/ctr/ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.742     9.504    ioSeg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.787    13.291 r  ioSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.291    ioSeg[3]
    R6                                                                r  ioSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.247ns  (logic 5.398ns (40.748%)  route 7.849ns (59.252%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          6.316     7.790    seg/ctr/ioSeg[0][0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.153     7.943 r  seg/ctr/ioSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.533     9.476    ioSeg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.771    13.247 r  ioSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.247    ioSeg[2]
    T9                                                                r  ioSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.146ns  (logic 5.365ns (40.809%)  route 7.781ns (59.191%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          5.968     7.442    seg/ctr/ioSeg[0][0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.118     7.560 r  seg/ctr/ioSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.813     9.373    ioSeg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.773    13.146 r  ioSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.146    ioSeg[5]
    T7                                                                r  ioSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.031ns  (logic 5.176ns (39.725%)  route 7.854ns (60.275%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          5.968     7.442    seg/ctr/ioSeg[0][0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.124     7.566 r  seg/ctr/ioSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.886     9.452    ioSeg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    13.031 r  ioSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.031    ioSeg[4]
    R7                                                                r  ioSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.978ns  (logic 5.166ns (39.808%)  route 7.812ns (60.192%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          6.138     7.612    seg/ctr/ioSeg[0][0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.124     7.736 r  seg/ctr/ioSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.410    ioSeg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    12.978 r  ioSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.978    ioSeg[6]
    T8                                                                r  ioSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 5.038ns (40.108%)  route 7.523ns (59.892%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          7.523     8.996    ioSeg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    12.561 r  ioSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.561    ioSeg[1]
    R5                                                                r  ioSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.424ns  (logic 4.996ns (59.309%)  route 3.428ns (40.691%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          3.428     4.901    ioSeg_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.522     8.424 r  ioLed_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.424    ioLed[19]
    H1                                                                r  ioLed[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 4.999ns (60.904%)  route 3.209ns (39.096%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          3.209     4.683    ioSeg_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526     8.209 r  ioLed_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.209    ioLed[17]
    G1                                                                r  ioLed[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 4.999ns (61.957%)  route 3.069ns (38.043%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          3.069     4.543    ioSeg_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.525     8.068 r  ioLed_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.068    ioLed[16]
    G2                                                                r  ioLed[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usbRx
                            (input port)
  Destination:            usbTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usbRx (IN)
                         net (fo=0)                   0.000     0.000    usbRx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usbRx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usbTx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usbTx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usbTx
    P16                                                               r  usbTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.492ns (78.070%)  route 0.419ns (21.930%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          0.419     0.661    ioSeg_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         1.250     1.911 r  ioLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.911    ioLed[3]
    A4                                                                r  ioLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.501ns (76.417%)  route 0.463ns (23.583%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          0.463     0.705    ioSeg_OBUF[1]
    A2                   OBUF (Prop_obuf_I_O)         1.259     1.964 r  ioLed_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.964    ioLed[11]
    A2                                                                r  ioLed[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.488ns (73.380%)  route 0.540ns (26.620%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          0.540     0.782    ioSeg_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     2.028 r  ioLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.028    ioLed[1]
    B5                                                                r  ioLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.488ns (71.440%)  route 0.595ns (28.560%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          0.595     0.837    ioSeg_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         1.246     2.083 r  ioLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.083    ioLed[0]
    B6                                                                r  ioLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.490ns (67.269%)  route 0.725ns (32.731%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          0.725     0.967    ioSeg_OBUF[1]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.215 r  ioLed_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.215    ioLed[8]
    F2                                                                r  ioLed[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.492ns (65.411%)  route 0.789ns (34.589%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          0.789     1.030    ioSeg_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.280 r  ioLed_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.280    ioLed[9]
    E1                                                                r  ioLed[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.467ns (62.638%)  route 0.875ns (37.362%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          0.875     1.117    ioSeg_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.343 r  ioLed_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.343    ioLed[16]
    G2                                                                r  ioLed[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.468ns (61.266%)  route 0.928ns (38.734%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          0.928     1.170    ioSeg_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.397 r  ioLed_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.397    ioLed[17]
    G1                                                                r  ioLed[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioDip[0]
                            (input port)
  Destination:            ioLed[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.465ns (58.770%)  route 1.028ns (41.230%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ioDip_IBUF[0]_inst/O
                         net (fo=15, routed)          1.028     1.269    ioSeg_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.493 r  ioLed_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.493    ioLed[19]
    H1                                                                r  ioLed[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.384ns (60.977%)  route 2.805ns (39.023%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.863     6.540    seg/ctr/M_ctr_value[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.152     6.692 r  seg/ctr/ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.942     8.635    ioSeg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.776    12.411 r  ioSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.411    ioSeg[0]
    T5                                                                r  ioSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 4.381ns (62.070%)  route 2.677ns (37.931%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.864     6.541    seg/ctr/M_ctr_value[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.152     6.693 r  seg/ctr/ioSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.507    ioSeg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.773    12.279 r  ioSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.279    ioSeg[5]
    T7                                                                r  ioSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 4.395ns (62.781%)  route 2.605ns (37.219%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.863     6.540    seg/ctr/M_ctr_value[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.152     6.692 r  seg/ctr/ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.742     8.435    ioSeg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.787    12.222 r  ioSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.222    ioSeg[3]
    R6                                                                r  ioSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.159ns (60.193%)  route 2.750ns (39.807%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.864     6.541    seg/ctr/M_ctr_value[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  seg/ctr/ioSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.886     8.552    ioSeg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    12.130 r  ioSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.130    ioSeg[4]
    R7                                                                r  ioSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.162ns (60.294%)  route 2.741ns (39.706%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.877     6.554    seg/ctr/M_ctr_value[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.678 r  seg/ctr/ioSel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     8.542    ioSel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    12.124 r  ioSel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.124    ioSel[0]
    P8                                                                r  ioSel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 4.381ns (64.513%)  route 2.410ns (35.487%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.877     6.554    seg/ctr/M_ctr_value[0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.154     6.708 r  seg/ctr/ioSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.533     8.241    ioSeg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.771    12.012 r  ioSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.012    ioSeg[2]
    T9                                                                r  ioSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.685ns  (logic 4.149ns (62.055%)  route 2.537ns (37.945%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.863     6.540    seg/ctr/M_ctr_value[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.664 r  seg/ctr/ioSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.338    ioSeg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    11.907 r  ioSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.907    ioSeg[6]
    T8                                                                r  ioSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 4.384ns (66.900%)  route 2.169ns (33.100%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.469     6.147    seg/ctr/M_ctr_value[1]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.150     6.297 r  seg/ctr/ioSel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.700     7.996    ioSel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.778    11.775 r  ioSel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.775    ioSel[1]
    R8                                                                r  ioSel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.146ns (64.008%)  route 2.331ns (35.992%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.469     6.147    seg/ctr/M_ctr_value[1]
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.271 r  seg/ctr/ioSel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     8.133    ioSel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.566    11.698 r  ioSel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.698    ioSel[3]
    P9                                                                r  ioSel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.338ns  (logic 4.146ns (65.413%)  route 2.192ns (34.587%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.467     6.145    seg/ctr/M_ctr_value[1]
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  seg/ctr/ioSel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.725     7.994    ioSel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    11.559 r  ioSel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.559    ioSel[2]
    N9                                                                r  ioSel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.452ns (74.885%)  route 0.487ns (25.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.122     1.801    seg/ctr/M_ctr_value[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  seg/ctr/ioSel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.365     2.211    ioSel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.477 r  ioSel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.477    ioSel[2]
    N9                                                                r  ioSel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.452ns (73.592%)  route 0.521ns (26.408%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.121     1.800    seg/ctr/M_ctr_value[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  seg/ctr/ioSel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.245    ioSel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.511 r  ioSel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.511    ioSel[3]
    P9                                                                r  ioSel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.455ns (73.128%)  route 0.535ns (26.872%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.210     1.889    seg/ctr/M_ctr_value[0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.045     1.934 r  seg/ctr/ioSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.258    ioSeg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.527 r  ioSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.527    ioSeg[6]
    T8                                                                r  ioSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.528ns (76.507%)  route 0.469ns (23.493%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.121     1.800    seg/ctr/M_ctr_value[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.048     1.848 r  seg/ctr/ioSel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.196    ioSel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.339     3.534 r  ioSel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.534    ioSel[1]
    R8                                                                r  ioSel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.536ns (72.069%)  route 0.595ns (27.931%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.210     1.889    seg/ctr/M_ctr_value[0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.049     1.938 r  seg/ctr/ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.385     2.323    ioSeg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         1.346     3.669 r  ioSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.669    ioSeg[3]
    R6                                                                r  ioSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.465ns (68.356%)  route 0.678ns (31.644%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.262     1.941    seg/ctr/M_ctr_value[0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.045     1.986 r  seg/ctr/ioSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.402    ioSeg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.681 r  ioSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.681    ioSeg[4]
    R7                                                                r  ioSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.517ns (70.668%)  route 0.630ns (29.332%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.344     2.023    seg/ctr/M_ctr_value[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.043     2.066 r  seg/ctr/ioSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.286     2.352    ioSeg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.333     3.685 r  ioSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.685    ioSeg[2]
    T9                                                                r  ioSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.520ns (69.854%)  route 0.656ns (30.146%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.262     1.941    seg/ctr/M_ctr_value[0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.046     1.987 r  seg/ctr/ioSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.381    ioSeg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.333     3.714 r  ioSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.714    ioSeg[5]
    T7                                                                r  ioSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.525ns (69.341%)  route 0.674ns (30.659%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.210     1.889    seg/ctr/M_ctr_value[0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.049     1.938 r  seg/ctr/ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.464     2.402    ioSeg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.335     3.737 r  ioSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.737    ioSeg[0]
    T5                                                                r  ioSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioSel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.468ns (66.108%)  route 0.753ns (33.892%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/clk
    SLICE_X0Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.344     2.023    seg/ctr/M_ctr_value[1]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.045     2.068 r  seg/ctr/ioSel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.476    ioSel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.282     3.758 r  ioSel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.758    ioSel[0]
    P8                                                                r  ioSel[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.511ns  (logic 1.634ns (46.533%)  route 1.877ns (53.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.257     2.767    resetCond/rst_n_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.620     3.511    resetCond/M_resetCond_in
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.924    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.511ns  (logic 1.634ns (46.533%)  route 1.877ns (53.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.257     2.767    resetCond/rst_n_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.620     3.511    resetCond/M_resetCond_in
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.924    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.511ns  (logic 1.634ns (46.533%)  route 1.877ns (53.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.257     2.767    resetCond/rst_n_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.620     3.511    resetCond/M_resetCond_in
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.924    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.511ns  (logic 1.634ns (46.533%)  route 1.877ns (53.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.257     2.767    resetCond/rst_n_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.620     3.511    resetCond/M_resetCond_in
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.924    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.322ns (31.402%)  route 0.704ns (68.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.482     0.759    resetCond/rst_n_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.804 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.222     1.027    resetCond/M_resetCond_in
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.322ns (31.402%)  route 0.704ns (68.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.482     0.759    resetCond/rst_n_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.804 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.222     1.027    resetCond/M_resetCond_in
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.322ns (31.402%)  route 0.704ns (68.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.482     0.759    resetCond/rst_n_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.804 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.222     1.027    resetCond/M_resetCond_in
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.322ns (31.402%)  route 0.704ns (68.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.482     0.759    resetCond/rst_n_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.804 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.222     1.027    resetCond/M_resetCond_in
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    resetCond/CLK
    SLICE_X1Y5           FDSE                                         r  resetCond/D_stage_q_reg[3]/C





