0.6
2019.1
May 24 2019
14:51:52
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sim_1/new/tb_K2.sv,1733819903,systemVerilog,,,,tb_K2,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/2x1mux.sv,1733817557,systemVerilog,,/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/addsub.sv,,mux2x1,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/addsub.sv,1733820837,systemVerilog,,/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/alu.sv,,addsub,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/alu.sv,1733817557,systemVerilog,,/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/core.sv,,alu,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/core.sv,1733820543,systemVerilog,,/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv,,core,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv,1733819903,systemVerilog,,/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/decoder.sv,,counter_n_bit,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/decoder.sv,1733820348,systemVerilog,,/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/imem.sv,,decoder,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/imem.sv,1733817557,systemVerilog,,/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/register.sv,,imem,,,,,,,,
/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/register.sv,1733817557,systemVerilog,,/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sim_1/new/tb_K2.sv,,register,,,,,,,,
