Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed Apr 20 21:41:28 2016
| Host              : ECJ1-222-06 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Complete_MIPS_timing_summary_routed.rpt -rpx Complete_MIPS_timing_summary_routed.rpx
| Design            : Complete_MIPS
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 1246 register/latch pins with no clock driven by root clock pin: HALT (HIGH)

 There are 1246 register/latch pins with no clock driven by root clock pin: div/out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2474 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.692        0.000                      0                   65        0.267        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.692        0.000                      0                   65        0.267        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.766ns (20.566%)  route 2.959ns (79.434%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.973     8.884    div/n_0_count[31]_i_1
    SLICE_X2Y1           FDRE                                         r  div/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    14.861    div/CLK_IBUF_BUFG
    SLICE_X2Y1                                                        r  div/count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.524    14.576    div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.766ns (20.566%)  route 2.959ns (79.434%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.973     8.884    div/n_0_count[31]_i_1
    SLICE_X2Y1           FDRE                                         r  div/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    14.861    div/CLK_IBUF_BUFG
    SLICE_X2Y1                                                        r  div/count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.524    14.576    div/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.766ns (20.566%)  route 2.959ns (79.434%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.973     8.884    div/n_0_count[31]_i_1
    SLICE_X2Y1           FDRE                                         r  div/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    14.861    div/CLK_IBUF_BUFG
    SLICE_X2Y1                                                        r  div/count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.524    14.576    div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.766ns (20.566%)  route 2.959ns (79.434%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.973     8.884    div/n_0_count[31]_i_1
    SLICE_X2Y1           FDRE                                         r  div/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    14.861    div/CLK_IBUF_BUFG
    SLICE_X2Y1                                                        r  div/count_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.524    14.576    div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.766ns (20.560%)  route 2.960ns (79.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.974     8.885    div/n_0_count[31]_i_1
    SLICE_X4Y2           FDRE                                         r  div/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    div/CLK_IBUF_BUFG
    SLICE_X4Y2                                                        r  div/count_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    14.655    div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.766ns (21.063%)  route 2.871ns (78.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.885     8.796    div/n_0_count[31]_i_1
    SLICE_X2Y8           FDRE                                         r  div/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    div/CLK_IBUF_BUFG
    SLICE_X2Y8                                                        r  div/count_reg[29]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           FDRE (Setup_fdre_C_R)       -0.524    14.574    div/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.766ns (21.063%)  route 2.871ns (78.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.885     8.796    div/n_0_count[31]_i_1
    SLICE_X2Y8           FDRE                                         r  div/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    div/CLK_IBUF_BUFG
    SLICE_X2Y8                                                        r  div/count_reg[30]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           FDRE (Setup_fdre_C_R)       -0.524    14.574    div/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.766ns (21.063%)  route 2.871ns (78.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.885     8.796    div/n_0_count[31]_i_1
    SLICE_X2Y8           FDRE                                         r  div/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    div/CLK_IBUF_BUFG
    SLICE_X2Y8                                                        r  div/count_reg[31]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           FDRE (Setup_fdre_C_R)       -0.524    14.574    div/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.766ns (21.433%)  route 2.808ns (78.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.822     8.733    div/n_0_count[31]_i_1
    SLICE_X2Y2           FDRE                                         r  div/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    14.861    div/CLK_IBUF_BUFG
    SLICE_X2Y2                                                        r  div/count_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDRE (Setup_fdre_C_R)       -0.524    14.576    div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.766ns (21.433%)  route 2.808ns (78.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  div/count_reg[23]/Q
                         net (fo=6, routed)           1.188     6.866    div/count[23]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  div/count[31]_i_4/O
                         net (fo=1, routed)           0.797     7.787    div/n_0_count[31]_i_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.822     8.733    div/n_0_count[31]_i_1
    SLICE_X2Y2           FDRE                                         r  div/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    14.861    div/CLK_IBUF_BUFG
    SLICE_X2Y2                                                        r  div/count_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDRE (Setup_fdre_C_R)       -0.524    14.576    div/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  div/count_reg[23]/Q
                         net (fo=6, routed)           0.127     1.769    div/count[23]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  div/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    div/n_5_count_reg[24]_i_1
    SLICE_X2Y6           FDRE                                         r  div/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    div/CLK_IBUF_BUFG
    SLICE_X2Y6                                                        r  div/count_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.134     1.612    div/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 div/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/CLK_IBUF_BUFG
    SLICE_X2Y8                                                        r  div/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  div/count_reg[31]/Q
                         net (fo=6, routed)           0.127     1.768    div/count[31]
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  div/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.878    div/n_5_count_reg[31]_i_2
    SLICE_X2Y8           FDRE                                         r  div/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    div/CLK_IBUF_BUFG
    SLICE_X2Y8                                                        r  div/count_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.134     1.611    div/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.299ns (67.823%)  route 0.142ns (32.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/CLK_IBUF_BUFG
    SLICE_X4Y2                                                        r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  div/count_reg[0]/Q
                         net (fo=5, routed)           0.142     1.760    div/count[0]
    SLICE_X2Y1           CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.918 r  div/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    div/n_7_count_reg[4]_i_1
    SLICE_X2Y1           FDRE                                         r  div/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    div/CLK_IBUF_BUFG
    SLICE_X2Y1                                                        r  div/count_reg[1]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.134     1.650    div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.479    div/CLK_IBUF_BUFG
    SLICE_X2Y2                                                        r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  div/count_reg[7]/Q
                         net (fo=5, routed)           0.138     1.781    div/count[7]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  div/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    div/n_5_count_reg[8]_i_1
    SLICE_X2Y2           FDRE                                         r  div/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    div/CLK_IBUF_BUFG
    SLICE_X2Y2                                                        r  div/count_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.134     1.613    div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 div/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    div/CLK_IBUF_BUFG
    SLICE_X2Y3                                                        r  div/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  div/count_reg[11]/Q
                         net (fo=6, routed)           0.139     1.781    div/count[11]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  div/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    div/n_5_count_reg[12]_i_1
    SLICE_X2Y3           FDRE                                         r  div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    div/CLK_IBUF_BUFG
    SLICE_X2Y3                                                        r  div/count_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.134     1.612    div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.313ns (68.814%)  route 0.142ns (31.186%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/CLK_IBUF_BUFG
    SLICE_X4Y2                                                        r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  div/count_reg[0]/Q
                         net (fo=5, routed)           0.142     1.760    div/count[0]
    SLICE_X2Y1           CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.932 r  div/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    div/n_5_count_reg[4]_i_1
    SLICE_X2Y1           FDRE                                         r  div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    div/CLK_IBUF_BUFG
    SLICE_X2Y1                                                        r  div/count_reg[3]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.134     1.650    div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 div/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.494%)  route 0.151ns (35.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    div/CLK_IBUF_BUFG
    SLICE_X2Y4                                                        r  div/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  div/count_reg[15]/Q
                         net (fo=6, routed)           0.151     1.793    div/count[15]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  div/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    div/n_5_count_reg[16]_i_1
    SLICE_X2Y4           FDRE                                         r  div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    div/CLK_IBUF_BUFG
    SLICE_X2Y4                                                        r  div/count_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.134     1.612    div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 div/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.494%)  route 0.151ns (35.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    div/CLK_IBUF_BUFG
    SLICE_X2Y5                                                        r  div/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  div/count_reg[19]/Q
                         net (fo=6, routed)           0.151     1.793    div/count[19]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  div/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    div/n_5_count_reg[20]_i_1
    SLICE_X2Y5           FDRE                                         r  div/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    div/CLK_IBUF_BUFG
    SLICE_X2Y5                                                        r  div/count_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.134     1.612    div/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.494%)  route 0.151ns (35.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/CLK_IBUF_BUFG
    SLICE_X2Y7                                                        r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  div/count_reg[27]/Q
                         net (fo=5, routed)           0.151     1.792    div/count[27]
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  div/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    div/n_5_count_reg[28]_i_1
    SLICE_X2Y7           FDRE                                         r  div/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    div/CLK_IBUF_BUFG
    SLICE_X2Y7                                                        r  div/count_reg[27]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.134     1.611    div/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/CLK_IBUF_BUFG
    SLICE_X4Y2                                                        r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  div/count_reg[0]/Q
                         net (fo=5, routed)           0.197     1.815    div/count[0]
    SLICE_X4Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  div/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    div/n_0_count[0]_i_1
    SLICE_X4Y2           FDRE                                         r  div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    div/CLK_IBUF_BUFG
    SLICE_X4Y2                                                        r  div/count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.091     1.568    div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                   
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X4Y2     div/count_reg[0]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X2Y3     div/count_reg[10]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X2Y3     div/count_reg[11]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X2Y3     div/count_reg[12]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X2Y4     div/count_reg[13]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X2Y4     div/count_reg[14]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X2Y4     div/count_reg[15]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X2Y4     div/count_reg[16]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X2Y5     div/count_reg[17]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y2     div/count_reg[0]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y1     div/count_reg[1]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y7     div/count_reg[25]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y7     div/count_reg[26]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y7     div/count_reg[27]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y7     div/count_reg[28]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y8     div/count_reg[29]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y1     div/count_reg[2]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y8     div/count_reg[30]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y8     div/count_reg[31]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y2     div/count_reg[0]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y7     div/count_reg[25]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y7     div/count_reg[26]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y7     div/count_reg[27]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y7     div/count_reg[28]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y8     div/count_reg[29]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y8     div/count_reg[30]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y8     div/count_reg[31]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X5Y6     div/out_reg/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X2Y3     div/count_reg[10]/C   



