/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az139-611
+ date
Thu Apr  6 23:17:29 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1680823049
+ CACTUS_STARTTIME=1680823049
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Apr 06 2023 (22:50:52)
Run date:          Apr 06 2023 (23:17:30+0000)
Run host:          fv-az139-611.t0dryja4c43urhy2nvp0adewnd.cx.internal.cloudapp.net (pid=111749)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az139-611
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110636KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=fb10ad6e-95cb-064e-afed-2e6250a5f37a, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1035-azure, OSVersion="#42~20.04.1-Ubuntu SMP Wed Mar 1 19:17:41 UTC 2023", HostName=fv-az139-611, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110636KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#-1, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00185329 sec
      iterations=10000000... time=0.0176883 sec
      iterations=100000000... time=0.173885 sec
      iterations=600000000... time=1.04836 sec
      iterations=600000000... time=1.04068 sec
      result: 156.221 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036111 sec
      iterations=10000000... time=0.0361072 sec
      iterations=100000000... time=0.361784 sec
      iterations=300000000... time=1.08436 sec
      result: 8.85318 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0019989 sec
      iterations=10000000... time=0.0199175 sec
      iterations=100000000... time=0.200712 sec
      iterations=500000000... time=0.999575 sec
      iterations=1000000000... time=2.00182 sec
      result: 7.99272 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.000202599 sec
      iterations=10000... time=0.00200679 sec
      iterations=100000... time=0.0200999 sec
      iterations=1000000... time=0.200987 sec
      iterations=5000000... time=1.00613 sec
      result: 2.01227 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000593298 sec
      iterations=10000... time=0.00583797 sec
      iterations=100000... time=0.0581967 sec
      iterations=1000000... time=0.583309 sec
      iterations=2000000... time=1.16753 sec
      result: 5.83766 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=5.9e-06 sec
      iterations=100... time=5.44e-05 sec
      iterations=1000... time=0.000540698 sec
      iterations=10000... time=0.00541418 sec
      iterations=100000... time=0.0541308 sec
      iterations=1000000... time=0.542081 sec
      iterations=2000000... time=1.08493 sec
      result: 67.9567 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.88e-05 sec
      iterations=10... time=0.000644698 sec
      iterations=100... time=0.00289059 sec
      iterations=1000... time=0.0222542 sec
      iterations=10000... time=0.222283 sec
      iterations=50000... time=1.12245 sec
      result: 43.79 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.28e-05 sec
      iterations=100000... time=0.0003215 sec
      iterations=1000000... time=0.00322279 sec
      iterations=10000000... time=0.0321353 sec
      iterations=100000000... time=0.321864 sec
      iterations=300000000... time=0.978427 sec
      iterations=600000000... time=5.24934 sec
      result: 1.09361 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=2.96e-05 sec
      iterations=10000... time=0.000176099 sec
      iterations=100000... time=0.00183179 sec
      iterations=1000000... time=0.0181836 sec
      iterations=10000000... time=0.181361 sec
      iterations=60000000... time=1.88075 sec
      result: 3.91823 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.5e-05 sec
      iterations=1000... time=0.000246299 sec
      iterations=10000... time=0.00246779 sec
      iterations=100000... time=0.0246561 sec
      iterations=1000000... time=0.246963 sec
      iterations=4000000... time=3.75243 sec
      result: 39.2961 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=3.1e-05 sec
      iterations=10... time=0.000221699 sec
      iterations=100... time=0.00216759 sec
      iterations=1000... time=0.0215779 sec
      iterations=10000... time=0.560043 sec
      iterations=20000... time=0.668936 sec
      iterations=40000... time=2.15033 sec
      result: 18.2863 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.37e-05 sec
      iterations=10... time=0.000140899 sec
      iterations=100... time=0.0013774 sec
      iterations=1000... time=0.0593409 sec
      iterations=10000... time=0.133819 sec
      iterations=80000... time=1.29224 sec
      result: 0.136011 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.000170299 sec
      iterations=10... time=0.00264439 sec
      iterations=100... time=0.0259613 sec
      iterations=1000... time=0.259546 sec
      iterations=4000... time=1.05181 sec
      result: 0.225587 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0479215 sec
      iterations=10... time=0.513074 sec
      iterations=20... time=0.979376 sec
      iterations=40... time=1.96456 sec
      result: 0.0479015 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00181994 sec
      iterations=10000000... time=0.0179346 sec
      iterations=100000000... time=0.17582 sec
      iterations=600000000... time=1.059 sec
      iterations=600000000... time=1.04159 sec
      result: 68.9157 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00362689 sec
      iterations=10000000... time=0.0361478 sec
      iterations=100000000... time=0.36146 sec
      iterations=300000000... time=1.08633 sec
      result: 8.83708 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00199619 sec
      iterations=10000000... time=0.019929 sec
      iterations=100000000... time=0.199781 sec
      iterations=600000000... time=1.19882 sec
      result: 8.00787 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.000202299 sec
      iterations=10000... time=0.00200819 sec
      iterations=100000... time=0.0201134 sec
      iterations=1000000... time=0.201458 sec
      iterations=5000000... time=1.00846 sec
      result: 2.01692 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000588498 sec
      iterations=10000... time=0.00581948 sec
      iterations=100000... time=0.0579914 sec
      iterations=1000000... time=0.580325 sec
      iterations=2000000... time=1.16074 sec
      result: 5.80369 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=5.8e-06 sec
      iterations=100... time=5.43e-05 sec
      iterations=1000... time=0.000541448 sec
      iterations=10000... time=0.00541403 sec
      iterations=100000... time=0.0541339 sec
      iterations=1000000... time=0.543285 sec
      iterations=2000000... time=1.08703 sec
      result: 67.825 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.62e-05 sec
      iterations=10... time=0.0002245 sec
      iterations=100... time=0.00219694 sec
      iterations=1000... time=0.0219918 sec
      iterations=10000... time=0.219833 sec
      iterations=50000... time=1.1001 sec
      result: 44.6795 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.85e-06 sec
      iterations=10000... time=3.265e-05 sec
      iterations=100000... time=0.000323649 sec
      iterations=1000000... time=0.00322154 sec
      iterations=10000000... time=0.0321579 sec
      iterations=100000000... time=0.322105 sec
      iterations=300000000... time=0.967245 sec
      iterations=600000000... time=1.93059 sec
      result: 0.402206 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=2.065e-05 sec
      iterations=10000... time=0.0001823 sec
      iterations=100000... time=0.00177809 sec
      iterations=1000000... time=0.018205 sec
      iterations=10000000... time=0.180902 sec
      iterations=60000000... time=1.08432 sec
      result: 2.25901 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.8e-06 sec
      iterations=100... time=2.5e-05 sec
      iterations=1000... time=0.00024525 sec
      iterations=10000... time=0.00247234 sec
      iterations=100000... time=0.0245888 sec
      iterations=1000000... time=0.246706 sec
      iterations=4000000... time=0.983947 sec
      iterations=8000000... time=1.97288 sec
      result: 149.483 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.73e-05 sec
      iterations=10... time=0.000215249 sec
      iterations=100... time=0.00211554 sec
      iterations=1000... time=0.0212019 sec
      iterations=10000... time=0.211668 sec
      iterations=50000... time=1.07035 sec
      result: 45.9215 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=1.215e-05 sec
      iterations=10... time=0.0001167 sec
      iterations=100... time=0.00117194 sec
      iterations=1000... time=0.0117569 sec
      iterations=10000... time=0.118729 sec
      iterations=90000... time=1.06912 sec
      result: 0.0841816 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.000619098 sec
      iterations=10... time=0.00324389 sec
      iterations=100... time=0.0319792 sec
      iterations=1000... time=0.318388 sec
      iterations=3000... time=0.957414 sec
      iterations=6000... time=1.91929 sec
      result: 0.0931314 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1000 nsec
    MPI bandwidth: 6.94302 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Apr  6 23:18:31 UTC 2023
+ echo Done.
Done.
  Elapsed time: 61.3 s
