<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mark1_rpi_mining.twx mark1_rpi_mining.ncd -o
mark1_rpi_mining.twr mark1_rpi_mining.pcf -ucf mark1_rpi_mining.ucf

</twCmdLine><twDesign>mark1_rpi_mining.ncd</twDesign><twDesignPath>mark1_rpi_mining.ncd</twDesignPath><twPCF>mark1_rpi_mining.pcf</twPCF><twPcfPath>mark1_rpi_mining.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.21 2012-04-23</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns;" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="7.281" period="8.333" constraintValue="8.333" deviceLimit="1.052" freqLimit="950.570" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="sys_clocks_gen/clkout1"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns;" ScopeName="">TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 1.2 HIGH 50%;</twConstName><twItemCnt>173760327</twItemCnt><twErrCntSetup>812</twErrCntSetup><twErrCntEndPt>812</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11957</twEndPtCnt><twPathErrCnt>10894694</twPathErrCnt><twMinPer>25.738</twMinPer></twConstHead><twPathRptBanner iPaths="2691816" iCriticalPaths="579596" sType="EndPoint">Paths for end point miner0/inner/rounds[0].transform/s_out_30 (SLICE_X18Y33.CIN), 2691816 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.536</twSlack><twSrc BELType="FF">load_293</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_30</twDest><twTotPathDel>11.985</twTotPathDel><twClkSkew dest = "1.325" src = "1.960">0.635</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_293</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_30</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X13Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X13Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;293&gt;</twComp><twBEL>load_293</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>load&lt;293&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;197&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>miner0/outer/rounds[1].transform/w_out&lt;1&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_5_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;6</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_30</twBEL></twPathDel><twLogDel>4.718</twLogDel><twRouteDel>7.267</twRouteDel><twTotDel>11.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.489</twSlack><twSrc BELType="FF">load_232</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_30</twDest><twTotPathDel>11.931</twTotPathDel><twClkSkew dest = "1.325" src = "1.967">0.642</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_232</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X15Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X15Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;249&gt;</twComp><twBEL>load_232</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>load&lt;232&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;200&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N196</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>load&lt;187&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_8_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd18</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_30</twBEL></twPathDel><twLogDel>4.429</twLogDel><twRouteDel>7.502</twRouteDel><twTotDel>11.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.464</twSlack><twSrc BELType="FF">load_293</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_30</twDest><twTotPathDel>11.913</twTotPathDel><twClkSkew dest = "1.325" src = "1.960">0.635</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_293</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_30</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X13Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X13Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;293&gt;</twComp><twBEL>load_293</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>load&lt;293&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;197&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>miner0/outer/rounds[1].transform/w_out&lt;1&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_5_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;6</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_lut&lt;0&gt;24</twBEL><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_30</twBEL></twPathDel><twLogDel>4.909</twLogDel><twRouteDel>7.004</twRouteDel><twTotDel>11.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2691816" iCriticalPaths="579596" sType="EndPoint">Paths for end point miner0/inner/rounds[0].transform/s_out_31 (SLICE_X18Y33.CIN), 2691816 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.536</twSlack><twSrc BELType="FF">load_293</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_31</twDest><twTotPathDel>11.985</twTotPathDel><twClkSkew dest = "1.325" src = "1.960">0.635</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_293</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_31</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X13Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X13Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;293&gt;</twComp><twBEL>load_293</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>load&lt;293&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;197&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>miner0/outer/rounds[1].transform/w_out&lt;1&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_5_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;6</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_31</twBEL></twPathDel><twLogDel>4.718</twLogDel><twRouteDel>7.267</twRouteDel><twTotDel>11.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.489</twSlack><twSrc BELType="FF">load_232</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_31</twDest><twTotPathDel>11.931</twTotPathDel><twClkSkew dest = "1.325" src = "1.967">0.642</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_232</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X15Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X15Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;249&gt;</twComp><twBEL>load_232</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>load&lt;232&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;200&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N196</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>load&lt;187&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_8_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd18</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_31</twBEL></twPathDel><twLogDel>4.429</twLogDel><twRouteDel>7.502</twRouteDel><twTotDel>11.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.464</twSlack><twSrc BELType="FF">load_293</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_31</twDest><twTotPathDel>11.913</twTotPathDel><twClkSkew dest = "1.325" src = "1.960">0.635</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_293</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_31</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X13Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X13Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;293&gt;</twComp><twBEL>load_293</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>load&lt;293&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;197&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>miner0/outer/rounds[1].transform/w_out&lt;1&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_5_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;6</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_lut&lt;0&gt;24</twBEL><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_31</twBEL></twPathDel><twLogDel>4.909</twLogDel><twRouteDel>7.004</twRouteDel><twTotDel>11.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2691816" iCriticalPaths="579596" sType="EndPoint">Paths for end point miner0/inner/rounds[0].transform/s_out_29 (SLICE_X18Y33.CIN), 2691816 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.524</twSlack><twSrc BELType="FF">load_293</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_29</twDest><twTotPathDel>11.973</twTotPathDel><twClkSkew dest = "1.325" src = "1.960">0.635</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_293</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_29</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X13Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X13Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;293&gt;</twComp><twBEL>load_293</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>load&lt;293&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;197&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>miner0/outer/rounds[1].transform/w_out&lt;1&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_5_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;6</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_29</twBEL></twPathDel><twLogDel>4.706</twLogDel><twRouteDel>7.267</twRouteDel><twTotDel>11.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.477</twSlack><twSrc BELType="FF">load_232</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_29</twDest><twTotPathDel>11.919</twTotPathDel><twClkSkew dest = "1.325" src = "1.967">0.642</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_232</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X15Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X15Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;249&gt;</twComp><twBEL>load_232</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>load&lt;232&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;200&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N196</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>load&lt;187&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_8_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd18</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_29</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>7.502</twRouteDel><twTotDel>11.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.452</twSlack><twSrc BELType="FF">load_293</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_29</twDest><twTotPathDel>11.901</twTotPathDel><twClkSkew dest = "1.325" src = "1.960">0.635</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>load_293</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_29</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X13Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X13Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>load&lt;293&gt;</twComp><twBEL>load_293</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>load&lt;293&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;232&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;197&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>miner0/outer/rounds[1].transform/w_out&lt;1&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/calc_ch/Mxor_q_5_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>miner0/inner/rounds[0].transform/ch&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd15</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_71</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;6</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_111</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_151</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd1_cy&lt;0&gt;_14</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd312</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_153</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_193</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;_22</twBEL><twBEL>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>miner0/inner/rounds[0].transform/ADDERTREE_INTERNAL_Madd_233</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;23&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;27&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_lut&lt;0&gt;24</twBEL><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;31&gt;</twComp><twBEL>miner0/inner/rounds[0].transform/Madd_t[31]_maj[31]_add_9_OUT_xor&lt;0&gt;_30</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_29</twBEL></twPathDel><twLogDel>4.897</twLogDel><twRouteDel>7.004</twRouteDel><twTotDel>11.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 1.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point miner0/inner/rounds[0].transform/s_out_180 (SLICE_X19Y24.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">load_244</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_180</twDest><twTotPathDel>0.595</twTotPathDel><twClkSkew dest = "0.924" src = "0.604">-0.320</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>load_244</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_180</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X14Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>load&lt;231&gt;</twComp><twBEL>load_244</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>load&lt;244&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;179&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;148&gt;1</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_180</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point miner0/inner/rounds[0].transform/s_out_238 (SLICE_X19Y28.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">load_302</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/s_out_238</twDest><twTotPathDel>0.603</twTotPathDel><twClkSkew dest = "0.935" src = "0.614">-0.321</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>load_302</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/s_out_238</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X17Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>load&lt;302&gt;</twComp><twBEL>load_302</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>load&lt;302&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>miner0/inner/rounds[0].transform/s_out&lt;240&gt;</twComp><twBEL>miner0/inner/rounds[0].round_s&lt;206&gt;1</twBEL><twBEL>miner0/inner/rounds[0].transform/s_out_238</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point miner0/inner/rounds[0].transform/w_out_61 (SLICE_X10Y48.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">load_93</twSrc><twDest BELType="FF">miner0/inner/rounds[0].transform/w_out_61</twDest><twTotPathDel>0.668</twTotPathDel><twClkSkew dest = "1.026" src = "0.641">-0.385</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>load_93</twSrc><twDest BELType='FF'>miner0/inner/rounds[0].transform/w_out_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X11Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>load&lt;95&gt;</twComp><twBEL>load_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>load&lt;93&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>miner0/inner/rounds[1].transform/w_out&lt;61&gt;</twComp><twBEL>miner0/inner/rounds[0].round_w&lt;93&gt;1</twBEL><twBEL>miner0/inner/rounds[0].transform/w_out_61</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_miner</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 1.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="14.000" period="16.666" constraintValue="16.666" deviceLimit="2.666" freqLimit="375.094" physResource="sys_clocks_gen/clkout3_buf/I0" logResource="sys_clocks_gen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="sys_clocks_gen/clkout2"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="16.186" period="16.666" constraintValue="16.666" deviceLimit="0.480" freqLimit="2083.333" physResource="nonce&lt;3&gt;/CLK" logResource="nonce_0/CK" locationPin="SLICE_X8Y38.CLK" clockNet="clk_miner"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="16.186" period="16.666" constraintValue="8.333" deviceLimit="0.240" physResource="nonce&lt;3&gt;/SR" logResource="nonce_0/SR" locationPin="SLICE_X8Y38.SR" clockNet="info_latches/gen_latches[0].latch_i/resetn_inv"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns;" ScopeName="">TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 2.4 HIGH 50%;</twConstName><twItemCnt>8245</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1521</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.768</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point load_111 (SLICE_X20Y17.CE), 18 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.565</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_6</twSrc><twDest BELType="FF">load_111</twDest><twTotPathDel>7.596</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_6</twSrc><twDest BELType='FF'>load_111</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>mem_interface0/addr_bus&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_111</twBEL></twPathDel><twLogDel>1.693</twLogDel><twRouteDel>5.903</twRouteDel><twTotDel>7.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.569</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_5</twSrc><twDest BELType="FF">load_111</twDest><twTotPathDel>7.592</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_5</twSrc><twDest BELType='FF'>load_111</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>mem_interface0/addr_bus&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_111</twBEL></twPathDel><twLogDel>1.693</twLogDel><twRouteDel>5.899</twRouteDel><twTotDel>7.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.750</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_4</twSrc><twDest BELType="FF">load_111</twDest><twTotPathDel>7.411</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_4</twSrc><twDest BELType='FF'>load_111</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>mem_interface0/addr_bus&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_111</twBEL></twPathDel><twLogDel>1.693</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>7.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point load_109 (SLICE_X20Y17.CE), 18 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.609</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_6</twSrc><twDest BELType="FF">load_109</twDest><twTotPathDel>7.552</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_6</twSrc><twDest BELType='FF'>load_109</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>mem_interface0/addr_bus&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_109</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>5.903</twRouteDel><twTotDel>7.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_5</twSrc><twDest BELType="FF">load_109</twDest><twTotPathDel>7.548</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_5</twSrc><twDest BELType='FF'>load_109</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>mem_interface0/addr_bus&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_109</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>5.899</twRouteDel><twTotDel>7.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.794</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_4</twSrc><twDest BELType="FF">load_109</twDest><twTotPathDel>7.367</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_4</twSrc><twDest BELType='FF'>load_109</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>mem_interface0/addr_bus&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_109</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>7.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point load_108 (SLICE_X20Y17.CE), 18 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.612</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_6</twSrc><twDest BELType="FF">load_108</twDest><twTotPathDel>7.549</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_6</twSrc><twDest BELType='FF'>load_108</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>mem_interface0/addr_bus&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_108</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.903</twRouteDel><twTotDel>7.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.616</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_5</twSrc><twDest BELType="FF">load_108</twDest><twTotPathDel>7.545</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_5</twSrc><twDest BELType='FF'>load_108</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>mem_interface0/addr_bus&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_108</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.899</twRouteDel><twTotDel>7.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.797</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_4</twSrc><twDest BELType="FF">load_108</twDest><twTotPathDel>7.364</twTotPathDel><twClkSkew dest = "0.694" src = "0.752">0.058</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_4</twSrc><twDest BELType='FF'>load_108</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X0Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus&lt;7&gt;</twComp><twBEL>mem_interface0/addr_bus_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>mem_interface0/addr_bus&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>info_latches/gen_latches[7].latch_i/inputq&lt;7&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>cs_fifo_GND_11_o_AND_13_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.774</twDelInfo><twComp>cs_fifo_GND_11_o_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>load&lt;108&gt;</twComp><twBEL>load_108</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>7.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">clk_sys</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 2.4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point info_latches/gen_latches[1].latch_i/inputq_0 (SLICE_X5Y37.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">result_latch/Qp_0</twSrc><twDest BELType="FF">info_latches/gen_latches[1].latch_i/inputq_0</twDest><twTotPathDel>0.577</twTotPathDel><twClkSkew dest = "0.965" src = "0.645">-0.320</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>result_latch/Qp_0</twSrc><twDest BELType='FF'>info_latches/gen_latches[1].latch_i/inputq_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_miner</twSrcClk><twPathDel><twSite>SLICE_X4Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>result_latch/Qp&lt;1&gt;</twComp><twBEL>result_latch/Qp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>result_latch/Qp&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>info_latches/gen_latches[1].latch_i/inputq&lt;3&gt;</twComp><twBEL>info_latches/gen_latches[1].latch_i/inputq_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point info_latches/gen_latches[1].latch_i/inputq_4 (SLICE_X5Y39.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">result_latch/Qp_4</twSrc><twDest BELType="FF">info_latches/gen_latches[1].latch_i/inputq_4</twDest><twTotPathDel>0.596</twTotPathDel><twClkSkew dest = "0.961" src = "0.642">-0.319</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>result_latch/Qp_4</twSrc><twDest BELType='FF'>info_latches/gen_latches[1].latch_i/inputq_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_miner</twSrcClk><twPathDel><twSite>SLICE_X6Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>result_latch/Qp&lt;5&gt;</twComp><twBEL>result_latch/Qp_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>result_latch/Qp&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>info_latches/gen_latches[0].latch_i/inputq&lt;3&gt;</twComp><twBEL>result_latch/Qp&lt;4&gt;_rt</twBEL><twBEL>info_latches/gen_latches[1].latch_i/inputq_4</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point info_latches/gen_latches[2].latch_i/inputq_14 (SLICE_X7Y44.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">result_latch/Qp_30</twSrc><twDest BELType="FF">info_latches/gen_latches[2].latch_i/inputq_14</twDest><twTotPathDel>0.597</twTotPathDel><twClkSkew dest = "0.969" src = "0.651">-0.318</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>result_latch/Qp_30</twSrc><twDest BELType='FF'>info_latches/gen_latches[2].latch_i/inputq_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_miner</twSrcClk><twPathDel><twSite>SLICE_X6Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>result_latch/Qp&lt;31&gt;</twComp><twBEL>result_latch/Qp_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>result_latch/Qp&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>info_latches/gen_latches[5].latch_i/inputq&lt;15&gt;</twComp><twBEL>result_latch/Qp&lt;30&gt;_rt</twBEL><twBEL>info_latches/gen_latches[2].latch_i/inputq_14</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 2.4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="5.667" period="8.333" constraintValue="8.333" deviceLimit="2.666" freqLimit="375.094" physResource="sys_clocks_gen/clkout2_buf/I0" logResource="sys_clocks_gen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="sys_clocks_gen/clkout1"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Trpw" slack="7.853" period="8.333" constraintValue="4.166" deviceLimit="0.240" physResource="info_latches/gen_latches[7].latch_i/inputq&lt;11&gt;/SR" logResource="info_latches/gen_latches[7].latch_i/inputq_8/SR" locationPin="SLICE_X0Y40.SR" clockNet="info_latches/gen_latches[0].latch_i/resetn_inv"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Trpw" slack="7.853" period="8.333" constraintValue="4.166" deviceLimit="0.240" physResource="info_latches/gen_latches[7].latch_i/inputq&lt;11&gt;/SR" logResource="info_latches/gen_latches[7].latch_i/inputq_9/SR" locationPin="SLICE_X0Y40.SR" clockNet="info_latches/gen_latches[0].latch_i/resetn_inv"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="30.886" errors="0" errorRollup="812" items="0" itemsRollup="173768572"/><twConstRollup name="TS_sys_clocks_gen_clkout2" fullName="TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 1.2 HIGH 50%;" type="child" depth="1" requirement="16.667" prefType="period" actual="25.738" actualRollup="N/A" errors="812" errorRollup="0" items="173760327" itemsRollup="0"/><twConstRollup name="TS_sys_clocks_gen_clkout1" fullName="TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 2.4 HIGH 50%;" type="child" depth="1" requirement="8.333" prefType="period" actual="7.768" actualRollup="N/A" errors="0" errorRollup="0" items="8245" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">1</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>16.532</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>812</twErrCnt><twScore>1428600</twScore><twSetupScore>1428600</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>173768572</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17189</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>25.738</twMinPer><twFootnote number="1" /><twMaxFreq>38.853</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Apr  9 14:49:55 2013 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 477 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
