// Seed: 344151788
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output logic [7:0] id_6;
  inout wire _id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3
  );
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  parameter id_8 = -1 || 1'b0;
  assign id_6 = id_8;
  assign id_4 = id_1;
  assign id_3 = id_3;
  logic id_9;
  parameter id_10 = -1;
  assign id_6[id_5] = id_9;
endmodule
