
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -395.55

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.87

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.87

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.58   18.09   36.09   36.09 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.09    0.03   36.11 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.80    7.28   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.80    0.01   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.40   data arrival time
-----------------------------------------------------------------------------
                                 35.00   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.76   29.69   42.71   42.71 v dpath.b_reg.out[6]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _289_ (net)
                 29.69    0.11   42.82 v _570_/A (HAxp5_ASAP7_75t_R)
     5    3.81   77.67   69.58  112.40 v _570_/SN (HAxp5_ASAP7_75t_R)
                                         _019_ (net)
                 77.67    0.08  112.49 v _314_/B (OR3x1_ASAP7_75t_R)
     3    2.36   20.36   42.53  155.02 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.36    0.03  155.04 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.76   22.33  177.38 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.01  177.38 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.91   11.92   20.34  197.72 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.94    0.24  197.96 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.57   16.30   20.50  218.46 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.30    0.05  218.51 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.02   24.13  242.64 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.02    0.01  242.65 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.86    9.25   28.20  270.85 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.25    0.02  270.87 ^ resp_msg[13] (out)
                                270.87   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.87   data arrival time
-----------------------------------------------------------------------------
                                -22.87   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.76   29.69   42.71   42.71 v dpath.b_reg.out[6]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _289_ (net)
                 29.69    0.11   42.82 v _570_/A (HAxp5_ASAP7_75t_R)
     5    3.81   77.67   69.58  112.40 v _570_/SN (HAxp5_ASAP7_75t_R)
                                         _019_ (net)
                 77.67    0.08  112.49 v _314_/B (OR3x1_ASAP7_75t_R)
     3    2.36   20.36   42.53  155.02 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.36    0.03  155.04 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.76   22.33  177.38 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.01  177.38 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.91   11.92   20.34  197.72 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.94    0.24  197.96 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.57   16.30   20.50  218.46 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.30    0.05  218.51 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.02   24.13  242.64 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.02    0.01  242.65 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.86    9.25   28.20  270.85 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.25    0.02  270.87 ^ resp_msg[13] (out)
                                270.87   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.87   data arrival time
-----------------------------------------------------------------------------
                                -22.87   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.61424255371094

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7175

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.585783004760742

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8067

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.71   42.71 v dpath.b_reg.out[6]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  69.69  112.40 v _570_/SN (HAxp5_ASAP7_75t_R)
  42.61  155.02 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.55  185.56 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.13  207.70 v _369_/Y (OA21x2_ASAP7_75t_R)
  16.13  223.83 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.42  251.24 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  27.06  278.30 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.76  289.06 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.55  314.61 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  314.62 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         314.62   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.87  299.13   library setup time
         299.13   data required time
---------------------------------------------------------
         299.13   data required time
        -314.62   data arrival time
---------------------------------------------------------
         -15.49   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.09   36.09 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.30   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.40   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.40   data arrival time
---------------------------------------------------------
          35.00   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.8657

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.8657

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.441711

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.37e-05   5.34e-09   2.35e-04  41.7%
Combinational          1.70e-04   1.58e-04   2.17e-08   3.28e-04  58.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.82e-04   2.70e-08   5.63e-04 100.0%
                          67.7%      32.3%       0.0%
