<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FIFO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="project_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="project_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="project_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="project_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="project_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="project_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="project_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="project_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="project_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="project_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="project_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="project_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reverb_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reverb_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="reverb_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reverb_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1441003156" xil_pn:in_ck="-4514919700515304014" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1441003155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FIFO.vhd"/>
      <outfile xil_pn:name="FIFO_controller.vhd"/>
      <outfile xil_pn:name="Looper.vhd"/>
      <outfile xil_pn:name="PmodMicRefComp.vhd"/>
      <outfile xil_pn:name="RegFile.vhd"/>
      <outfile xil_pn:name="adda.vhd"/>
      <outfile xil_pn:name="debouncer.vhd"/>
      <outfile xil_pn:name="loop_control.vhd"/>
      <outfile xil_pn:name="monopulser.vhd"/>
      <outfile xil_pn:name="project_top.vhd"/>
      <outfile xil_pn:name="reverb_tb.vhd"/>
      <outfile xil_pn:name="top_tb.vhd"/>
      <outfile xil_pn:name="ud_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1441002953" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4000499802133857935" xil_pn:start_ts="1441002953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441002953" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7053338615375892463" xil_pn:start_ts="1441002953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441002504" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5419461333610163527" xil_pn:start_ts="1441002504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441003156" xil_pn:in_ck="-4514919700515304014" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1441003156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FIFO.vhd"/>
      <outfile xil_pn:name="FIFO_controller.vhd"/>
      <outfile xil_pn:name="Looper.vhd"/>
      <outfile xil_pn:name="PmodMicRefComp.vhd"/>
      <outfile xil_pn:name="RegFile.vhd"/>
      <outfile xil_pn:name="adda.vhd"/>
      <outfile xil_pn:name="debouncer.vhd"/>
      <outfile xil_pn:name="loop_control.vhd"/>
      <outfile xil_pn:name="monopulser.vhd"/>
      <outfile xil_pn:name="project_top.vhd"/>
      <outfile xil_pn:name="reverb_tb.vhd"/>
      <outfile xil_pn:name="top_tb.vhd"/>
      <outfile xil_pn:name="ud_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1441003161" xil_pn:in_ck="-4514919700515304014" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3948646050302498338" xil_pn:start_ts="1441003156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reverb_tb_beh.prj"/>
      <outfile xil_pn:name="reverb_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1441003161" xil_pn:in_ck="5131211138676453802" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1342079879508642195" xil_pn:start_ts="1441003161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reverb_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1440970009" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1440970009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440970009" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1885961332860312086" xil_pn:start_ts="1440970009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440970009" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5419461333610163527" xil_pn:start_ts="1440970009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440970009" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1440970009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440970009" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-426203466966070228" xil_pn:start_ts="1440970009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441045483" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1441045483">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441045483" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7583012238335714563" xil_pn:start_ts="1441045483">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441045495" xil_pn:in_ck="1921326170896281135" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-659115671729945082" xil_pn:start_ts="1441045483">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="project_top.lso"/>
      <outfile xil_pn:name="project_top.ngc"/>
      <outfile xil_pn:name="project_top.ngr"/>
      <outfile xil_pn:name="project_top.prj"/>
      <outfile xil_pn:name="project_top.stx"/>
      <outfile xil_pn:name="project_top.syr"/>
      <outfile xil_pn:name="project_top.xst"/>
      <outfile xil_pn:name="project_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
