---
title: Fix generated lowering code compilation errors
status: open
priority: 2
issue-type: task
created-at: "2026-01-08T00:16:41.314759+02:00"
---

File: src/generated/aarch64_lower_generated.zig - Multiple compilation errors need fixing: 1) StoreData field access (data.arg/data.addr should be data.args[0]/data.args[1]) for istore8/16/32, 2) WritableReg.toVReg() should be .toReg(), 3) csel missing size field, 4) subs should be subs_rr, 5) Inst{ .movz/.movn } instead of inst_mod.aarch64_movz/movn, 6) PReg usage (use inst_mod.fp/lr/sp), 7) Imm12 creation (use Imm12{ .bits = 0, .shift12 = false }), 8) trapz/trapnz use allocLabel which doesn't exist - needs proper implementation or return false
