module partsel_00341(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [3:31] x4;
  wire signed [28:5] x5;
  wire signed [4:24] x6;
  wire [3:25] x7;
  wire signed [29:5] x8;
  wire signed [30:7] x9;
  wire signed [0:28] x10;
  wire signed [31:2] x11;
  wire [2:24] x12;
  wire [24:4] x13;
  wire signed [30:3] x14;
  wire [5:30] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [25:6] p0 = 112612406;
  localparam signed [1:25] p1 = 355059562;
  localparam signed [27:5] p2 = 971130282;
  localparam [7:29] p3 = 872872660;
  assign x4 = {2{((x3[14 +: 2] - x0) - p1)}};
  assign x5 = x4[12 + s3 +: 1];
  assign x6 = (x2[11 +: 1] - x4);
  assign x7 = p1[7 + s0];
  assign x8 = ({(!ctrl[2] || ctrl[0] || !ctrl[3] ? x5[21] : x1), x2} ^ {2{p0[4 + s0]}});
  assign x9 = {2{({2{{2{x1[20 -: 2]}}}} - ((p3 ^ ((x1[8] | x6[15 -: 3]) | p0[18 -: 4])) ^ (!ctrl[3] || !ctrl[2] || ctrl[2] ? x5[18 + s2] : x0[14 +: 3])))}};
  assign x10 = (ctrl[2] || !ctrl[2] && !ctrl[0] ? p3 : (x2[13] ^ x4[13 + s0 +: 7]));
  assign x11 = x4;
  assign x12 = ({2{p3[20 + s2 +: 1]}} - (ctrl[2] && ctrl[1] || !ctrl[3] ? x9 : {2{{p3[8 + s0 +: 4], {x2[13 + s3 +: 5], p0}}}}));
  assign x13 = ({2{{((x2 ^ x3[18 + s0]) & p2[15 + s1 -: 6]), x9[10 +: 4]}}} - x5[14 -: 1]);
  assign x14 = x0[17 + s0];
  assign x15 = {2{{(ctrl[3] || ctrl[2] || ctrl[1] ? x8 : ({2{p2}} & (x5[20 -: 4] - p1[19]))), ((ctrl[2] || !ctrl[1] && !ctrl[1] ? p2[27 + s2 +: 8] : p1[30 + s2 +: 6]) | x1[18 + s0 +: 7])}}};
  assign y0 = x1[4 + s2];
  assign y1 = {{2{x2[30 + s0 -: 1]}}, (({(p0[7 + s1] ^ x12[16 + s2]), x10[20 -: 2]} + p1[23 -: 3]) & ({2{(x8[16 + s1] + (p2[4 + s0 +: 5] + p0[16 -: 3]))}} ^ x7[22]))};
  assign y2 = ((ctrl[0] || !ctrl[2] || ctrl[0] ? p1[13 +: 4] : (({2{p1[12 +: 3]}} + ((p3[15 +: 1] - p2[15 +: 4]) | x9[19 +: 1])) ^ p0)) ^ (ctrl[1] || ctrl[0] && !ctrl[3] ? (p2[8 +: 1] & p0[20]) : x3[19 + s1 -: 6]));
  assign y3 = (p1[6 + s1 -: 4] & x2[2 + s0 -: 6]);
endmodule
