#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 11 22:26:42 2021
# Process ID: 24792
# Current directory: C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25852 C:\Users\Ahiezer\Documents\GitHub\ECE4304_SPRING_2021_GROUP_E\Lab7_07_Apr_2021\System\System.xpr
# Log file: C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/vivado.log
# Journal file: C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 826.617 ; gain = 132.266
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 11 22:28:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.runs/synth_1/runme.log
[Sun Apr 11 22:28:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 897.895 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2358A
set_property PROGRAM.FILE {C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2358A
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2691.891 ; gain = 223.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:66]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter top_g_WIDTH bound to: 8 - type: integer 
	Parameter top_g_DEPTH bound to: 4 - type: integer 
	Parameter top_g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'barrel_shifter' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:28' bound to instance 'BRL_SHFT1' of component 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:42]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'barrel_shifter' (1#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:42]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'barrel_shifter' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:28' bound to instance 'BRL_SHFT2' of component 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:105]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:16' bound to instance 'BCD_ALU' of component 'ALU' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:194]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:28]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:26]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
	Parameter mul_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:6' bound to instance 'MULITPLY' of component 'MUL' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:92]
INFO: [Synth 8-638] synthesizing module 'MUL' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:18]
	Parameter mul_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL' (3#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:113]
WARNING: [Synth 8-614] signal 'sum_out' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-614] signal 'mul_output' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-614] signal 'div_out' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_2_reg' and it is trimmed from '16' to '8' bits. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:70]
WARNING: [Synth 8-3848] Net div_out in module/entity ALU does not have driver. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:28]
INFO: [Synth 8-3491] module 'Seven_Seg' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:16' bound to instance 'SS' of component 'Seven_Seg' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'Seven_Seg' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:60]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_out_reg' and it is trimmed from '6' to '5' bits. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Seven_Seg' (5#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:34]
	Parameter g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:31' bound to instance 'GEN_UART_RX' of component 'UART_RX' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:257]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:53]
	Parameter g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'STD_FIFO' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:5' bound to instance 'GEN_FIFO_A' of component 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:96]
INFO: [Synth 8-638] synthesizing module 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'STD_FIFO' (6#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:22]
WARNING: [Synth 8-614] signal 'o_RX_DV' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:110]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'STD_FIFO' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:5' bound to instance 'GEN_FIFO_B' of component 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (7#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.262 ; gain = 269.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.191 ; gain = 288.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.191 ; gain = 288.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2756.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
Finished Parsing XDC File [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.020 ; gain = 429.047
39 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2897.020 ; gain = 695.883
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2914.086 ; gain = 17.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:66]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter top_g_WIDTH bound to: 8 - type: integer 
	Parameter top_g_DEPTH bound to: 4 - type: integer 
	Parameter top_g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'barrel_shifter' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:28' bound to instance 'BRL_SHFT1' of component 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:42]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'barrel_shifter' (1#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:42]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'barrel_shifter' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:28' bound to instance 'BRL_SHFT2' of component 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:105]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:16' bound to instance 'BCD_ALU' of component 'ALU' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:194]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:28]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:26]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
	Parameter mul_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:6' bound to instance 'MULITPLY' of component 'MUL' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:92]
INFO: [Synth 8-638] synthesizing module 'MUL' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:18]
	Parameter mul_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL' (3#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:113]
WARNING: [Synth 8-614] signal 'sum_out' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-614] signal 'mul_output' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-614] signal 'div_out' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_2_reg' and it is trimmed from '16' to '8' bits. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:70]
WARNING: [Synth 8-3848] Net div_out in module/entity ALU does not have driver. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:28]
INFO: [Synth 8-3491] module 'Seven_Seg' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:16' bound to instance 'SS' of component 'Seven_Seg' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'Seven_Seg' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:60]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_out_reg' and it is trimmed from '6' to '5' bits. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Seven_Seg' (5#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:34]
	Parameter g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:31' bound to instance 'GEN_UART_RX' of component 'UART_RX' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:257]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:53]
	Parameter g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'STD_FIFO' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:5' bound to instance 'GEN_FIFO_A' of component 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:96]
INFO: [Synth 8-638] synthesizing module 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'STD_FIFO' (6#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:22]
WARNING: [Synth 8-614] signal 'o_RX_DV' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:110]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'STD_FIFO' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:5' bound to instance 'GEN_FIFO_B' of component 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (7#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2939.398 ; gain = 42.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2960.305 ; gain = 63.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2960.305 ; gain = 63.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2967.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
Finished Parsing XDC File [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3056.797 ; gain = 159.777
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3082.605 ; gain = 3.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:66]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter top_g_WIDTH bound to: 8 - type: integer 
	Parameter top_g_DEPTH bound to: 4 - type: integer 
	Parameter top_g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'barrel_shifter' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:28' bound to instance 'BRL_SHFT1' of component 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:42]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'barrel_shifter' (1#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:42]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'barrel_shifter' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/barrel_shifter.vhd:28' bound to instance 'BRL_SHFT2' of component 'barrel_shifter' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:105]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:16' bound to instance 'BCD_ALU' of component 'ALU' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:194]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:28]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:26]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/FA.vhd:14' bound to instance 'SUBorADD' of component 'FA' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:76]
	Parameter mul_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:6' bound to instance 'MULITPLY' of component 'MUL' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:92]
INFO: [Synth 8-638] synthesizing module 'MUL' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:18]
	Parameter mul_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL' (3#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/MUL.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:113]
WARNING: [Synth 8-614] signal 'sum_out' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-614] signal 'mul_output' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-614] signal 'div_out' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_2_reg' and it is trimmed from '16' to '8' bits. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:70]
WARNING: [Synth 8-3848] Net div_out in module/entity ALU does not have driver. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/ALU.vhd:28]
INFO: [Synth 8-3491] module 'Seven_Seg' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:16' bound to instance 'SS' of component 'Seven_Seg' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'Seven_Seg' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:60]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_out_reg' and it is trimmed from '6' to '5' bits. [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Seven_Seg' (5#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/Seven_seg.vhd:34]
	Parameter g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:31' bound to instance 'GEN_UART_RX' of component 'UART_RX' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:257]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:53]
	Parameter g_CLKS_PER_BIT bound to: 869 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'STD_FIFO' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:5' bound to instance 'GEN_FIFO_A' of component 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:96]
INFO: [Synth 8-638] synthesizing module 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'STD_FIFO' (6#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:22]
WARNING: [Synth 8-614] signal 'o_RX_DV' is read in the process but is not in the sensitivity list [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:110]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'STD_FIFO' declared at 'C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/fifo.vhd:5' bound to instance 'GEN_FIFO_B' of component 'STD_FIFO' [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (7#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/UART_RX.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab7_07_Apr_2021/System/System.srcs/sources_1/new/top.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.605 ; gain = 3.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3099.586 ; gain = 20.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3099.586 ; gain = 20.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3107.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
Finished Parsing XDC File [C:/Users/Ahiezer/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3196.258 ; gain = 117.121
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 11 22:42:53 2021...
