// Seed: 4040528309
module module_0 (
    input  wand  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    input  uwire id_7,
    output tri0  id_8
);
  wire id_10;
  id_11(
      .id_0(id_7), .id_1(id_2)
  );
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    output tri1 id_6,
    output supply1 id_7
);
  wire id_9;
  wire id_10;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_2 = id_5;
  wire id_19;
endmodule
