

================================================================
== Vitis HLS Report for 'lenet_predict'
================================================================
* Date:           Sat Dec  7 11:06:07 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1239580|  1239580|  12.396 ms|  12.396 ms|  1239581|  1239581|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv2d_fu_336                                                   |conv2d                                                   |   747937|   747937|   7.479 ms|   7.479 ms|  747937|  747937|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_348   |lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2   |      787|      787|   7.870 us|   7.870 us|     787|     787|       no|
        |grp_conv2d_1_fu_354                                                 |conv2d_1                                                 |   252801|   252801|   2.528 ms|   2.528 ms|  252801|  252801|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_fu_363  |lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21  |      103|      103|   1.030 us|   1.030 us|     103|     103|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369                   |lenet_predict_Pipeline_VITIS_LOOP_79_2                   |     1606|     1606|  16.060 us|  16.060 us|    1606|    1606|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378                  |lenet_predict_Pipeline_VITIS_LOOP_79_22                  |      486|      486|   4.860 us|   4.860 us|     486|     486|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387                  |lenet_predict_Pipeline_VITIS_LOOP_79_23                  |      342|      342|   3.420 us|   3.420 us|     342|     342|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_13_1_fu_396                   |lenet_predict_Pipeline_VITIS_LOOP_13_1                   |       12|       12|   0.120 us|   0.120 us|      12|      12|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_17_2_fu_403                   |lenet_predict_Pipeline_VITIS_LOOP_17_2                   |       43|       43|   0.430 us|   0.430 us|      43|      43|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_21_3_fu_410                   |lenet_predict_Pipeline_VITIS_LOOP_21_3                   |       21|       21|   0.210 us|   0.210 us|      21|      21|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_56_1_fu_416                   |lenet_predict_Pipeline_VITIS_LOOP_56_1                   |       12|       12|   0.120 us|   0.120 us|      12|      12|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |   193200|   193200|      1610|          -|          -|   120|        no|
        |- VITIS_LOOP_76_1  |    41160|    41160|       490|          -|          -|    84|        no|
        |- VITIS_LOOP_76_1  |     3460|     3460|       346|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 19 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 31 
28 --> 29 
29 --> 30 
30 --> 27 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 43 
40 --> 41 
41 --> 42 
42 --> 39 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 55 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%fc3_weights_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc3_weights_74"   --->   Operation 56 'read' 'fc3_weights_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%fc2_weights_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc2_weights_74"   --->   Operation 57 'read' 'fc2_weights_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%fc1_weights_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_weights_74"   --->   Operation 58 'read' 'fc1_weights_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%conv2_filters_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_filters_74"   --->   Operation 59 'read' 'conv2_filters_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%conv1_filters_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_filters_74"   --->   Operation 60 'read' 'conv1_filters_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%input_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_74"   --->   Operation 61 'read' 'input_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i_023_loc = alloca i64 1"   --->   Operation 62 'alloca' 'i_023_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum_9_loc = alloca i64 1"   --->   Operation 63 'alloca' 'sum_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%max_5_loc = alloca i64 1"   --->   Operation 64 'alloca' 'max_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sum_6_loc = alloca i64 1"   --->   Operation 65 'alloca' 'sum_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sum_3_loc = alloca i64 1"   --->   Operation 66 'alloca' 'sum_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 67 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.09ns)   --->   "%conv1_output = alloca i64 1"   --->   Operation 68 'alloca' 'conv1_output' <Predicate = true> <Delay = 1.09>
ST_1 : Operation 69 [1/1] (1.09ns)   --->   "%pool1_output = alloca i64 1" [lenet_main.cpp:35]   --->   Operation 69 'alloca' 'pool1_output' <Predicate = true> <Delay = 1.09>
ST_1 : Operation 70 [1/1] (1.09ns)   --->   "%conv2_output = alloca i64 1"   --->   Operation 70 'alloca' 'conv2_output' <Predicate = true> <Delay = 1.09>
ST_1 : Operation 71 [1/1] (1.09ns)   --->   "%pool2_output = alloca i64 1" [lenet_main.cpp:37]   --->   Operation 71 'alloca' 'pool2_output' <Predicate = true> <Delay = 1.09>
ST_1 : Operation 72 [1/1] (1.09ns)   --->   "%fc1_output = alloca i64 1" [lenet_main.cpp:38]   --->   Operation 72 'alloca' 'fc1_output' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 73 [1/1] (1.09ns)   --->   "%fc2_output = alloca i64 1" [lenet_main.cpp:39]   --->   Operation 73 'alloca' 'fc2_output' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_1 : Operation 74 [1/1] (0.61ns)   --->   "%fc3_output = alloca i64 1" [lenet_main.cpp:40]   --->   Operation 74 'alloca' 'fc3_output' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln43 = call void @conv2d, i32 %gmem, i64 %input_74_read, i32 %conv1_output, i64 %conv1_filters_74_read" [lenet_main.cpp:43]   --->   Operation 75 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %fc1_weights_74_read, i32 2, i32 63" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 76 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.40ns)   --->   "%store_ln76 = store i7 0, i7 %i_2" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 77 'store' 'store_ln76' <Predicate = true> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln43 = call void @conv2d, i32 %gmem, i64 %input_74_read, i32 %conv1_output, i64 %conv1_filters_74_read" [lenet_main.cpp:43]   --->   Operation 78 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2, i32 %conv1_output, i32 %pool1_output"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2, i32 %conv1_output, i32 %pool1_output"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv2d.1, i32 %pool1_output, i32 %conv2_output, i32 %gmem, i64 %conv2_filters_74_read" [lenet_main.cpp:45]   --->   Operation 81 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv2d.1, i32 %pool1_output, i32 %conv2_output, i32 %gmem, i64 %conv2_filters_74_read" [lenet_main.cpp:45]   --->   Operation 82 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21, i32 %conv2_output, i32 %pool2_output"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln1" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 84 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln76" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 85 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21, i32 %conv2_output, i32 %pool2_output"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 88 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 89 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 90 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 91 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 92 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 93 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [lenet_main.cpp:5]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_25, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %predicted_class_74"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %predicted_class_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_2, void @empty, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %predicted_class_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_filters_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_filters_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_4, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_filters_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_5, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_filters_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_6, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_weights_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_weights_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_8, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_weights_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_21, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_weights_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_28, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_weights_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_10, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_weights_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_24, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_2, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 124 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.10>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%i = load i7 %i_2" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 125 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.70ns)   --->   "%icmp_ln76 = icmp_eq  i7 %i, i7 120" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 126 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.70ns)   --->   "%add_ln76 = add i7 %i, i7 1" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 128 'add' 'add_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %VITIS_LOOP_79_2.i.split, void %_Z15fully_connectedPfS_S_S_ii.exit" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 129 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_2, i32 %gmem, i62 %trunc_ln1, i32 %pool2_output, i32 %sum_loc" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 130 'call' 'call_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 131 [1/1] (0.40ns)   --->   "%store_ln76 = store i7 %add_ln76, i7 %i_2" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 131 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.40>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 132 'alloca' 'i_3' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %fc2_weights_74_read, i32 2, i32 63" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 133 'partselect' 'trunc_ln76_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.40ns)   --->   "%store_ln76 = store i7 0, i7 %i_3" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 134 'store' 'store_ln76' <Predicate = (icmp_ln76)> <Delay = 0.40>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_2, i32 %gmem, i62 %trunc_ln1, i32 %pool2_output, i32 %sum_loc" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 135 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.57>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 136 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.71ns)   --->   Input mux for Operation 137 '%tmp_6 = fcmp_ogt  i32 %sum_loc_load, i32 0'
ST_17 : Operation 137 [2/2] (1.85ns)   --->   "%tmp_6 = fcmp_ogt  i32 %sum_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 137 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.08>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i7 %i" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 138 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 139 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %sum_loc_load" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 140 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 141 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 142 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_5, i8 255" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 143 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.88ns)   --->   "%icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 144 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 145 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/2] (2.57ns)   --->   "%tmp_6 = fcmp_ogt  i32 %sum_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 146 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_6" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 147 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7 = select i1 %and_ln7, i32 %sum_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 148 'select' 'select_ln7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%fc1_output_addr = getelementptr i32 %fc1_output, i64 0, i64 %zext_ln76" [lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 149 'getelementptr' 'fc1_output_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (1.09ns)   --->   "%store_ln84 = store i32 %select_ln7, i7 %fc1_output_addr" [lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 150 'store' 'store_ln84' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 151 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 19 <SV = 15> <Delay = 7.30>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i62 %trunc_ln76_1" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 152 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln76_1" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 153 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [8/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 154 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 16> <Delay = 7.30>
ST_20 : Operation 155 [7/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 155 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 7.30>
ST_21 : Operation 156 [6/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 156 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 7.30>
ST_22 : Operation 157 [5/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 157 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 7.30>
ST_23 : Operation 158 [4/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 158 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 7.30>
ST_24 : Operation 159 [3/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 159 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 7.30>
ST_25 : Operation 160 [2/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 160 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 7.30>
ST_26 : Operation 161 [1/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 161 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i28" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 162 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 27 <SV = 23> <Delay = 1.10>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%i_6 = load i7 %i_3" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 163 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln76_1 = icmp_eq  i7 %i_6, i7 84" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 164 'icmp' 'icmp_ln76_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 84, i64 84, i64 84"   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.70ns)   --->   "%add_ln76_1 = add i7 %i_6, i7 1" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 166 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_1, void %VITIS_LOOP_79_2.i28.split, void %_Z15fully_connectedPfS_S_S_ii.exit48" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 167 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_22, i32 %gmem, i62 %trunc_ln76_1, i32 %fc1_output, i32 %sum_3_loc" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 168 'call' 'call_ln76' <Predicate = (!icmp_ln76_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 169 [1/1] (0.40ns)   --->   "%store_ln76 = store i7 %add_ln76_1, i7 %i_3" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 169 'store' 'store_ln76' <Predicate = (!icmp_ln76_1)> <Delay = 0.40>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 170 'alloca' 'i_4' <Predicate = (icmp_ln76_1)> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %fc3_weights_74_read, i32 2, i32 63" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 171 'partselect' 'trunc_ln76_2' <Predicate = (icmp_ln76_1)> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.40ns)   --->   "%store_ln76 = store i4 0, i4 %i_4" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 172 'store' 'store_ln76' <Predicate = (icmp_ln76_1)> <Delay = 0.40>

State 28 <SV = 24> <Delay = 0.00>
ST_28 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_22, i32 %gmem, i62 %trunc_ln76_1, i32 %fc1_output, i32 %sum_3_loc" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 173 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 2.57>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%sum_3_loc_load = load i32 %sum_3_loc"   --->   Operation 174 'load' 'sum_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (0.71ns)   --->   Input mux for Operation 175 '%tmp_8 = fcmp_ogt  i32 %sum_3_loc_load, i32 0'
ST_29 : Operation 175 [2/2] (1.85ns)   --->   "%tmp_8 = fcmp_ogt  i32 %sum_3_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 175 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.08>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i7 %i_6" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 176 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 177 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln7_1 = bitcast i32 %sum_3_loc_load" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 178 'bitcast' 'bitcast_ln7_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7_1, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 179 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %bitcast_ln7_1" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 180 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln7_2 = icmp_ne  i8 %tmp_7, i8 255" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 181 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 182 [1/1] (0.88ns)   --->   "%icmp_ln7_3 = icmp_eq  i23 %trunc_ln7_1, i23 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 182 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_1)   --->   "%or_ln7_1 = or i1 %icmp_ln7_3, i1 %icmp_ln7_2" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 183 'or' 'or_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 184 [1/2] (2.57ns)   --->   "%tmp_8 = fcmp_ogt  i32 %sum_3_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 184 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_1)   --->   "%and_ln7_1 = and i1 %or_ln7_1, i1 %tmp_8" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 185 'and' 'and_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7_1 = select i1 %and_ln7_1, i32 %sum_3_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 186 'select' 'select_ln7_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%fc2_output_addr = getelementptr i32 %fc2_output, i64 0, i64 %zext_ln76_1" [lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 187 'getelementptr' 'fc2_output_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (1.09ns)   --->   "%store_ln84 = store i32 %select_ln7_1, i7 %fc2_output_addr" [lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 188 'store' 'store_ln84' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i28" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 189 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 31 <SV = 24> <Delay = 7.30>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln76_2 = sext i62 %trunc_ln76_2" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 190 'sext' 'sext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln76_2" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 191 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [8/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 192 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 25> <Delay = 7.30>
ST_32 : Operation 193 [7/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 193 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 26> <Delay = 7.30>
ST_33 : Operation 194 [6/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 194 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 27> <Delay = 7.30>
ST_34 : Operation 195 [5/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 195 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 28> <Delay = 7.30>
ST_35 : Operation 196 [4/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 196 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 29> <Delay = 7.30>
ST_36 : Operation 197 [3/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 197 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 30> <Delay = 7.30>
ST_37 : Operation 198 [2/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 198 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 7.30>
ST_38 : Operation 199 [1/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 199 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i51" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 200 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 39 <SV = 32> <Delay = 1.12>
ST_39 : Operation 201 [1/1] (0.00ns)   --->   "%i_7 = load i4 %i_4" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 201 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 202 [1/1] (0.72ns)   --->   "%icmp_ln76_2 = icmp_eq  i4 %i_7, i4 10" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 202 'icmp' 'icmp_ln76_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 204 [1/1] (0.72ns)   --->   "%add_ln76_2 = add i4 %i_7, i4 1" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 204 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_2, void %VITIS_LOOP_79_2.i51.split, void %_Z15fully_connectedPfS_S_S_ii.exit71" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 205 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_23, i32 %gmem, i62 %trunc_ln76_2, i32 %fc2_output, i32 %sum_6_loc" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 206 'call' 'call_ln76' <Predicate = (!icmp_ln76_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 207 [1/1] (0.40ns)   --->   "%store_ln76 = store i4 %add_ln76_2, i4 %i_4" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 207 'store' 'store_ln76' <Predicate = (!icmp_ln76_2)> <Delay = 0.40>
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "%fc3_output_addr = getelementptr i32 %fc3_output, i64 0, i64 0" [lenet_main.cpp:49]   --->   Operation 208 'getelementptr' 'fc3_output_addr' <Predicate = (icmp_ln76_2)> <Delay = 0.00>
ST_39 : Operation 209 [2/2] (0.61ns)   --->   "%max = load i4 %fc3_output_addr" [lenet_support.cpp:12->lenet_main.cpp:52]   --->   Operation 209 'load' 'max' <Predicate = (icmp_ln76_2)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 40 <SV = 33> <Delay = 0.00>
ST_40 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_23, i32 %gmem, i62 %trunc_ln76_2, i32 %fc2_output, i32 %sum_6_loc" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 210 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 34> <Delay = 2.57>
ST_41 : Operation 211 [1/1] (0.00ns)   --->   "%sum_6_loc_load = load i32 %sum_6_loc"   --->   Operation 211 'load' 'sum_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : [1/1] (0.71ns)   --->   Input mux for Operation 212 '%tmp_4 = fcmp_ogt  i32 %sum_6_loc_load, i32 0'
ST_41 : Operation 212 [2/2] (1.85ns)   --->   "%tmp_4 = fcmp_ogt  i32 %sum_6_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 212 'fcmp' 'tmp_4' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 3.60>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i4 %i_7" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 213 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 214 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln7_2 = bitcast i32 %sum_6_loc_load" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 215 'bitcast' 'bitcast_ln7_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7_2, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 216 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i32 %bitcast_ln7_2" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 217 'trunc' 'trunc_ln7_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 218 [1/1] (0.70ns)   --->   "%icmp_ln7_4 = icmp_ne  i8 %tmp_s, i8 255" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 218 'icmp' 'icmp_ln7_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 219 [1/1] (0.88ns)   --->   "%icmp_ln7_5 = icmp_eq  i23 %trunc_ln7_2, i23 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 219 'icmp' 'icmp_ln7_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_2)   --->   "%or_ln7_2 = or i1 %icmp_ln7_5, i1 %icmp_ln7_4" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 220 'or' 'or_ln7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 221 [1/2] (2.57ns)   --->   "%tmp_4 = fcmp_ogt  i32 %sum_6_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 221 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_2)   --->   "%and_ln7_2 = and i1 %or_ln7_2, i1 %tmp_4" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 222 'and' 'and_ln7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 223 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7_2 = select i1 %and_ln7_2, i32 %sum_6_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 223 'select' 'select_ln7_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%fc3_output_addr_1 = getelementptr i32 %fc3_output, i64 0, i64 %zext_ln76_2" [lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 224 'getelementptr' 'fc3_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.61ns)   --->   "%store_ln84 = store i32 %select_ln7_2, i4 %fc3_output_addr_1" [lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 225 'store' 'store_ln84' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i51" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 226 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 43 <SV = 33> <Delay = 0.61>
ST_43 : Operation 227 [1/2] (0.61ns)   --->   "%max = load i4 %fc3_output_addr" [lenet_support.cpp:12->lenet_main.cpp:52]   --->   Operation 227 'load' 'max' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 44 <SV = 34> <Delay = 0.40>
ST_44 : Operation 228 [2/2] (0.40ns)   --->   "%call_ln12 = call void @lenet_predict_Pipeline_VITIS_LOOP_13_1, i32 %max, i32 %fc3_output, i32 %max_5_loc" [lenet_support.cpp:12->lenet_main.cpp:52]   --->   Operation 228 'call' 'call_ln12' <Predicate = true> <Delay = 0.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 35> <Delay = 0.00>
ST_45 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln12 = call void @lenet_predict_Pipeline_VITIS_LOOP_13_1, i32 %max, i32 %fc3_output, i32 %max_5_loc" [lenet_support.cpp:12->lenet_main.cpp:52]   --->   Operation 229 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 36> <Delay = 0.00>
ST_46 : Operation 230 [1/1] (0.00ns)   --->   "%max_5_loc_load = load i32 %max_5_loc"   --->   Operation 230 'load' 'max_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 231 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_17_2, i32 %fc3_output, i32 %max_5_loc_load, i32 %sum_9_loc"   --->   Operation 231 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 37> <Delay = 0.00>
ST_47 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_17_2, i32 %fc3_output, i32 %max_5_loc_load, i32 %sum_9_loc"   --->   Operation 232 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 38> <Delay = 0.00>
ST_48 : Operation 233 [1/1] (0.00ns)   --->   "%sum_9_loc_load = load i32 %sum_9_loc"   --->   Operation 233 'load' 'sum_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 234 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_21_3, i32 %fc3_output, i32 %sum_9_loc_load"   --->   Operation 234 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 39> <Delay = 0.00>
ST_49 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_21_3, i32 %fc3_output, i32 %sum_9_loc_load"   --->   Operation 235 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 40> <Delay = 0.61>
ST_50 : Operation 236 [2/2] (0.61ns)   --->   "%max_prob = load i4 %fc3_output_addr" [lenet_main.cpp:55]   --->   Operation 236 'load' 'max_prob' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 51 <SV = 41> <Delay = 0.61>
ST_51 : Operation 237 [1/2] (0.61ns)   --->   "%max_prob = load i4 %fc3_output_addr" [lenet_main.cpp:55]   --->   Operation 237 'load' 'max_prob' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 52 <SV = 42> <Delay = 0.40>
ST_52 : Operation 238 [2/2] (0.40ns)   --->   "%call_ln55 = call void @lenet_predict_Pipeline_VITIS_LOOP_56_1, i32 %max_prob, i32 %fc3_output, i32 %i_023_loc" [lenet_main.cpp:55]   --->   Operation 238 'call' 'call_ln55' <Predicate = true> <Delay = 0.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 43> <Delay = 0.00>
ST_53 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln55 = call void @lenet_predict_Pipeline_VITIS_LOOP_56_1, i32 %max_prob, i32 %fc3_output, i32 %i_023_loc" [lenet_main.cpp:55]   --->   Operation 239 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 44> <Delay = 1.00>
ST_54 : Operation 240 [1/1] (0.00ns)   --->   "%i_023_loc_load = load i32 %i_023_loc"   --->   Operation 240 'load' 'i_023_loc_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 241 [1/1] (1.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %predicted_class_74, i32 %i_023_loc_load" [lenet_main.cpp:59]   --->   Operation 241 'write' 'write_ln59' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [lenet_main.cpp:62]   --->   Operation 242 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ predicted_class_74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ conv1_filters_74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_bias_74]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_filters_74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_bias_74]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1_weights_74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1_bias_74]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_weights_74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_bias_74]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc3_weights_74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc3_bias_74]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                   (alloca           ) [ 0111111111111111111000000000000000000000000000000000000]
fc3_weights_74_read   (read             ) [ 0011111111111111111111111111111000000000000000000000000]
fc2_weights_74_read   (read             ) [ 0011111111111111111000000000000000000000000000000000000]
fc1_weights_74_read   (read             ) [ 0000000000000000000000000000000000000000000000000000000]
conv2_filters_74_read (read             ) [ 0011111000000000000000000000000000000000000000000000000]
conv1_filters_74_read (read             ) [ 0010000000000000000000000000000000000000000000000000000]
input_74_read         (read             ) [ 0010000000000000000000000000000000000000000000000000000]
i_023_loc             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111]
sum_9_loc             (alloca           ) [ 0011111111111111111111111111111111111111111111111000000]
max_5_loc             (alloca           ) [ 0011111111111111111111111111111111111111111111100000000]
sum_6_loc             (alloca           ) [ 0011111111111111111111111111111111111111111000000000000]
sum_3_loc             (alloca           ) [ 0011111111111111111111111111111000000000000000000000000]
sum_loc               (alloca           ) [ 0011111111111111111000000000000000000000000000000000000]
conv1_output          (alloca           ) [ 0011100000000000000000000000000000000000000000000000000]
pool1_output          (alloca           ) [ 0011111000000000000000000000000000000000000000000000000]
conv2_output          (alloca           ) [ 0011111110000000000000000000000000000000000000000000000]
pool2_output          (alloca           ) [ 0011111111111111111000000000000000000000000000000000000]
fc1_output            (alloca           ) [ 0011111111111111111111111111111000000000000000000000000]
fc2_output            (alloca           ) [ 0011111111111111111111111111111111111111111000000000000]
fc3_output            (alloca           ) [ 0011111111111111111111111111111111111111111111111111110]
trunc_ln1             (partselect       ) [ 0011111111111111111000000000000000000000000000000000000]
store_ln76            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
call_ln43             (call             ) [ 0000000000000000000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000000]
call_ln45             (call             ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln76             (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr             (getelementptr    ) [ 0000000011111110000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000000]
spectopmodule_ln5     (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
empty                 (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
i                     (load             ) [ 0000000000000000111000000000000000000000000000000000000]
icmp_ln76             (icmp             ) [ 0000000000000001111000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
add_ln76              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln76            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
i_3                   (alloca           ) [ 0000000000000001111111111111111000000000000000000000000]
trunc_ln76_1          (partselect       ) [ 0000000000000000000111111111111000000000000000000000000]
store_ln76            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
call_ln76             (call             ) [ 0000000000000000000000000000000000000000000000000000000]
sum_loc_load          (load             ) [ 0000000000000000001000000000000000000000000000000000000]
zext_ln76             (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln76     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
bitcast_ln7           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_5                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln7             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln7              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln7_1            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln7                (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_6                 (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln7               (and              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln7            (select           ) [ 0000000000000000000000000000000000000000000000000000000]
fc1_output_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln84            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln76_1           (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_1           (getelementptr    ) [ 0000000000000000000011111110000000000000000000000000000]
empty_38              (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
i_6                   (load             ) [ 0000000000000000000000000000111000000000000000000000000]
icmp_ln76_1           (icmp             ) [ 0000000000000000000000000001111000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
add_ln76_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln76            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
i_4                   (alloca           ) [ 0000000000000000000000000001111111111111111000000000000]
trunc_ln76_2          (partselect       ) [ 0000000000000000000000000000000111111111111000000000000]
store_ln76            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
call_ln76             (call             ) [ 0000000000000000000000000000000000000000000000000000000]
sum_3_loc_load        (load             ) [ 0000000000000000000000000000001000000000000000000000000]
zext_ln76_1           (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln76     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
bitcast_ln7_1         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_7                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln7_1           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln7_2            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln7_3            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln7_1              (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_8                 (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln7_1             (and              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln7_1          (select           ) [ 0000000000000000000000000000000000000000000000000000000]
fc2_output_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln84            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln76_2           (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_2           (getelementptr    ) [ 0000000000000000000000000000000011111110000000000000000]
empty_39              (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
i_7                   (load             ) [ 0000000000000000000000000000000000000000111000000000000]
icmp_ln76_2           (icmp             ) [ 0000000000000000000000000000000000000001111000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
add_ln76_2            (add              ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln76            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
fc3_output_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000111111111000]
call_ln76             (call             ) [ 0000000000000000000000000000000000000000000000000000000]
sum_6_loc_load        (load             ) [ 0000000000000000000000000000000000000000001000000000000]
zext_ln76_2           (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln76     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
bitcast_ln7_2         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln7_2           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln7_4            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln7_5            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln7_2              (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_4                 (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln7_2             (and              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln7_2          (select           ) [ 0000000000000000000000000000000000000000000000000000000]
fc3_output_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln84            (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln76               (br               ) [ 0000000000000000000000000000000000000000000000000000000]
max                   (load             ) [ 0000000000000000000000000000000000000000000011000000000]
call_ln12             (call             ) [ 0000000000000000000000000000000000000000000000000000000]
max_5_loc_load        (load             ) [ 0000000000000000000000000000000000000000000000010000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000000]
sum_9_loc_load        (load             ) [ 0000000000000000000000000000000000000000000000000100000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000000]
max_prob              (load             ) [ 0000000000000000000000000000000000000000000000000000110]
call_ln55             (call             ) [ 0000000000000000000000000000000000000000000000000000000]
i_023_loc_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000]
write_ln59            (write            ) [ 0000000000000000000000000000000000000000000000000000000]
ret_ln62              (ret              ) [ 0000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_74">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_74"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="predicted_class_74">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predicted_class_74"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_filters_74">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_filters_74"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_bias_74">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_bias_74"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_filters_74">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_filters_74"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_bias_74">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_bias_74"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc1_weights_74">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weights_74"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fc1_bias_74">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_bias_74"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fc2_weights_74">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_weights_74"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fc2_bias_74">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_bias_74"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fc3_weights_74">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_weights_74"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fc3_bias_74">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_bias_74"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_79_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_79_22"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_79_23"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_13_1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_17_2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_21_3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_predict_Pipeline_VITIS_LOOP_56_1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="i_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_023_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="42"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_023_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sum_9_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_9_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="max_5_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_5_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sum_6_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_6_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sum_3_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_3_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sum_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv1_output_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_output/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="pool1_output_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_output/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="conv2_output_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_output/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="pool2_output_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool2_output/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fc1_output_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc1_output/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="fc2_output_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc2_output/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="fc3_output_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc3_output/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/27 "/>
</bind>
</comp>

<comp id="228" class="1004" name="fc3_weights_74_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc3_weights_74_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="fc2_weights_74_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_weights_74_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="fc1_weights_74_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_weights_74_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv2_filters_74_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_filters_74_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv1_filters_74_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_filters_74_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="input_74_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_74_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_readreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="17" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_readreq_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="15" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_38/19 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_readreq_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_39/31 "/>
</bind>
</comp>

<comp id="285" class="1004" name="write_ln59_write_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/54 "/>
</bind>
</comp>

<comp id="292" class="1004" name="fc1_output_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_output_addr/18 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln84_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/18 "/>
</bind>
</comp>

<comp id="304" class="1004" name="fc2_output_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc2_output_addr/30 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln84_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/30 "/>
</bind>
</comp>

<comp id="316" class="1004" name="fc3_output_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc3_output_addr/39 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="max/39 store_ln84/42 max_prob/50 "/>
</bind>
</comp>

<comp id="329" class="1004" name="fc3_output_addr_1_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc3_output_addr_1/42 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_conv2d_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="64" slack="0"/>
<pin id="340" dir="0" index="3" bw="32" slack="0"/>
<pin id="341" dir="0" index="4" bw="64" slack="0"/>
<pin id="342" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_conv2d_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="3" bw="32" slack="0"/>
<pin id="359" dir="0" index="4" bw="64" slack="4"/>
<pin id="360" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="0" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="62" slack="14"/>
<pin id="373" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="4" bw="32" slack="14"/>
<pin id="375" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/15 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="62" slack="9"/>
<pin id="382" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="4" bw="32" slack="23"/>
<pin id="384" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/27 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="0" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="62" slack="9"/>
<pin id="391" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="4" bw="32" slack="32"/>
<pin id="393" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/39 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_13_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="3" bw="32" slack="34"/>
<pin id="401" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/44 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_17_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="32" slack="0"/>
<pin id="407" dir="0" index="3" bw="32" slack="36"/>
<pin id="408" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/46 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_21_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/48 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_lenet_predict_Pipeline_VITIS_LOOP_56_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="3" bw="32" slack="42"/>
<pin id="421" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/52 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/17 tmp_8/29 tmp_4/41 "/>
</bind>
</comp>

<comp id="428" class="1005" name="reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max max_prob "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="62" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="62" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln76_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln76_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="62" slack="6"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="gmem_addr_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="62" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="i_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="14"/>
<pin id="461" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln76_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/15 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln76_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/15 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln76_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="14"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/15 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln76_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="62" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="14"/>
<pin id="482" dir="0" index="2" bw="3" slack="0"/>
<pin id="483" dir="0" index="3" bw="7" slack="0"/>
<pin id="484" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln76_1/15 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln76_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="7" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/15 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sum_loc_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="16"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/17 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln76_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="3"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/18 "/>
</bind>
</comp>

<comp id="501" class="1004" name="bitcast_ln7_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7/18 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_5_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln7_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/18 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln7_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/18 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln7_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="23" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/18 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln7_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/18 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/18 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln7_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="32" slack="0"/>
<pin id="546" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/18 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln76_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="62" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_1/19 "/>
</bind>
</comp>

<comp id="553" class="1004" name="gmem_addr_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="62" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/19 "/>
</bind>
</comp>

<comp id="560" class="1004" name="i_6_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="9"/>
<pin id="562" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/27 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln76_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="0"/>
<pin id="565" dir="0" index="1" bw="7" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/27 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln76_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/27 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln76_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="0" index="1" bw="7" slack="9"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/27 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln76_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="62" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="23"/>
<pin id="583" dir="0" index="2" bw="3" slack="0"/>
<pin id="584" dir="0" index="3" bw="7" slack="0"/>
<pin id="585" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln76_2/27 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln76_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/27 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sum_3_loc_load_load_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="25"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_3_loc_load/29 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln76_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="3"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/30 "/>
</bind>
</comp>

<comp id="602" class="1004" name="bitcast_ln7_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7_1/30 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_7_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="0" index="3" bw="6" slack="0"/>
<pin id="610" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/30 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln7_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/30 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln7_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_2/30 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln7_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="23" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_3/30 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln7_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_1/30 "/>
</bind>
</comp>

<comp id="637" class="1004" name="and_ln7_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_1/30 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln7_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="32" slack="0"/>
<pin id="647" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/30 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln76_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="62" slack="1"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_2/31 "/>
</bind>
</comp>

<comp id="654" class="1004" name="gmem_addr_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="62" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/31 "/>
</bind>
</comp>

<comp id="661" class="1004" name="i_7_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="9"/>
<pin id="663" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/39 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln76_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_2/39 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln76_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/39 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln76_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="9"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/39 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sum_6_loc_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="34"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_6_loc_load/41 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln76_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="3"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/42 "/>
</bind>
</comp>

<comp id="689" class="1004" name="bitcast_ln7_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7_2/42 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_s_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="6" slack="0"/>
<pin id="696" dir="0" index="3" bw="6" slack="0"/>
<pin id="697" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/42 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln7_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_2/42 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln7_4_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_4/42 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln7_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="23" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_5/42 "/>
</bind>
</comp>

<comp id="718" class="1004" name="or_ln7_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_2/42 "/>
</bind>
</comp>

<comp id="724" class="1004" name="and_ln7_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_2/42 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln7_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="2" bw="32" slack="0"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_2/42 "/>
</bind>
</comp>

<comp id="738" class="1004" name="max_5_loc_load_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="36"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_5_loc_load/46 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sum_9_loc_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="38"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_9_loc_load/48 "/>
</bind>
</comp>

<comp id="746" class="1004" name="i_023_loc_load_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="44"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_023_loc_load/54 "/>
</bind>
</comp>

<comp id="750" class="1005" name="i_2_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="0"/>
<pin id="752" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="757" class="1005" name="fc3_weights_74_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="23"/>
<pin id="759" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="fc3_weights_74_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="fc2_weights_74_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="14"/>
<pin id="764" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="fc2_weights_74_read "/>
</bind>
</comp>

<comp id="767" class="1005" name="conv2_filters_74_read_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="4"/>
<pin id="769" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="conv2_filters_74_read "/>
</bind>
</comp>

<comp id="772" class="1005" name="conv1_filters_74_read_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="1"/>
<pin id="774" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_filters_74_read "/>
</bind>
</comp>

<comp id="777" class="1005" name="input_74_read_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="1"/>
<pin id="779" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_74_read "/>
</bind>
</comp>

<comp id="782" class="1005" name="i_023_loc_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="42"/>
<pin id="784" dir="1" index="1" bw="32" slack="42"/>
</pin_list>
<bind>
<opset="i_023_loc "/>
</bind>
</comp>

<comp id="788" class="1005" name="sum_9_loc_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="36"/>
<pin id="790" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="sum_9_loc "/>
</bind>
</comp>

<comp id="794" class="1005" name="max_5_loc_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="34"/>
<pin id="796" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="max_5_loc "/>
</bind>
</comp>

<comp id="800" class="1005" name="sum_6_loc_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="32"/>
<pin id="802" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="sum_6_loc "/>
</bind>
</comp>

<comp id="806" class="1005" name="sum_3_loc_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="23"/>
<pin id="808" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sum_3_loc "/>
</bind>
</comp>

<comp id="812" class="1005" name="sum_loc_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="14"/>
<pin id="814" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="818" class="1005" name="trunc_ln1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="62" slack="6"/>
<pin id="820" dir="1" index="1" bw="62" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="gmem_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="i_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="3"/>
<pin id="831" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="837" class="1005" name="i_3_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="844" class="1005" name="trunc_ln76_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="62" slack="1"/>
<pin id="846" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="gmem_addr_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="i_6_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="7" slack="3"/>
<pin id="860" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="866" class="1005" name="i_4_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="0"/>
<pin id="868" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="873" class="1005" name="trunc_ln76_2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="62" slack="1"/>
<pin id="875" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="gmem_addr_2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="887" class="1005" name="i_7_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="3"/>
<pin id="889" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="895" class="1005" name="fc3_output_addr_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="4" slack="1"/>
<pin id="897" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc3_output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="2" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="134" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="144" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="162" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="132" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="132" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="132" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="132" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="132" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="0" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="258" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="192" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="347"><net_src comp="252" pin="2"/><net_sink comp="336" pin=4"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="0" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="376"><net_src comp="114" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="385"><net_src comp="140" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="394"><net_src comp="152" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="402"><net_src comp="154" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="409"><net_src comp="156" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="415"><net_src comp="158" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="422"><net_src comp="160" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="116" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="323" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="240" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="448"><net_src comp="40" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="456"><net_src comp="0" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="452" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="106" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="459" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="112" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="487"><net_src comp="38" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="510"><net_src comp="122" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="501" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="124" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="126" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="517"><net_src comp="501" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="504" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="128" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="514" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="130" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="518" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="423" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="116" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="549"><net_src comp="542" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="557"><net_src comp="0" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="553" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="567"><net_src comp="560" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="136" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="560" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="112" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="586"><net_src comp="34" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="36" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="38" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="593"><net_src comp="142" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="594" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="601"><net_src comp="598" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="611"><net_src comp="122" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="124" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="126" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="618"><net_src comp="602" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="605" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="128" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="615" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="130" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="619" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="423" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="116" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="650"><net_src comp="643" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="658"><net_src comp="0" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="660"><net_src comp="654" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="146" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="661" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="150" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="681" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="688"><net_src comp="685" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="698"><net_src comp="122" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="689" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="124" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="126" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="705"><net_src comp="689" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="692" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="128" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="702" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="130" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="706" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="423" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="116" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="737"><net_src comp="730" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="741"><net_src comp="738" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="753"><net_src comp="164" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="760"><net_src comp="228" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="765"><net_src comp="234" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="770"><net_src comp="246" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="775"><net_src comp="252" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="780"><net_src comp="258" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="785"><net_src comp="168" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="416" pin=3"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="791"><net_src comp="172" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="797"><net_src comp="176" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="396" pin=3"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="803"><net_src comp="180" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="387" pin=4"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="809"><net_src comp="184" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="815"><net_src comp="188" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="369" pin=4"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="821"><net_src comp="434" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="827"><net_src comp="452" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="832"><net_src comp="459" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="840"><net_src comp="220" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="847"><net_src comp="479" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="856"><net_src comp="553" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="861"><net_src comp="560" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="869"><net_src comp="224" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="876"><net_src comp="580" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="885"><net_src comp="654" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="890"><net_src comp="661" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="898"><net_src comp="316" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="323" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: predicted_class_74 | {54 }
 - Input state : 
	Port: lenet_predict : gmem | {1 2 5 6 7 8 9 10 11 12 13 14 15 16 19 20 21 22 23 24 25 26 27 28 31 32 33 34 35 36 37 38 39 40 }
	Port: lenet_predict : input_74 | {1 }
	Port: lenet_predict : conv1_filters_74 | {1 }
	Port: lenet_predict : conv2_filters_74 | {1 }
	Port: lenet_predict : fc1_weights_74 | {1 }
	Port: lenet_predict : fc2_weights_74 | {1 }
	Port: lenet_predict : fc3_weights_74 | {1 }
  - Chain level:
	State 1
		call_ln43 : 1
		store_ln76 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		gmem_addr : 1
		empty : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln76 : 1
		add_ln76 : 1
		br_ln76 : 2
		store_ln76 : 2
		store_ln76 : 1
	State 16
	State 17
		tmp_6 : 1
	State 18
		tmp_5 : 1
		trunc_ln7 : 1
		icmp_ln7 : 2
		icmp_ln7_1 : 2
		or_ln7 : 3
		and_ln7 : 3
		select_ln7 : 3
		fc1_output_addr : 1
		store_ln84 : 4
	State 19
		gmem_addr_1 : 1
		empty_38 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		icmp_ln76_1 : 1
		add_ln76_1 : 1
		br_ln76 : 2
		store_ln76 : 2
		store_ln76 : 1
	State 28
	State 29
		tmp_8 : 1
	State 30
		tmp_7 : 1
		trunc_ln7_1 : 1
		icmp_ln7_2 : 2
		icmp_ln7_3 : 2
		or_ln7_1 : 3
		and_ln7_1 : 3
		select_ln7_1 : 3
		fc2_output_addr : 1
		store_ln84 : 4
	State 31
		gmem_addr_2 : 1
		empty_39 : 2
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		icmp_ln76_2 : 1
		add_ln76_2 : 1
		br_ln76 : 2
		store_ln76 : 2
		max : 1
	State 40
	State 41
		tmp_4 : 1
	State 42
		tmp_s : 1
		trunc_ln7_2 : 1
		icmp_ln7_4 : 2
		icmp_ln7_5 : 2
		or_ln7_2 : 3
		and_ln7_2 : 3
		select_ln7_2 : 3
		fc3_output_addr_1 : 1
		store_ln84 : 4
	State 43
	State 44
	State 45
	State 46
		call_ln0 : 1
	State 47
	State 48
		call_ln0 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		write_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_conv2d_fu_336                         |    10   |  13.463 |   6941  |   5047  |
|          |  grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_348 |    0    |  0.804  |   130   |   241   |
|          |                         grp_conv2d_1_fu_354                        |    10   | 12.8714 |   3752  |   2994  |
|          | grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_fu_363 |    0    |  0.804  |   123   |   197   |
|          |          grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369         |    5    | 2.54486 |   735   |   457   |
|   call   |         grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378         |    5    | 2.54486 |   729   |   453   |
|          |         grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387         |    5    | 2.54486 |   729   |   453   |
|          |          grp_lenet_predict_Pipeline_VITIS_LOOP_13_1_fu_396         |    0    |  1.206  |   105   |   181   |
|          |          grp_lenet_predict_Pipeline_VITIS_LOOP_17_2_fu_403         |    9    | 1.29457 |   623   |   1163  |
|          |          grp_lenet_predict_Pipeline_VITIS_LOOP_21_3_fu_410         |    0    |  0.402  |   105   |    33   |
|          |          grp_lenet_predict_Pipeline_VITIS_LOOP_56_1_fu_416         |    0    |  1.206  |   141   |   213   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          icmp_ln76_fu_462                          |    0    |    0    |    0    |    14   |
|          |                           icmp_ln7_fu_518                          |    0    |    0    |    0    |    15   |
|          |                          icmp_ln7_1_fu_524                         |    0    |    0    |    0    |    30   |
|          |                         icmp_ln76_1_fu_563                         |    0    |    0    |    0    |    14   |
|   icmp   |                          icmp_ln7_2_fu_619                         |    0    |    0    |    0    |    15   |
|          |                          icmp_ln7_3_fu_625                         |    0    |    0    |    0    |    30   |
|          |                         icmp_ln76_2_fu_664                         |    0    |    0    |    0    |    12   |
|          |                          icmp_ln7_4_fu_706                         |    0    |    0    |    0    |    15   |
|          |                          icmp_ln7_5_fu_712                         |    0    |    0    |    0    |    30   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          select_ln7_fu_542                         |    0    |    0    |    0    |    32   |
|  select  |                         select_ln7_1_fu_643                        |    0    |    0    |    0    |    32   |
|          |                         select_ln7_2_fu_730                        |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           add_ln76_fu_468                          |    0    |    0    |    0    |    14   |
|    add   |                          add_ln76_1_fu_569                         |    0    |    0    |    0    |    14   |
|          |                          add_ln76_2_fu_670                         |    0    |    0    |    0    |    12   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            or_ln7_fu_530                           |    0    |    0    |    0    |    2    |
|    or    |                           or_ln7_1_fu_631                          |    0    |    0    |    0    |    2    |
|          |                           or_ln7_2_fu_718                          |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           and_ln7_fu_536                           |    0    |    0    |    0    |    2    |
|    and   |                          and_ln7_1_fu_637                          |    0    |    0    |    0    |    2    |
|          |                          and_ln7_2_fu_724                          |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                   fc3_weights_74_read_read_fu_228                  |    0    |    0    |    0    |    0    |
|          |                   fc2_weights_74_read_read_fu_234                  |    0    |    0    |    0    |    0    |
|   read   |                   fc1_weights_74_read_read_fu_240                  |    0    |    0    |    0    |    0    |
|          |                  conv2_filters_74_read_read_fu_246                 |    0    |    0    |    0    |    0    |
|          |                  conv1_filters_74_read_read_fu_252                 |    0    |    0    |    0    |    0    |
|          |                      input_74_read_read_fu_258                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_readreq_fu_264                         |    0    |    0    |    0    |    0    |
|  readreq |                         grp_readreq_fu_271                         |    0    |    0    |    0    |    0    |
|          |                         grp_readreq_fu_278                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                       write_ln59_write_fu_285                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                             grp_fu_423                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln1_fu_434                          |    0    |    0    |    0    |    0    |
|          |                         trunc_ln76_1_fu_479                        |    0    |    0    |    0    |    0    |
|partselect|                            tmp_5_fu_504                            |    0    |    0    |    0    |    0    |
|          |                         trunc_ln76_2_fu_580                        |    0    |    0    |    0    |    0    |
|          |                            tmp_7_fu_605                            |    0    |    0    |    0    |    0    |
|          |                            tmp_s_fu_692                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          sext_ln76_fu_449                          |    0    |    0    |    0    |    0    |
|   sext   |                         sext_ln76_1_fu_550                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln76_2_fu_651                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          zext_ln76_fu_497                          |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln76_1_fu_598                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln76_2_fu_685                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln7_fu_514                          |    0    |    0    |    0    |    0    |
|   trunc  |                         trunc_ln7_1_fu_615                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln7_2_fu_702                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                    |    44   | 39.6855 |  14113  |  11755  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|conv1_output|   14   |    0   |    0   |    0   |
|conv2_output|    4   |    0   |    0   |    0   |
| fc1_output |    2   |    0   |    0   |    0   |
| fc2_output |    2   |    0   |    0   |    0   |
| fc3_output |    0   |   64   |    5   |    0   |
|pool1_output|    4   |    0   |    0   |    0   |
|pool2_output|    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   28   |   64   |    5   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|conv1_filters_74_read_reg_772|   64   |
|conv2_filters_74_read_reg_767|   64   |
| fc2_weights_74_read_reg_762 |   64   |
|   fc3_output_addr_reg_895   |    4   |
| fc3_weights_74_read_reg_757 |   64   |
|     gmem_addr_1_reg_853     |   32   |
|     gmem_addr_2_reg_882     |   32   |
|      gmem_addr_reg_824      |   32   |
|      i_023_loc_reg_782      |   32   |
|         i_2_reg_750         |    7   |
|         i_3_reg_837         |    7   |
|         i_4_reg_866         |    4   |
|         i_6_reg_858         |    7   |
|         i_7_reg_887         |    4   |
|          i_reg_829          |    7   |
|    input_74_read_reg_777    |   64   |
|      max_5_loc_reg_794      |   32   |
|           reg_428           |   32   |
|      sum_3_loc_reg_806      |   32   |
|      sum_6_loc_reg_800      |   32   |
|      sum_9_loc_reg_788      |   32   |
|       sum_loc_reg_812       |   32   |
|      trunc_ln1_reg_818      |   62   |
|     trunc_ln76_1_reg_844    |   62   |
|     trunc_ln76_2_reg_873    |   62   |
+-----------------------------+--------+
|            Total            |   866  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_264 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_271 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_278 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_323 |  p0  |   3  |   4  |   12   ||    14   |
|  grp_conv2d_fu_336 |  p2  |   2  |  64  |   128  ||    9    |
|  grp_conv2d_fu_336 |  p4  |   2  |  64  |   128  ||    9    |
|     grp_fu_423     |  p0  |   3  |  32  |   96   ||    14   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   556  || 2.90257 ||    73   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   44   |   39   |  14113 |  11755 |    -   |
|   Memory  |   28   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   73   |    -   |
|  Register |    -   |    -   |    -   |   866  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   28   |   44   |   42   |  15043 |  11833 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
