// Seed: 404181937
module module_0 #(
    parameter id_2 = 32'd30
);
  logic [7:0][-1 'b0 : -1 'b0] id_1 = id_1;
  wire _id_2;
  wire id_3 = id_1[id_2];
  assign module_1.id_6 = 0;
  parameter id_4 = -1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    output supply1 id_6,
    output wire id_7,
    output tri0 id_8
);
  wire id_10;
  ;
  wire id_11;
  ;
  wire id_12;
  module_0 modCall_1 ();
endmodule
