// Seed: 556397816
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1;
  module_0();
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  module_3();
endmodule
module module_3;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_3();
  wire id_5;
  assign id_4 = 1;
  wire id_6;
  assign id_4 = id_3;
  wire id_7;
endmodule
