#ifndef AC312_P_3_A0025_DSI_VDO_H
#define AC312_P_3_A0025_DSI_VDO_H

#define REGFLAG_CMD             0xFFFA
#define REGFLAG_DELAY           0xFFFC
#define REGFLAG_UDELAY          0xFFFB
#define REGFLAG_END_OF_TABLE    0xFFFD

#define MODE_NUM	3

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120[] = {
    {REGFLAG_CMD, 5, {0xF0, 0xAA, 0x55, 0xA5, 0x80}},
    {REGFLAG_CMD, 4, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
    {REGFLAG_CMD, 2, {0x6F, 0x0B}},
    {REGFLAG_CMD, 2, {0xF5, 0x02}},
    {REGFLAG_CMD, 2, {0x6F, 0x46}},
    {REGFLAG_CMD, 3, {0xF4, 0x07, 0x09}},
    {REGFLAG_CMD, 2, {0x6F, 0x4A}},
    {REGFLAG_CMD, 3, {0xF4, 0x08, 0x0A}},
    {REGFLAG_CMD, 2, {0x6F, 0x56}},
    {REGFLAG_CMD, 3, {0xF4, 0x44, 0x44}},
    {REGFLAG_CMD, 2, {0x6F, 0x18}},
    {REGFLAG_CMD, 2, {0xF4, 0x73}},
    {REGFLAG_CMD, 2, {0x6F, 0x2A}},
    {REGFLAG_CMD, 2, {0xF4, 0x08}},
    {REGFLAG_CMD, 2, {0x6F, 0x08}},
    {REGFLAG_CMD, 2, {0xF6, 0x54}},
    {REGFLAG_CMD, 2, {0x6F, 0x0A}},
    {REGFLAG_CMD, 6, {0xF6, 0x70, 0x70, 0x70, 0x70, 0x70}},
    {REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x81}},
    {REGFLAG_CMD, 2, {0x6F, 0x3C}},
    {REGFLAG_CMD, 2, {0xF5, 0x84}},
    {REGFLAG_CMD, 2, {0x6F, 0x0B}},
    {REGFLAG_CMD, 2, {0xFD, 0x40}},
    {REGFLAG_CMD, 2, {0x17, 0x03}},
    {REGFLAG_CMD, 2, {0x71, 0x00}},
    {REGFLAG_CMD, 9, {0x8D, 0x00, 0x00, 0x04, 0x37, 0x00, 0x00, 0x09, 0x43}},
    {REGFLAG_CMD, 10, {0x88, 0x01, 0x02, 0x1B, 0x08, 0x78, 0x00, 0x00, 0x00, 0x00}},
    {REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0x37}},
    {REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x09, 0x43}},
    {REGFLAG_CMD, 3, {0x90, 0x03, 0x43}},
    {REGFLAG_CMD, 19, {0x91, 0xAB, 0x28, 0x00, 0x04, 0xC2, 0x00, 0x02, 0x0E, 0x00, 0x56, 0x00, 0x07, 0x20, 0x00, 0x19, 0x6D, 0x10, 0xF0}},
    {REGFLAG_CMD, 2, {0x53, 0x20}},
    {REGFLAG_CMD, 17, {0x3B, 0x00, 0x1C, 0x00, 0x30, 0x00, 0x1C, 0x03, 0x60, 0x00, 0x1C, 0x09, 0xC0, 0x00, 0x1C, 0x00, 0x30}},
    {REGFLAG_CMD, 2, {0x6F, 0x10}},
    {REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x30}},
    {REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
    {REGFLAG_CMD, 2, {0x6F, 0x02}},
    {REGFLAG_CMD, 3, {0xB5, 0x24, 0xC6}},
    {REGFLAG_CMD, 2, {0x6F, 0x23}},
    {REGFLAG_CMD, 3, {0xB5, 0x24, 0x06}},
    {REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
    {REGFLAG_CMD, 2, {0x6F, 0x02}},
    {REGFLAG_CMD, 2, {0xB5, 0x0C}},
    {REGFLAG_CMD, 2, {0x2F, 0x01}},
    {REGFLAG_CMD, 2, {0x35, 0x00}},
    {REGFLAG_CMD, 2, {0x5F, 0x01}},
    {REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},
    {REGFLAG_CMD, 1, {0x11}}, // Sleep out
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
    {REGFLAG_CMD, 1, {0x29}}, // Display out
};

struct LCM_setting_table dsi_on_cmd_sdc90[] = {
    {REGFLAG_CMD, 5, {0xF0, 0xAA, 0x55, 0xA5, 0x80}},
    {REGFLAG_CMD, 4, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
    {REGFLAG_CMD, 2, {0x6F, 0x0B}},
    {REGFLAG_CMD, 2, {0xF5, 0x02}},
    {REGFLAG_CMD, 2, {0x6F, 0x46}},
    {REGFLAG_CMD, 3, {0xF4, 0x07, 0x09}},
    {REGFLAG_CMD, 2, {0x6F, 0x4A}},
    {REGFLAG_CMD, 3, {0xF4, 0x08, 0x0A}},
    {REGFLAG_CMD, 2, {0x6F, 0x56}},
    {REGFLAG_CMD, 3, {0xF4, 0x44, 0x44}},
    {REGFLAG_CMD, 2, {0x6F, 0x18}},
    {REGFLAG_CMD, 2, {0xF4, 0x73}},
    {REGFLAG_CMD, 2, {0x6F, 0x2A}},
    {REGFLAG_CMD, 2, {0xF4, 0x08}},
    {REGFLAG_CMD, 2, {0x6F, 0x08}},
    {REGFLAG_CMD, 2, {0xF6, 0x54}},
    {REGFLAG_CMD, 2, {0x6F, 0x0A}},
    {REGFLAG_CMD, 6, {0xF6, 0x70, 0x70, 0x70, 0x70, 0x70}},
    {REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x81}},
    {REGFLAG_CMD, 2, {0x6F, 0x3C}},
    {REGFLAG_CMD, 2, {0xF5, 0x84}},
    {REGFLAG_CMD, 2, {0x6F, 0x0B}},
    {REGFLAG_CMD, 2, {0xFD, 0x40}},
    {REGFLAG_CMD, 2, {0x17, 0x03}},
    {REGFLAG_CMD, 2, {0x71, 0x00}},
    {REGFLAG_CMD, 9, {0x8D, 0x00, 0x00, 0x04, 0x37, 0x00, 0x00, 0x09, 0x43}},
    {REGFLAG_CMD, 10, {0x88, 0x01, 0x02, 0x1B, 0x08, 0x78, 0x00, 0x00, 0x00, 0x00}},
    {REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0x37}},
    {REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x09, 0x43}},
    {REGFLAG_CMD, 3, {0x90, 0x03, 0x43}},
    {REGFLAG_CMD, 19, {0x91, 0xAB, 0x28, 0x00, 0x04, 0xC2, 0x00, 0x02, 0x0E, 0x00, 0x56, 0x00, 0x07, 0x20, 0x00, 0x19, 0x6D, 0x10, 0xF0}},
    {REGFLAG_CMD, 2, {0x53, 0x20}},
    {REGFLAG_CMD, 17, {0x3B, 0x00, 0x1C, 0x00, 0x30, 0x00, 0x1C, 0x03, 0x60, 0x00, 0x1C, 0x09, 0xC0, 0x00, 0x1C, 0x00, 0x30}},
    {REGFLAG_CMD, 2, {0x6F, 0x10}},
    {REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x30}},
    {REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
    {REGFLAG_CMD, 2, {0x6F, 0x02}},
    {REGFLAG_CMD, 3, {0xB5, 0x24, 0xC6}},
    {REGFLAG_CMD, 2, {0x6F, 0x23}},
    {REGFLAG_CMD, 3, {0xB5, 0x24, 0x06}},
    {REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
    {REGFLAG_CMD, 2, {0x6F, 0x02}},
    {REGFLAG_CMD, 2, {0xB5, 0x0C}},
    {REGFLAG_CMD, 2, {0x2F, 0x02}},
    {REGFLAG_CMD, 2, {0x35, 0x00}},
    {REGFLAG_CMD, 2, {0x5F, 0x01}},
    {REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},
    {REGFLAG_CMD, 1, {0x11}}, // Sleep out
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
    {REGFLAG_CMD, 1, {0x29}}, // Display out
};

struct LCM_setting_table dsi_on_cmd_sdc60[] = {
    {REGFLAG_CMD, 5, {0xF0, 0xAA, 0x55, 0xA5, 0x80}},
    {REGFLAG_CMD, 4, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
    {REGFLAG_CMD, 2, {0x6F, 0x0B}},
    {REGFLAG_CMD, 2, {0xF5, 0x02}},
    {REGFLAG_CMD, 2, {0x6F, 0x46}},
    {REGFLAG_CMD, 3, {0xF4, 0x07, 0x09}},
    {REGFLAG_CMD, 2, {0x6F, 0x4A}},
    {REGFLAG_CMD, 3, {0xF4, 0x08, 0x0A}},
    {REGFLAG_CMD, 2, {0x6F, 0x56}},
    {REGFLAG_CMD, 3, {0xF4, 0x44, 0x44}},
    {REGFLAG_CMD, 2, {0x6F, 0x18}},
    {REGFLAG_CMD, 2, {0xF4, 0x73}},
    {REGFLAG_CMD, 2, {0x6F, 0x2A}},
    {REGFLAG_CMD, 2, {0xF4, 0x08}},
    {REGFLAG_CMD, 2, {0x6F, 0x08}},
    {REGFLAG_CMD, 2, {0xF6, 0x54}},
    {REGFLAG_CMD, 2, {0x6F, 0x0A}},
    {REGFLAG_CMD, 6, {0xF6, 0x70, 0x70, 0x70, 0x70, 0x70}},
    {REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x81}},
    {REGFLAG_CMD, 2, {0x6F, 0x3C}},
    {REGFLAG_CMD, 2, {0xF5, 0x84}},
    {REGFLAG_CMD, 2, {0x6F, 0x0B}},
    {REGFLAG_CMD, 2, {0xFD, 0x40}},
    {REGFLAG_CMD, 2, {0x17, 0x03}},
    {REGFLAG_CMD, 2, {0x71, 0x00}},
    {REGFLAG_CMD, 9, {0x8D, 0x00, 0x00, 0x04, 0x37, 0x00, 0x00, 0x09, 0x43}},
    {REGFLAG_CMD, 10, {0x88, 0x01, 0x02, 0x1B, 0x08, 0x78, 0x00, 0x00, 0x00, 0x00}},
    {REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0x37}},
    {REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x09, 0x43}},
    {REGFLAG_CMD, 3, {0x90, 0x03, 0x43}},
    {REGFLAG_CMD, 19, {0x91, 0xAB, 0x28, 0x00, 0x04, 0xC2, 0x00, 0x02, 0x0E, 0x00, 0x56, 0x00, 0x07, 0x20, 0x00, 0x19, 0x6D, 0x10, 0xF0}},
    {REGFLAG_CMD, 2, {0x53, 0x20}},
    {REGFLAG_CMD, 17, {0x3B, 0x00, 0x1C, 0x00, 0x30, 0x00, 0x1C, 0x03, 0x60, 0x00, 0x1C, 0x09, 0xC0, 0x00, 0x1C, 0x00, 0x30}},
    {REGFLAG_CMD, 2, {0x6F, 0x10}},
    {REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x30}},
    {REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
    {REGFLAG_CMD, 2, {0x6F, 0x02}},
    {REGFLAG_CMD, 3, {0xB5, 0x24, 0xC6}},
    {REGFLAG_CMD, 2, {0x6F, 0x23}},
    {REGFLAG_CMD, 3, {0xB5, 0x24, 0x06}},
    {REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
    {REGFLAG_CMD, 2, {0x6F, 0x02}},
    {REGFLAG_CMD, 2, {0xB5, 0x0C}},
    {REGFLAG_CMD, 2, {0x2F, 0x03}},
    {REGFLAG_CMD, 2, {0x35, 0x00}},
    {REGFLAG_CMD, 2, {0x5F, 0x01}},
    {REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},
    {REGFLAG_CMD, 1, {0x11}}, // Sleep out
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
    {REGFLAG_CMD, 1, {0x29}}, // Display out
};

/* --------------- panel common --------------- */
/* -------------------------demura setting start---------------------- */
static struct LCM_setting_table dsi_demura0_bl[] = {
	/* demura1 1147 <= level*/
	{REGFLAG_CMD, 21, {0xA9 ,0x02 ,0x04 ,0xB5 ,0x01 ,0x03 ,0x00 ,0x00 ,0x03 ,0x02 ,0x00 ,0xC0 ,0x09 ,0x09 ,0x00 ,0x01 ,0x00 ,0x9D ,0x00 ,0x00 ,0xAA}},
};

static struct LCM_setting_table dsi_demura1_bl[] = {
	/* demura0 level > 1147 */
	{REGFLAG_CMD, 21, {0xA9 ,0x02 ,0x04 ,0xB5 ,0x01 ,0x03 ,0x00 ,0x00 ,0x0C ,0x02 ,0x00 ,0xC0 ,0x09 ,0x09 ,0x55 ,0x01 ,0x00 ,0x9D ,0x00 ,0x00 ,0xAA}},
};
#endif
/* -------------------------doze mode setting start------------------------- */
struct LCM_setting_table aod_on_cmd[] = {
	/* AOD Mode ON */
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xB6}},
};

struct LCM_setting_table aod_off_cmd[] = {
	/* AOD Mode OFF */
	//{REGFLAG_CMD, 1, {0x38}},
};

struct LCM_setting_table aod_high_mode[] = {
	//{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xB6}},
};

struct LCM_setting_table aod_low_mode[] = {
	//{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 3, {0x51, 0x01, 0xD6}},
};

struct LCM_setting_table hbm_on_cmd[] = {
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFF}},
};

struct LCM_setting_table hbm_off_cmd[] = {
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table lhbm_pressed_icon_on_cmd_below_70nit[] = {
	{REGFLAG_CMD,32, {0xA9,0x01,0x00,0x87,0x00,0x00,0x25,0x02,0x00,0xB2,0x1E,0x1E,0x00,0x02,0x00,0xDF,0x00,0x00,0x01,0x02,0x00,0xDF,0x32,0x32,0x16,0x01,0x00,0x51,0x09,0x0A,0x84,0x7C}},
	{REGFLAG_CMD,21, {0xA9,0x02,0x04,0xB5,0x01,0x03,0x00,0x00,0x0C,0x02,0x00,0xC0,0x09,0x09,0x55,0x01,0x00,0x9D,0x00,0x00,0xAA}},
};

struct LCM_setting_table lhbm_pressed_icon_on_cmd_above_70nit[] = {
	{REGFLAG_CMD,32, {0xA9,0x01,0x00,0x87,0x00,0x00,0x05,0x02,0x00,0xB2,0x1E,0x1E,0x00,0x02,0x00,0xDF,0x00,0x00,0x01,0x02,0x00,0xDF,0x32,0x32,0x06,0x01,0x00,0x51,0x09,0x0A,0x00,0x00}},
};

struct LCM_setting_table lhbm_pressed_icon_off_cmd_above_70nit[] = {
	{REGFLAG_CMD,20, {0xA9,0x01,0x00,0x87,0x00,0x00,0x20,0x01,0x00,0x51,0x09,0x0A,0x00,0x00,0x02,0x00,0xB2,0x1E,0x1E,0x80}},
};

struct LCM_setting_table lhbm_pressed_icon_off_cmd_below_70nit[] = {
	{REGFLAG_CMD,20, {0xA9,0x01,0x00,0x87,0x00,0x00,0x20,0x01,0x00,0x51,0x09,0x0A,0x00,0x00,0x02,0x00,0xB2,0x1E,0x1E,0x80}},
	{REGFLAG_CMD,21, {0xA9,0x02,0x04,0xB5,0x01,0x03,0x00,0x00,0x03,0x02,0x00,0xC0,0x09,0x09,0x00,0x01,0x00,0x9D,0x00,0x00,0xAA}},
};