--- verilog_synth_clean.tmp	2025-08-17 09:06:18.067081873 -0700
+++ uhdm_synth_clean.tmp	2025-08-17 09:06:18.063082952 -0700
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
-(* dynports =  1  *)
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:1.1-20.10" *)
 module param_test(clk, rst, data_in, data_out);
 (* src = "dut.sv:6.29-6.32" *)
@@ -15,6 +15,7 @@
 (* src = "dut.sv:7.29-7.32" *)
 input rst;
 wire rst;
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
 \$_SDFF_PP0_  \data_out_reg[0]  /* _0_ */ (
 .C(clk),
@@ -22,6 +23,7 @@
 .Q(data_out[0]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
 \$_SDFF_PP1_  \data_out_reg[1]  /* _1_ */ (
 .C(clk),
@@ -29,6 +31,7 @@
 .Q(data_out[1]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
 \$_SDFF_PP0_  \data_out_reg[2]  /* _2_ */ (
 .C(clk),
@@ -36,6 +39,7 @@
 .Q(data_out[2]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
 \$_SDFF_PP1_  \data_out_reg[3]  /* _3_ */ (
 .C(clk),
@@ -43,6 +47,7 @@
 .Q(data_out[3]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
 \$_SDFF_PP0_  \data_out_reg[4]  /* _4_ */ (
 .C(clk),
@@ -50,6 +55,7 @@
 .Q(data_out[4]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
 \$_SDFF_PP1_  \data_out_reg[5]  /* _5_ */ (
 .C(clk),
@@ -57,6 +63,7 @@
 .Q(data_out[5]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
 \$_SDFF_PP0_  \data_out_reg[6]  /* _6_ */ (
 .C(clk),
@@ -64,6 +71,7 @@
 .Q(data_out[6]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
 \$_SDFF_PP1_  \data_out_reg[7]  /* _7_ */ (
 .C(clk),
