// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_1_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgG_dout,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_full_n,
        imgRB_write,
        pixBuf_val_V_2_2_0627_i,
        pixBuf_val_V_2_1_0626_i,
        pixBuf_val_V_2_0_0625_i,
        pixBuf_val_V_1_2_0624_i,
        pixBuf_val_V_1_1_0623_i,
        pixBuf_val_V_1_0_0622_i,
        pixBuf_val_V_0_2_0_i,
        pixBuf_val_V_0_1_0_i,
        pixBuf_val_V_0_0_0_i,
        pixWindow_val_val_V_2_2_2_0_i,
        pixWindow_val_val_V_2_2_1_0_i,
        pixWindow_val_val_V_2_2_0_0_i,
        pixWindow_val_val_V_2_1_2_0_i,
        pixWindow_val_val_V_2_1_1_0_i,
        pixWindow_val_val_V_2_1_0_0_i,
        pixWindow_val_val_V_1_2_2_0_i,
        pixWindow_val_val_V_1_2_1_0_i,
        pixWindow_val_val_V_1_2_0_0_i,
        pixWindow_val_val_V_0_2_2_0_i,
        pixWindow_val_val_V_0_2_1_0_i,
        pixWindow_val_val_V_0_2_0_0_i,
        pixWindow_val_val_V_0_1_2_0_i,
        pixWindow_val_val_V_0_1_1_0_i,
        pixWindow_val_val_V_0_1_0_0_i,
        add_ln582_i,
        out_y_i,
        x_phase_i,
        xor_i,
        width_cast,
        lineBuffer_val_V_0_i_address0,
        lineBuffer_val_V_0_i_ce0,
        lineBuffer_val_V_0_i_we0,
        lineBuffer_val_V_0_i_d0,
        lineBuffer_val_V_0_i_address1,
        lineBuffer_val_V_0_i_ce1,
        lineBuffer_val_V_0_i_q1,
        lineBuffer_val_V_1_i_address0,
        lineBuffer_val_V_1_i_ce0,
        lineBuffer_val_V_1_i_we0,
        lineBuffer_val_V_1_i_d0,
        lineBuffer_val_V_1_i_address1,
        lineBuffer_val_V_1_i_ce1,
        lineBuffer_val_V_1_i_q1,
        cmp37_i,
        cmp140_i,
        idxprom373_t_i,
        red_i,
        idxprom238_t_i,
        pixBuf_val_V_2_2_1_i_out,
        pixBuf_val_V_2_2_1_i_out_ap_vld,
        pixBuf_val_V_2_1_1_i_out,
        pixBuf_val_V_2_1_1_i_out_ap_vld,
        pixBuf_val_V_2_0_1_i_out,
        pixBuf_val_V_2_0_1_i_out_ap_vld,
        pixBuf_val_V_1_2_1_i_out,
        pixBuf_val_V_1_2_1_i_out_ap_vld,
        pixBuf_val_V_1_1_1_i_out,
        pixBuf_val_V_1_1_1_i_out_ap_vld,
        pixBuf_val_V_1_0_1_i_out,
        pixBuf_val_V_1_0_1_i_out_ap_vld,
        pixBuf_val_V_0_2_1_i_out,
        pixBuf_val_V_0_2_1_i_out_ap_vld,
        pixBuf_val_V_0_1_1_i_out,
        pixBuf_val_V_0_1_1_i_out_ap_vld,
        pixBuf_val_V_0_0_1_i_out,
        pixBuf_val_V_0_0_1_i_out_ap_vld,
        pixWindow_val_val_V_2_1_2_1_i_out,
        pixWindow_val_val_V_2_1_2_1_i_out_ap_vld,
        pixWindow_val_val_V_2_1_1_1_i_out,
        pixWindow_val_val_V_2_1_1_1_i_out_ap_vld,
        pixWindow_val_val_V_2_1_0_1_i_out,
        pixWindow_val_val_V_2_1_0_1_i_out_ap_vld,
        pixWindow_val_val_V_2_0_2_i_out,
        pixWindow_val_val_V_2_0_2_i_out_ap_vld,
        pixWindow_val_val_V_2_0_1_i_out,
        pixWindow_val_val_V_2_0_1_i_out_ap_vld,
        pixWindow_val_val_V_2_0_0_i_out,
        pixWindow_val_val_V_2_0_0_i_out_ap_vld,
        pixWindow_val_val_V_1_1_2_i_out,
        pixWindow_val_val_V_1_1_2_i_out_ap_vld,
        pixWindow_val_val_V_1_1_1_i_out,
        pixWindow_val_val_V_1_1_1_i_out_ap_vld,
        pixWindow_val_val_V_1_1_0_i_out,
        pixWindow_val_val_V_1_1_0_i_out_ap_vld,
        pixWindow_val_val_V_0_1_2_1_i_out,
        pixWindow_val_val_V_0_1_2_1_i_out_ap_vld,
        pixWindow_val_val_V_0_1_1_1_i_out,
        pixWindow_val_val_V_0_1_1_1_i_out_ap_vld,
        pixWindow_val_val_V_0_1_0_1_i_out,
        pixWindow_val_val_V_0_1_0_1_i_out_ap_vld,
        pixWindow_val_val_V_0_0_2_i_out,
        pixWindow_val_val_V_0_0_2_i_out_ap_vld,
        pixWindow_val_val_V_0_0_1_i_out,
        pixWindow_val_val_V_0_0_1_i_out_ap_vld,
        pixWindow_val_val_V_0_0_0_i_out,
        pixWindow_val_val_V_0_0_0_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] imgG_dout;
input   imgG_empty_n;
output   imgG_read;
output  [47:0] imgRB_din;
input   imgRB_full_n;
output   imgRB_write;
input  [9:0] pixBuf_val_V_2_2_0627_i;
input  [9:0] pixBuf_val_V_2_1_0626_i;
input  [9:0] pixBuf_val_V_2_0_0625_i;
input  [9:0] pixBuf_val_V_1_2_0624_i;
input  [9:0] pixBuf_val_V_1_1_0623_i;
input  [9:0] pixBuf_val_V_1_0_0622_i;
input  [9:0] pixBuf_val_V_0_2_0_i;
input  [9:0] pixBuf_val_V_0_1_0_i;
input  [9:0] pixBuf_val_V_0_0_0_i;
input  [9:0] pixWindow_val_val_V_2_2_2_0_i;
input  [9:0] pixWindow_val_val_V_2_2_1_0_i;
input  [9:0] pixWindow_val_val_V_2_2_0_0_i;
input  [9:0] pixWindow_val_val_V_2_1_2_0_i;
input  [9:0] pixWindow_val_val_V_2_1_1_0_i;
input  [9:0] pixWindow_val_val_V_2_1_0_0_i;
input  [9:0] pixWindow_val_val_V_1_2_2_0_i;
input  [9:0] pixWindow_val_val_V_1_2_1_0_i;
input  [9:0] pixWindow_val_val_V_1_2_0_0_i;
input  [9:0] pixWindow_val_val_V_0_2_2_0_i;
input  [9:0] pixWindow_val_val_V_0_2_1_0_i;
input  [9:0] pixWindow_val_val_V_0_2_0_0_i;
input  [9:0] pixWindow_val_val_V_0_1_2_0_i;
input  [9:0] pixWindow_val_val_V_0_1_1_0_i;
input  [9:0] pixWindow_val_val_V_0_1_0_0_i;
input  [10:0] add_ln582_i;
input  [11:0] out_y_i;
input  [0:0] x_phase_i;
input  [14:0] xor_i;
input  [10:0] width_cast;
output  [10:0] lineBuffer_val_V_0_i_address0;
output   lineBuffer_val_V_0_i_ce0;
output   lineBuffer_val_V_0_i_we0;
output  [29:0] lineBuffer_val_V_0_i_d0;
output  [10:0] lineBuffer_val_V_0_i_address1;
output   lineBuffer_val_V_0_i_ce1;
input  [29:0] lineBuffer_val_V_0_i_q1;
output  [10:0] lineBuffer_val_V_1_i_address0;
output   lineBuffer_val_V_1_i_ce0;
output   lineBuffer_val_V_1_i_we0;
output  [29:0] lineBuffer_val_V_1_i_d0;
output  [10:0] lineBuffer_val_V_1_i_address1;
output   lineBuffer_val_V_1_i_ce1;
input  [29:0] lineBuffer_val_V_1_i_q1;
input  [0:0] cmp37_i;
input  [0:0] cmp140_i;
input  [1:0] idxprom373_t_i;
input   red_i;
input  [1:0] idxprom238_t_i;
output  [9:0] pixBuf_val_V_2_2_1_i_out;
output   pixBuf_val_V_2_2_1_i_out_ap_vld;
output  [9:0] pixBuf_val_V_2_1_1_i_out;
output   pixBuf_val_V_2_1_1_i_out_ap_vld;
output  [9:0] pixBuf_val_V_2_0_1_i_out;
output   pixBuf_val_V_2_0_1_i_out_ap_vld;
output  [9:0] pixBuf_val_V_1_2_1_i_out;
output   pixBuf_val_V_1_2_1_i_out_ap_vld;
output  [9:0] pixBuf_val_V_1_1_1_i_out;
output   pixBuf_val_V_1_1_1_i_out_ap_vld;
output  [9:0] pixBuf_val_V_1_0_1_i_out;
output   pixBuf_val_V_1_0_1_i_out_ap_vld;
output  [9:0] pixBuf_val_V_0_2_1_i_out;
output   pixBuf_val_V_0_2_1_i_out_ap_vld;
output  [9:0] pixBuf_val_V_0_1_1_i_out;
output   pixBuf_val_V_0_1_1_i_out_ap_vld;
output  [9:0] pixBuf_val_V_0_0_1_i_out;
output   pixBuf_val_V_0_0_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_2_1_2_1_i_out;
output   pixWindow_val_val_V_2_1_2_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_2_1_1_1_i_out;
output   pixWindow_val_val_V_2_1_1_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_2_1_0_1_i_out;
output   pixWindow_val_val_V_2_1_0_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_2_0_2_i_out;
output   pixWindow_val_val_V_2_0_2_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_2_0_1_i_out;
output   pixWindow_val_val_V_2_0_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_2_0_0_i_out;
output   pixWindow_val_val_V_2_0_0_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_1_1_2_i_out;
output   pixWindow_val_val_V_1_1_2_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_1_1_1_i_out;
output   pixWindow_val_val_V_1_1_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_1_1_0_i_out;
output   pixWindow_val_val_V_1_1_0_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_0_1_2_1_i_out;
output   pixWindow_val_val_V_0_1_2_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_0_1_1_1_i_out;
output   pixWindow_val_val_V_0_1_1_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_0_1_0_1_i_out;
output   pixWindow_val_val_V_0_1_0_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_0_0_2_i_out;
output   pixWindow_val_val_V_0_0_2_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_0_0_1_i_out;
output   pixWindow_val_val_V_0_0_1_i_out_ap_vld;
output  [9:0] pixWindow_val_val_V_0_0_0_i_out;
output   pixWindow_val_val_V_0_0_0_i_out_ap_vld;

reg ap_idle;
reg imgG_read;
reg imgRB_write;
reg lineBuffer_val_V_0_i_ce0;
reg lineBuffer_val_V_0_i_we0;
reg lineBuffer_val_V_0_i_ce1;
reg lineBuffer_val_V_1_i_ce0;
reg lineBuffer_val_V_1_i_we0;
reg lineBuffer_val_V_1_i_ce1;
reg pixBuf_val_V_2_2_1_i_out_ap_vld;
reg pixBuf_val_V_2_1_1_i_out_ap_vld;
reg pixBuf_val_V_2_0_1_i_out_ap_vld;
reg pixBuf_val_V_1_2_1_i_out_ap_vld;
reg pixBuf_val_V_1_1_1_i_out_ap_vld;
reg pixBuf_val_V_1_0_1_i_out_ap_vld;
reg pixBuf_val_V_0_2_1_i_out_ap_vld;
reg pixBuf_val_V_0_1_1_i_out_ap_vld;
reg pixBuf_val_V_0_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_0_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_0_0_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_0_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_0_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_0_0_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln585_reg_2662;
reg   [0:0] icmp_ln595_reg_2671;
wire   [0:0] cmp37_i_read_reg_2658;
reg    ap_predicate_op140_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_6_reg_2709;
reg   [0:0] tmp_6_reg_2709_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln585_fu_1213_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgG_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRB_blk_n;
reg   [9:0] downleft_val_V_1_reg_838;
reg   [9:0] pix_val_V_3_reg_848;
reg   [9:0] pix_val_V_3_reg_848_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] pix_val_V_3_reg_848_pp0_iter4_reg;
reg   [9:0] upleft_val_V_1_reg_885;
reg   [9:0] pix_val_V_4_reg_913;
reg   [9:0] pix_val_V_reg_923;
reg   [0:0] icmp_ln585_reg_2662_pp0_iter1_reg;
reg   [0:0] icmp_ln585_reg_2662_pp0_iter2_reg;
reg   [0:0] icmp_ln585_reg_2662_pp0_iter3_reg;
reg   [0:0] icmp_ln585_reg_2662_pp0_iter4_reg;
wire   [63:0] zext_ln585_1_fu_1225_p1;
reg   [63:0] zext_ln585_1_reg_2666;
reg   [63:0] zext_ln585_1_reg_2666_pp0_iter1_reg;
wire   [0:0] icmp_ln595_fu_1241_p2;
reg   [0:0] icmp_ln595_reg_2671_pp0_iter1_reg;
reg   [10:0] lineBuffer_val_V_0_i_addr_reg_2675;
wire   [0:0] cmp110_i_fu_1247_p2;
reg   [0:0] cmp110_i_reg_2686;
reg   [0:0] cmp110_i_reg_2686_pp0_iter1_reg;
wire   [0:0] icmp_ln724_fu_1269_p2;
reg   [0:0] icmp_ln724_reg_2705;
reg   [0:0] icmp_ln724_reg_2705_pp0_iter1_reg;
reg   [0:0] icmp_ln724_reg_2705_pp0_iter2_reg;
reg   [0:0] icmp_ln724_reg_2705_pp0_iter3_reg;
reg   [0:0] icmp_ln724_reg_2705_pp0_iter4_reg;
reg   [0:0] tmp_6_reg_2709_pp0_iter1_reg;
reg   [0:0] tmp_6_reg_2709_pp0_iter2_reg;
reg   [0:0] tmp_6_reg_2709_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_0_0_0_2_reg_2713;
reg   [9:0] pixWindow_val_val_V_0_0_0_2_reg_2713_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_0_0_1_2_reg_2719;
reg   [9:0] pixWindow_val_val_V_0_0_1_2_reg_2719_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_0_0_2_2_reg_2724;
reg   [9:0] pixWindow_val_val_V_0_0_2_2_reg_2724_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_0_1_0_2_reg_2730;
reg   [9:0] pixWindow_val_val_V_0_1_0_2_reg_2730_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_0_1_1_2_reg_2735;
reg   [9:0] pixWindow_val_val_V_0_1_1_2_reg_2735_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_0_1_2_2_reg_2740;
reg   [9:0] pixWindow_val_val_V_0_1_2_2_reg_2740_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_1_1_0_2_reg_2745;
reg   [9:0] pixWindow_val_val_V_1_1_0_2_reg_2745_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_1_1_1_2_reg_2751;
reg   [9:0] pixWindow_val_val_V_1_1_1_2_reg_2751_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_1_1_2_2_reg_2756;
reg   [9:0] pixWindow_val_val_V_1_1_2_2_reg_2756_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_2_0_0_2_reg_2762;
reg   [9:0] pixWindow_val_val_V_2_0_0_2_reg_2762_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_2_0_1_2_reg_2768;
reg   [9:0] pixWindow_val_val_V_2_0_1_2_reg_2768_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_2_0_2_2_reg_2773;
reg   [9:0] pixWindow_val_val_V_2_0_2_2_reg_2773_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_2_1_0_2_reg_2779;
reg   [9:0] pixWindow_val_val_V_2_1_0_2_reg_2779_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_2_1_1_2_reg_2784;
reg   [9:0] pixWindow_val_val_V_2_1_1_2_reg_2784_pp0_iter3_reg;
reg   [9:0] pixWindow_val_val_V_2_1_2_2_reg_2789;
reg   [9:0] pixWindow_val_val_V_2_1_2_2_reg_2789_pp0_iter3_reg;
wire   [9:0] select_ln662_3_fu_1542_p3;
wire   [9:0] select_ln662_5_fu_1557_p3;
wire   [9:0] pixWindow_val_val_V_1_2_2_fu_1564_p3;
wire   [9:0] pixWindow_val_val_V_1_2_0_fu_1579_p3;
wire   [9:0] select_ln662_12_fu_1610_p3;
wire   [9:0] select_ln662_14_fu_1625_p3;
wire   [10:0] zext_ln1526_1_fu_1668_p1;
reg   [10:0] zext_ln1526_1_reg_2824;
wire   [10:0] zext_ln1526_2_fu_1702_p1;
reg   [10:0] zext_ln1526_2_reg_2829;
wire   [0:0] enable_V_fu_1804_p2;
reg   [0:0] enable_V_reg_2834;
wire   [0:0] icmp_ln1057_fu_1810_p2;
reg   [0:0] icmp_ln1057_reg_2840;
wire   [0:0] icmp_ln1057_3_fu_1816_p2;
reg   [0:0] icmp_ln1057_3_reg_2845;
wire   [0:0] icmp_ln1057_4_fu_1822_p2;
reg   [0:0] icmp_ln1057_4_reg_2850;
wire   [0:0] icmp_ln1057_5_fu_1828_p2;
reg   [0:0] icmp_ln1057_5_reg_2855;
wire   [0:0] icmp_ln1057_6_fu_1834_p2;
reg   [0:0] icmp_ln1057_6_reg_2860;
wire   [10:0] ret_23_fu_1855_p2;
reg   [10:0] ret_23_reg_2865;
reg   [10:0] ret_23_reg_2865_pp0_iter3_reg;
wire   [10:0] ret_25_fu_1876_p2;
reg   [10:0] ret_25_reg_2870;
reg   [10:0] ret_25_reg_2870_pp0_iter3_reg;
wire   [5:0] enable_V_7_fu_2043_p3;
wire   [10:0] ret_21_fu_2065_p2;
reg   [10:0] ret_21_reg_2879;
wire   [10:0] ret_22_fu_2085_p2;
reg   [10:0] ret_22_reg_2884;
wire   [11:0] zext_ln715_fu_2090_p1;
wire   [11:0] zext_ln717_fu_2094_p1;
wire   [9:0] CH_fu_2098_p5;
reg   [9:0] CH_reg_2899;
wire   [11:0] CV_fu_2255_p2;
reg   [11:0] CV_reg_2904;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [9:0] ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_phi_fu_814_p4;
wire   [9:0] select_ln662_9_fu_1586_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_3_i_reg_811;
reg   [9:0] ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_phi_fu_823_p4;
wire   [9:0] select_ln662_10_fu_1594_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_3_i_reg_820;
reg   [9:0] ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_phi_fu_832_p4;
wire   [9:0] select_ln662_11_fu_1602_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_3_i_reg_829;
reg   [9:0] ap_phi_mux_downleft_val_V_1_phi_fu_841_p4;
wire   [9:0] select_ln662_13_fu_1617_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_838;
reg   [9:0] ap_phi_mux_pix_val_V_3_phi_fu_851_p4;
wire   [9:0] pixWindow_val_val_V_1_2_1_fu_1571_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pix_val_V_3_reg_848;
reg   [9:0] ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_phi_fu_861_p4;
wire   [9:0] select_ln662_fu_1518_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_3_i_reg_858;
reg   [9:0] ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_phi_fu_870_p4;
wire   [9:0] select_ln662_1_fu_1526_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_3_i_reg_867;
reg   [9:0] ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_phi_fu_879_p4;
wire   [9:0] select_ln662_2_fu_1534_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_3_i_reg_876;
reg   [9:0] ap_phi_mux_upleft_val_V_1_phi_fu_888_p4;
wire   [9:0] select_ln662_4_fu_1549_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_885;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_895;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_895;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_895;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_895;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_904;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_904;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_904;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_904;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_4_reg_913;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_4_reg_913;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_val_V_4_reg_913;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_val_V_4_reg_913;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_reg_923;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_reg_923;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_val_V_reg_923;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_val_V_reg_923;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_933;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_933;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_933;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_933;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_942;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_942;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_942;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_942;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_951;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_951;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_951;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_951;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_951;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_979;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_979;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_979;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_979;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_979;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_1007;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_1007;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_1007;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_1007;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_1007;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_V_reg_1035;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_V_reg_1035;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_V_reg_1035;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_reg_1035;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_reg_1035;
reg   [11:0] ap_phi_mux_r_1_phi_fu_1066_p4;
wire   [11:0] r_fu_2264_p3;
reg   [11:0] ap_phi_reg_pp0_iter5_r_1_reg_1063;
wire   [11:0] ap_phi_reg_pp0_iter0_r_1_reg_1063;
reg   [11:0] ap_phi_reg_pp0_iter1_r_1_reg_1063;
reg   [11:0] ap_phi_reg_pp0_iter2_r_1_reg_1063;
reg   [11:0] ap_phi_reg_pp0_iter3_r_1_reg_1063;
reg   [11:0] ap_phi_reg_pp0_iter4_r_1_reg_1063;
reg   [11:0] ap_phi_mux_b_1_phi_fu_1075_p4;
wire   [11:0] b_fu_2271_p3;
reg   [11:0] ap_phi_reg_pp0_iter5_b_1_reg_1072;
wire   [11:0] ap_phi_reg_pp0_iter0_b_1_reg_1072;
reg   [11:0] ap_phi_reg_pp0_iter1_b_1_reg_1072;
reg   [11:0] ap_phi_reg_pp0_iter2_b_1_reg_1072;
reg   [11:0] ap_phi_reg_pp0_iter3_b_1_reg_1072;
reg   [11:0] ap_phi_reg_pp0_iter4_b_1_reg_1072;
reg   [10:0] x_fu_284;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_z;
wire   [10:0] x_5_fu_1219_p2;
reg   [9:0] pixWindow_val_val_V_0_0_0_fu_288;
reg   [9:0] pixWindow_val_val_V_0_0_1_fu_292;
reg   [9:0] pixWindow_val_val_V_0_0_2_fu_296;
reg   [9:0] pixWindow_val_val_V_0_1_0_fu_300;
reg   [9:0] pixWindow_val_val_V_0_1_1_fu_304;
reg   [9:0] pixWindow_val_val_V_0_1_2_fu_308;
reg   [9:0] pixWindow_val_val_V_1_1_0_fu_312;
reg   [9:0] pixWindow_val_val_V_1_1_1_fu_316;
reg   [9:0] pixWindow_val_val_V_1_1_2_fu_320;
reg   [9:0] pixWindow_val_val_V_2_0_0_fu_324;
reg   [9:0] pixWindow_val_val_V_2_0_1_fu_328;
reg   [9:0] pixWindow_val_val_V_2_0_2_fu_332;
reg   [9:0] pixWindow_val_val_V_2_1_0_fu_336;
reg   [9:0] pixWindow_val_val_V_2_1_1_fu_340;
reg   [9:0] pixWindow_val_val_V_2_1_2_fu_344;
reg   [9:0] pixWindow_val_val_V_2_2_0_fu_348;
wire   [9:0] pixBuf_val_V_0_0_1_fu_1294_p1;
wire   [9:0] pixBuf_val_V_0_0_fu_1387_p1;
reg   [9:0] pixWindow_val_val_V_2_2_1_fu_352;
wire   [9:0] pixBuf_val_V_0_1_fu_1391_p4;
reg   [9:0] pixWindow_val_val_V_2_2_2_fu_356;
wire   [9:0] pixBuf_val_V_0_2_fu_1401_p4;
reg   [9:0] pixWindow_val_val_V_1_1_0_1_fu_360;
reg   [9:0] pixWindow_val_val_V_1_1_1_1_fu_364;
reg   [9:0] pixWindow_val_val_V_1_1_2_1_fu_368;
reg   [9:0] pixWindow_val_val_V_0_2_0_fu_372;
wire   [9:0] pixBuf_val_V_2_0_fu_1318_p1;
reg   [9:0] pixWindow_val_val_V_0_2_1_fu_376;
reg   [9:0] pixWindow_val_val_V_0_2_2_fu_380;
reg    ap_block_pp0_stage0_01001;
wire   [11:0] zext_ln585_fu_1209_p1;
wire   [0:0] trunc_ln593_fu_1231_p1;
wire   [0:0] xor_ln724_fu_1253_p2;
wire   [0:0] xor_ln724_1_fu_1259_p2;
wire   [14:0] zext_ln724_fu_1265_p1;
wire   [11:0] out_x_fu_1235_p2;
wire   [11:0] or_ln785_fu_1275_p2;
wire   [9:0] select_ln680_2_fu_1646_p3;
wire   [9:0] select_ln680_1_fu_1639_p3;
wire   [9:0] select_ln680_fu_1632_p3;
wire   [10:0] zext_ln1526_fu_1664_p1;
wire   [10:0] ret_fu_1672_p2;
wire   [9:0] empty_154_fu_1678_p1;
wire   [0:0] abscond_i_fu_1688_p2;
wire   [9:0] neg_i_fu_1682_p2;
wire   [10:0] ret_9_fu_1706_p2;
wire   [9:0] empty_155_fu_1712_p1;
wire   [0:0] abscond59_i_fu_1722_p2;
wire   [9:0] neg58_i_fu_1716_p2;
wire   [10:0] zext_ln1526_3_fu_1736_p1;
wire   [10:0] ret_10_fu_1740_p2;
wire   [9:0] empty_156_fu_1746_p1;
wire   [0:0] abscond62_i_fu_1756_p2;
wire   [9:0] neg61_i_fu_1750_p2;
wire   [10:0] zext_ln1526_4_fu_1770_p1;
wire   [10:0] ret_11_fu_1774_p2;
wire   [9:0] empty_157_fu_1780_p1;
wire   [0:0] abscond65_i_fu_1790_p2;
wire   [9:0] neg64_i_fu_1784_p2;
wire   [9:0] agdiff_V_fu_1694_p3;
wire   [9:0] agdiff_V_1_fu_1728_p3;
wire   [9:0] agdiff_V_2_fu_1762_p3;
wire   [9:0] agdiff_V_3_fu_1796_p3;
wire   [9:0] tmp_3_i_fu_1840_p5;
wire   [10:0] zext_ln1526_7_fu_1851_p1;
wire   [9:0] tmp_4_i_fu_1861_p5;
wire   [10:0] zext_ln1526_8_fu_1872_p1;
wire   [1:0] or_ln_i_fu_1960_p3;
wire   [1:0] zext_ln721_fu_1957_p1;
wire   [1:0] enable_V_1_fu_1967_p3;
wire   [2:0] enable_V_2_fu_1978_p3;
wire   [2:0] zext_ln721_1_fu_1974_p1;
wire   [2:0] enable_V_3_fu_1986_p3;
wire   [3:0] or_ln888_2_i_fu_1997_p3;
wire   [3:0] zext_ln721_2_fu_1993_p1;
wire   [3:0] enable_V_4_fu_2005_p3;
wire   [4:0] enable_V_5_fu_2016_p3;
wire   [4:0] zext_ln721_3_fu_2012_p1;
wire   [4:0] enable_V_6_fu_2024_p3;
wire   [5:0] or_ln888_4_i_fu_2035_p3;
wire   [5:0] zext_ln721_4_fu_2031_p1;
wire   [9:0] tmp_i_fu_2050_p5;
wire   [10:0] zext_ln1526_5_fu_2061_p1;
wire   [9:0] tmp_2_i_fu_2070_p5;
wire   [10:0] zext_ln1526_6_fu_2081_p1;
wire   [10:0] select_ln1524_fu_2109_p3;
wire   [10:0] ret_13_fu_2117_p2;
wire   [10:0] select_ln1524_1_fu_2126_p3;
wire   [10:0] ret_15_fu_2134_p2;
wire  signed [11:0] sext_ln1524_1_fu_2139_p1;
wire  signed [11:0] sext_ln1524_fu_2122_p1;
wire   [10:0] select_ln1524_2_fu_2149_p3;
wire   [11:0] lhs_V_3_fu_2143_p2;
wire   [10:0] ret_24_fu_2157_p2;
wire   [10:0] select_ln1524_3_fu_2170_p3;
wire   [10:0] ret_26_fu_2178_p2;
wire  signed [11:0] sext_ln1525_1_fu_2166_p1;
wire  signed [11:0] sext_ln1525_2_fu_2183_p1;
wire   [11:0] add_ln1525_fu_2187_p2;
wire  signed [12:0] sext_ln1525_3_fu_2193_p1;
wire  signed [12:0] sext_ln1525_fu_2162_p1;
wire   [12:0] ret_20_fu_2197_p2;
wire   [12:0] sub_ln1543_fu_2211_p2;
wire   [11:0] trunc_ln1543_1_i_fu_2217_p4;
wire   [0:0] tmp_fu_2203_p3;
wire   [11:0] sub_ln1543_1_fu_2227_p2;
wire   [11:0] trunc_ln1543_2_i_fu_2233_p4;
wire   [11:0] zext_ln1526_9_fu_2251_p1;
wire   [11:0] select_ln1543_fu_2243_p3;
wire   [0:0] r_fu_2264_p0;
wire   [11:0] zext_ln82_fu_2261_p1;
wire   [0:0] b_fu_2271_p0;
wire   [1:0] tmp_3_fu_2286_p4;
wire   [0:0] tmp_2_fu_2278_p3;
wire   [0:0] xor_ln315_fu_2306_p2;
wire   [0:0] icmp_ln779_fu_2296_p2;
wire   [0:0] or_ln315_fu_2320_p2;
wire   [9:0] select_ln315_fu_2312_p3;
wire   [9:0] trunc_ln315_fu_2302_p1;
wire   [1:0] tmp_5_fu_2342_p4;
wire   [0:0] tmp_4_fu_2334_p3;
wire   [0:0] xor_ln315_1_fu_2362_p2;
wire   [0:0] icmp_ln781_fu_2352_p2;
wire   [0:0] or_ln315_1_fu_2376_p2;
wire   [9:0] select_ln315_2_fu_2368_p3;
wire   [9:0] trunc_ln315_1_fu_2358_p1;
wire   [9:0] select_ln315_3_fu_2382_p3;
wire   [9:0] select_ln315_1_fu_2326_p3;
wire   [41:0] tmp_6_i_fu_2390_p6;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op109_load_state1;
reg    ap_enable_operation_109;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op122_load_state2;
reg    ap_enable_operation_122;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op145_store_state2;
reg    ap_enable_operation_145;
reg    ap_predicate_op111_load_state1;
reg    ap_enable_operation_111;
reg    ap_predicate_op126_load_state2;
reg    ap_enable_operation_126;
reg    ap_predicate_op196_store_state3;
reg    ap_enable_operation_196;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1666;
reg    ap_condition_1670;
reg    ap_condition_1674;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

system_v_demosaic_0_1_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U140(
    .din0(pixWindow_val_val_V_0_2_0_fu_372),
    .din1(pixWindow_val_val_V_0_2_1_fu_376),
    .din2(pixWindow_val_val_V_0_2_2_fu_380),
    .din3(idxprom373_t_i),
    .dout(tmp_3_i_fu_1840_p5)
);

system_v_demosaic_0_1_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U141(
    .din0(pixWindow_val_val_V_2_2_0_fu_348),
    .din1(pixWindow_val_val_V_2_2_1_fu_352),
    .din2(pixWindow_val_val_V_2_2_2_fu_356),
    .din3(idxprom373_t_i),
    .dout(tmp_4_i_fu_1861_p5)
);

system_v_demosaic_0_1_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U142(
    .din0(ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_942),
    .din1(upleft_val_V_1_reg_885),
    .din2(ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_933),
    .din3(idxprom373_t_i),
    .dout(tmp_i_fu_2050_p5)
);

system_v_demosaic_0_1_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U143(
    .din0(ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_904),
    .din1(downleft_val_V_1_reg_838),
    .din2(ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_895),
    .din3(idxprom373_t_i),
    .dout(tmp_2_i_fu_2070_p5)
);

system_v_demosaic_0_1_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U144(
    .din0(pix_val_V_reg_923),
    .din1(pix_val_V_3_reg_848_pp0_iter3_reg),
    .din2(pix_val_V_4_reg_913),
    .din3(idxprom238_t_i),
    .dout(CH_fu_2098_p5)
);

system_v_demosaic_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_904 <= pixWindow_val_val_V_2_0_0_fu_324;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_904 <= select_ln662_14_fu_1625_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_904 <= ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_904;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_895 <= pixWindow_val_val_V_2_0_2_fu_332;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_895 <= select_ln662_12_fu_1610_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_895 <= ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_895;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_913 <= pixWindow_val_val_V_1_1_2_fu_320;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_913 <= pixWindow_val_val_V_1_2_2_fu_1564_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_913 <= ap_phi_reg_pp0_iter2_pix_val_V_4_reg_913;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_923 <= pixWindow_val_val_V_1_1_0_fu_312;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_923 <= pixWindow_val_val_V_1_2_0_fu_1579_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_923 <= ap_phi_reg_pp0_iter2_pix_val_V_reg_923;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_942 <= pixWindow_val_val_V_0_0_0_fu_288;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_942 <= select_ln662_5_fu_1557_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_942 <= ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_942;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_933 <= pixWindow_val_val_V_0_0_2_fu_296;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_933 <= select_ln662_3_fu_1542_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_933 <= ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_933;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd63) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd62) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd31) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd30) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd60) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd56) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd52) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd48) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd26) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd24) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd10) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd8) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_1007 <= 1'd1;
    end else if (((~(enable_V_7_fu_2043_p3 == 6'd33) & ~(enable_V_7_fu_2043_p3 == 6'd32) & ~(enable_V_7_fu_2043_p3 == 6'd1) & ~(enable_V_7_fu_2043_p3 == 6'd0) & ~(enable_V_7_fu_2043_p3 == 6'd26) & ~(enable_V_7_fu_2043_p3 == 6'd24) & ~(enable_V_7_fu_2043_p3 == 6'd10) & ~(enable_V_7_fu_2043_p3 == 6'd8) & ~(enable_V_7_fu_2043_p3 == 6'd60) & ~(enable_V_7_fu_2043_p3 == 6'd56) & ~(enable_V_7_fu_2043_p3 == 6'd52) & ~(enable_V_7_fu_2043_p3 == 6'd48) & ~(enable_V_7_fu_2043_p3 == 6'd15) & ~(enable_V_7_fu_2043_p3 == 6'd11) & ~(enable_V_7_fu_2043_p3 == 6'd7) & ~(enable_V_7_fu_2043_p3 == 6'd3) & ~(enable_V_7_fu_2043_p3 == 6'd55) & ~(enable_V_7_fu_2043_p3 == 6'd53) & ~(enable_V_7_fu_2043_p3 == 6'd39) & ~(enable_V_7_fu_2043_p3 == 6'd37) & ~(enable_V_7_fu_2043_p3 == 6'd63) & ~(enable_V_7_fu_2043_p3 == 6'd62) & ~(enable_V_7_fu_2043_p3 == 6'd31) & ~(enable_V_7_fu_2043_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd55) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd53) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd39) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd37) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd15) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd11) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd7) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd3) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd33) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd32) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd1) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd0) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_1007 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_1007 <= ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd55) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd53) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd39) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd37) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd60) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd56) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd52) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd48) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd33) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd32) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd1) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd0) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_979 <= 1'd1;
    end else if (((~(enable_V_7_fu_2043_p3 == 6'd33) & ~(enable_V_7_fu_2043_p3 == 6'd32) & ~(enable_V_7_fu_2043_p3 == 6'd1) & ~(enable_V_7_fu_2043_p3 == 6'd0) & ~(enable_V_7_fu_2043_p3 == 6'd26) & ~(enable_V_7_fu_2043_p3 == 6'd24) & ~(enable_V_7_fu_2043_p3 == 6'd10) & ~(enable_V_7_fu_2043_p3 == 6'd8) & ~(enable_V_7_fu_2043_p3 == 6'd60) & ~(enable_V_7_fu_2043_p3 == 6'd56) & ~(enable_V_7_fu_2043_p3 == 6'd52) & ~(enable_V_7_fu_2043_p3 == 6'd48) & ~(enable_V_7_fu_2043_p3 == 6'd15) & ~(enable_V_7_fu_2043_p3 == 6'd11) & ~(enable_V_7_fu_2043_p3 == 6'd7) & ~(enable_V_7_fu_2043_p3 == 6'd3) & ~(enable_V_7_fu_2043_p3 == 6'd55) & ~(enable_V_7_fu_2043_p3 == 6'd53) & ~(enable_V_7_fu_2043_p3 == 6'd39) & ~(enable_V_7_fu_2043_p3 == 6'd37) & ~(enable_V_7_fu_2043_p3 == 6'd63) & ~(enable_V_7_fu_2043_p3 == 6'd62) & ~(enable_V_7_fu_2043_p3 == 6'd31) & ~(enable_V_7_fu_2043_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd63) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd62) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd31) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd30) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd15) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd11) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd7) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd3) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd26) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd24) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd10) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd8) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_979 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_979 <= ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_979;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd15) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd11) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd7) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd3) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd26) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd24) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd10) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd8) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd33) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd32) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd1) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd0) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_951 <= 1'd1;
    end else if (((~(enable_V_7_fu_2043_p3 == 6'd33) & ~(enable_V_7_fu_2043_p3 == 6'd32) & ~(enable_V_7_fu_2043_p3 == 6'd1) & ~(enable_V_7_fu_2043_p3 == 6'd0) & ~(enable_V_7_fu_2043_p3 == 6'd26) & ~(enable_V_7_fu_2043_p3 == 6'd24) & ~(enable_V_7_fu_2043_p3 == 6'd10) & ~(enable_V_7_fu_2043_p3 == 6'd8) & ~(enable_V_7_fu_2043_p3 == 6'd60) & ~(enable_V_7_fu_2043_p3 == 6'd56) & ~(enable_V_7_fu_2043_p3 == 6'd52) & ~(enable_V_7_fu_2043_p3 == 6'd48) & ~(enable_V_7_fu_2043_p3 == 6'd15) & ~(enable_V_7_fu_2043_p3 == 6'd11) & ~(enable_V_7_fu_2043_p3 == 6'd7) & ~(enable_V_7_fu_2043_p3 == 6'd3) & ~(enable_V_7_fu_2043_p3 == 6'd55) & ~(enable_V_7_fu_2043_p3 == 6'd53) & ~(enable_V_7_fu_2043_p3 == 6'd39) & ~(enable_V_7_fu_2043_p3 == 6'd37) & ~(enable_V_7_fu_2043_p3 == 6'd63) & ~(enable_V_7_fu_2043_p3 == 6'd62) & ~(enable_V_7_fu_2043_p3 == 6'd31) & ~(enable_V_7_fu_2043_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd63) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd62) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd31) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd30) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd55) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd53) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd39) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd37) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd60) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd56) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd52) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd48) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_951 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_951 <= ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_951;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd63) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd62) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd31) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd30) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd55) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd53) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd39) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd37) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd15) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd11) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd7) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd3) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_reg_1035 <= 1'd1;
    end else if (((~(enable_V_7_fu_2043_p3 == 6'd33) & ~(enable_V_7_fu_2043_p3 == 6'd32) & ~(enable_V_7_fu_2043_p3 == 6'd1) & ~(enable_V_7_fu_2043_p3 == 6'd0) & ~(enable_V_7_fu_2043_p3 == 6'd26) & ~(enable_V_7_fu_2043_p3 == 6'd24) & ~(enable_V_7_fu_2043_p3 == 6'd10) & ~(enable_V_7_fu_2043_p3 == 6'd8) & ~(enable_V_7_fu_2043_p3 == 6'd60) & ~(enable_V_7_fu_2043_p3 == 6'd56) & ~(enable_V_7_fu_2043_p3 == 6'd52) & ~(enable_V_7_fu_2043_p3 == 6'd48) & ~(enable_V_7_fu_2043_p3 == 6'd15) & ~(enable_V_7_fu_2043_p3 == 6'd11) & ~(enable_V_7_fu_2043_p3 == 6'd7) & ~(enable_V_7_fu_2043_p3 == 6'd3) & ~(enable_V_7_fu_2043_p3 == 6'd55) & ~(enable_V_7_fu_2043_p3 == 6'd53) & ~(enable_V_7_fu_2043_p3 == 6'd39) & ~(enable_V_7_fu_2043_p3 == 6'd37) & ~(enable_V_7_fu_2043_p3 == 6'd63) & ~(enable_V_7_fu_2043_p3 == 6'd62) & ~(enable_V_7_fu_2043_p3 == 6'd31) & ~(enable_V_7_fu_2043_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd60) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd56) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd52) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd48) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd26) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd24) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd10) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd8) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_2043_p3 == 6'd33) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_2043_p3 == 6'd32) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd1) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_2043_p3 == 6'd0) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_reg_1035 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_reg_1035 <= ap_phi_reg_pp0_iter3_en_rgd_V_reg_1035;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln724_reg_2705_pp0_iter3_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_b_1_reg_1072 <= zext_ln717_fu_2094_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_b_1_reg_1072 <= ap_phi_reg_pp0_iter4_b_1_reg_1072;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln724_reg_2705_pp0_iter3_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_r_1_reg_1063 <= zext_ln715_fu_2090_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_r_1_reg_1063 <= ap_phi_reg_pp0_iter4_r_1_reg_1063;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            downleft_val_V_1_reg_838 <= pixWindow_val_val_V_2_0_1_fu_328;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            downleft_val_V_1_reg_838 <= select_ln662_13_fu_1617_p3;
        end else if (~(icmp_ln585_reg_2662_pp0_iter1_reg == 1'd1)) begin
            downleft_val_V_1_reg_838 <= ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_838;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_0_0_fu_288 <= pixWindow_val_val_V_0_1_0_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_0_0_fu_288 <= ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_phi_fu_879_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_0_1_fu_292 <= pixWindow_val_val_V_0_1_1_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_0_1_fu_292 <= ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_phi_fu_870_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_0_2_fu_296 <= pixWindow_val_val_V_0_1_2_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_0_2_fu_296 <= ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_phi_fu_861_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_1_0_fu_300 <= pixWindow_val_val_V_0_2_0_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_0_fu_300 <= pixWindow_val_val_V_0_2_0_fu_372;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_1_1_fu_304 <= pixWindow_val_val_V_0_2_1_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_1_fu_304 <= pixWindow_val_val_V_0_2_1_fu_376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_1_2_fu_308 <= pixWindow_val_val_V_0_2_2_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_2_fu_308 <= pixWindow_val_val_V_0_2_2_fu_380;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_2_0_fu_372 <= pixBuf_val_V_2_0_0625_i;
        end else if ((1'b1 == ap_condition_1666)) begin
            pixWindow_val_val_V_0_2_0_fu_372 <= pixBuf_val_V_2_0_fu_1318_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_2_1_fu_376 <= pixBuf_val_V_2_1_0626_i;
        end else if ((1'b1 == ap_condition_1666)) begin
            pixWindow_val_val_V_0_2_1_fu_376 <= {{lineBuffer_val_V_1_i_q1[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_2_2_fu_380 <= pixBuf_val_V_2_2_0627_i;
        end else if ((1'b1 == ap_condition_1666)) begin
            pixWindow_val_val_V_0_2_2_fu_380 <= {{lineBuffer_val_V_1_i_q1[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_1_0_1_fu_360 <= pixBuf_val_V_1_0_0622_i;
        end else if ((1'b1 == ap_condition_1666)) begin
            pixWindow_val_val_V_1_1_0_1_fu_360 <= pixBuf_val_V_0_0_1_fu_1294_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_1_0_fu_312 <= pixWindow_val_val_V_1_2_0_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_0_fu_312 <= pixWindow_val_val_V_1_1_0_1_fu_360;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_1_1_1_fu_364 <= pixBuf_val_V_1_1_0623_i;
        end else if ((1'b1 == ap_condition_1666)) begin
            pixWindow_val_val_V_1_1_1_1_fu_364 <= {{lineBuffer_val_V_0_i_q1[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_1_1_fu_316 <= pixWindow_val_val_V_1_2_1_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_1_fu_316 <= pixWindow_val_val_V_1_1_1_1_fu_364;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_1_2_1_fu_368 <= pixBuf_val_V_1_2_0624_i;
        end else if ((1'b1 == ap_condition_1666)) begin
            pixWindow_val_val_V_1_1_2_1_fu_368 <= {{lineBuffer_val_V_0_i_q1[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_1_2_fu_320 <= pixWindow_val_val_V_1_2_2_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_2_fu_320 <= pixWindow_val_val_V_1_1_2_1_fu_368;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_0_0_fu_324 <= pixWindow_val_val_V_2_1_0_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_0_0_fu_324 <= ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_phi_fu_832_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_0_1_fu_328 <= pixWindow_val_val_V_2_1_1_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_0_1_fu_328 <= ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_phi_fu_823_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_0_2_fu_332 <= pixWindow_val_val_V_2_1_2_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_0_2_fu_332 <= ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_phi_fu_814_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_1_0_fu_336 <= pixWindow_val_val_V_2_2_0_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_0_fu_336 <= pixWindow_val_val_V_2_2_0_fu_348;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_1_1_fu_340 <= pixWindow_val_val_V_2_2_1_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_1_fu_340 <= pixWindow_val_val_V_2_2_1_fu_352;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_1_2_fu_344 <= pixWindow_val_val_V_2_2_2_0_i;
        end else if (((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_2_fu_344 <= pixWindow_val_val_V_2_2_2_fu_356;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_2_0_fu_348 <= pixBuf_val_V_0_0_0_i;
        end else if ((1'b1 == ap_condition_1674)) begin
            pixWindow_val_val_V_2_2_0_fu_348 <= pixBuf_val_V_0_0_fu_1387_p1;
        end else if ((1'b1 == ap_condition_1670)) begin
            pixWindow_val_val_V_2_2_0_fu_348 <= pixBuf_val_V_0_0_1_fu_1294_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_2_1_fu_352 <= pixBuf_val_V_0_1_0_i;
        end else if ((1'b1 == ap_condition_1674)) begin
            pixWindow_val_val_V_2_2_1_fu_352 <= {{imgG_dout[25:16]}};
        end else if ((1'b1 == ap_condition_1670)) begin
            pixWindow_val_val_V_2_2_1_fu_352 <= {{lineBuffer_val_V_0_i_q1[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_2_2_fu_356 <= pixBuf_val_V_0_2_0_i;
        end else if ((1'b1 == ap_condition_1674)) begin
            pixWindow_val_val_V_2_2_2_fu_356 <= {{imgG_dout[41:32]}};
        end else if ((1'b1 == ap_condition_1670)) begin
            pixWindow_val_val_V_2_2_2_fu_356 <= {{lineBuffer_val_V_0_i_q1[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            pix_val_V_3_reg_848 <= pixWindow_val_val_V_1_1_1_fu_316;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            pix_val_V_3_reg_848 <= pixWindow_val_val_V_1_2_1_fu_1571_p3;
        end else if (~(icmp_ln585_reg_2662_pp0_iter1_reg == 1'd1)) begin
            pix_val_V_3_reg_848 <= ap_phi_reg_pp0_iter2_pix_val_V_3_reg_848;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            upleft_val_V_1_reg_885 <= pixWindow_val_val_V_0_0_1_fu_292;
        end else if (((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
            upleft_val_V_1_reg_885 <= select_ln662_4_fu_1549_p3;
        end else if (~(icmp_ln585_reg_2662_pp0_iter1_reg == 1'd1)) begin
            upleft_val_V_1_reg_885 <= ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_885;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln585_fu_1213_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_284 <= x_5_fu_1219_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_284 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2705_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd0))) begin
        CH_reg_2899 <= CH_fu_2098_p5;
        CV_reg_2904 <= CV_fu_2255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp110_i_reg_2686_pp0_iter1_reg <= cmp110_i_reg_2686;
        icmp_ln585_reg_2662 <= icmp_ln585_fu_1213_p2;
        icmp_ln585_reg_2662_pp0_iter1_reg <= icmp_ln585_reg_2662;
        icmp_ln595_reg_2671_pp0_iter1_reg <= icmp_ln595_reg_2671;
        icmp_ln724_reg_2705_pp0_iter1_reg <= icmp_ln724_reg_2705;
        tmp_6_reg_2709_pp0_iter1_reg <= tmp_6_reg_2709;
        zext_ln585_1_reg_2666_pp0_iter1_reg[10 : 0] <= zext_ln585_1_reg_2666[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln585_reg_2662_pp0_iter2_reg <= icmp_ln585_reg_2662_pp0_iter1_reg;
        icmp_ln585_reg_2662_pp0_iter3_reg <= icmp_ln585_reg_2662_pp0_iter2_reg;
        icmp_ln585_reg_2662_pp0_iter4_reg <= icmp_ln585_reg_2662_pp0_iter3_reg;
        icmp_ln724_reg_2705_pp0_iter2_reg <= icmp_ln724_reg_2705_pp0_iter1_reg;
        icmp_ln724_reg_2705_pp0_iter3_reg <= icmp_ln724_reg_2705_pp0_iter2_reg;
        icmp_ln724_reg_2705_pp0_iter4_reg <= icmp_ln724_reg_2705_pp0_iter3_reg;
        pixWindow_val_val_V_0_0_0_2_reg_2713_pp0_iter3_reg <= pixWindow_val_val_V_0_0_0_2_reg_2713;
        pixWindow_val_val_V_0_0_1_2_reg_2719_pp0_iter3_reg <= pixWindow_val_val_V_0_0_1_2_reg_2719;
        pixWindow_val_val_V_0_0_2_2_reg_2724_pp0_iter3_reg <= pixWindow_val_val_V_0_0_2_2_reg_2724;
        pixWindow_val_val_V_0_1_0_2_reg_2730_pp0_iter3_reg <= pixWindow_val_val_V_0_1_0_2_reg_2730;
        pixWindow_val_val_V_0_1_1_2_reg_2735_pp0_iter3_reg <= pixWindow_val_val_V_0_1_1_2_reg_2735;
        pixWindow_val_val_V_0_1_2_2_reg_2740_pp0_iter3_reg <= pixWindow_val_val_V_0_1_2_2_reg_2740;
        pixWindow_val_val_V_1_1_0_2_reg_2745_pp0_iter3_reg <= pixWindow_val_val_V_1_1_0_2_reg_2745;
        pixWindow_val_val_V_1_1_1_2_reg_2751_pp0_iter3_reg <= pixWindow_val_val_V_1_1_1_2_reg_2751;
        pixWindow_val_val_V_1_1_2_2_reg_2756_pp0_iter3_reg <= pixWindow_val_val_V_1_1_2_2_reg_2756;
        pixWindow_val_val_V_2_0_0_2_reg_2762_pp0_iter3_reg <= pixWindow_val_val_V_2_0_0_2_reg_2762;
        pixWindow_val_val_V_2_0_1_2_reg_2768_pp0_iter3_reg <= pixWindow_val_val_V_2_0_1_2_reg_2768;
        pixWindow_val_val_V_2_0_2_2_reg_2773_pp0_iter3_reg <= pixWindow_val_val_V_2_0_2_2_reg_2773;
        pixWindow_val_val_V_2_1_0_2_reg_2779_pp0_iter3_reg <= pixWindow_val_val_V_2_1_0_2_reg_2779;
        pixWindow_val_val_V_2_1_1_2_reg_2784_pp0_iter3_reg <= pixWindow_val_val_V_2_1_1_2_reg_2784;
        pixWindow_val_val_V_2_1_2_2_reg_2789_pp0_iter3_reg <= pixWindow_val_val_V_2_1_2_2_reg_2789;
        pix_val_V_3_reg_848_pp0_iter3_reg <= pix_val_V_3_reg_848;
        pix_val_V_3_reg_848_pp0_iter4_reg <= pix_val_V_3_reg_848_pp0_iter3_reg;
        ret_23_reg_2865_pp0_iter3_reg <= ret_23_reg_2865;
        ret_25_reg_2870_pp0_iter3_reg <= ret_25_reg_2870;
        tmp_6_reg_2709_pp0_iter2_reg <= tmp_6_reg_2709_pp0_iter1_reg;
        tmp_6_reg_2709_pp0_iter3_reg <= tmp_6_reg_2709_pp0_iter2_reg;
        tmp_6_reg_2709_pp0_iter4_reg <= tmp_6_reg_2709_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_b_1_reg_1072 <= ap_phi_reg_pp0_iter0_b_1_reg_1072;
        ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_904 <= ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_904;
        ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_895 <= ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_895;
        ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_1007 <= ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_1007;
        ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_979 <= ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_979;
        ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_951 <= ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_951;
        ap_phi_reg_pp0_iter1_en_rgd_V_reg_1035 <= ap_phi_reg_pp0_iter0_en_rgd_V_reg_1035;
        ap_phi_reg_pp0_iter1_pix_val_V_4_reg_913 <= ap_phi_reg_pp0_iter0_pix_val_V_4_reg_913;
        ap_phi_reg_pp0_iter1_pix_val_V_reg_923 <= ap_phi_reg_pp0_iter0_pix_val_V_reg_923;
        ap_phi_reg_pp0_iter1_r_1_reg_1063 <= ap_phi_reg_pp0_iter0_r_1_reg_1063;
        ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_942 <= ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_942;
        ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_933 <= ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_1_reg_1072 <= ap_phi_reg_pp0_iter1_b_1_reg_1072;
        ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_904 <= ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_904;
        ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_895 <= ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_895;
        ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_1007 <= ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_1007;
        ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_979 <= ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_979;
        ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_951 <= ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_951;
        ap_phi_reg_pp0_iter2_en_rgd_V_reg_1035 <= ap_phi_reg_pp0_iter1_en_rgd_V_reg_1035;
        ap_phi_reg_pp0_iter2_pix_val_V_4_reg_913 <= ap_phi_reg_pp0_iter1_pix_val_V_4_reg_913;
        ap_phi_reg_pp0_iter2_pix_val_V_reg_923 <= ap_phi_reg_pp0_iter1_pix_val_V_reg_923;
        ap_phi_reg_pp0_iter2_r_1_reg_1063 <= ap_phi_reg_pp0_iter1_r_1_reg_1063;
        ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_942 <= ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_942;
        ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_933 <= ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_b_1_reg_1072 <= ap_phi_reg_pp0_iter2_b_1_reg_1072;
        ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_1007 <= ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_1007;
        ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_979 <= ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_979;
        ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_951 <= ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_951;
        ap_phi_reg_pp0_iter3_en_rgd_V_reg_1035 <= ap_phi_reg_pp0_iter2_en_rgd_V_reg_1035;
        ap_phi_reg_pp0_iter3_r_1_reg_1063 <= ap_phi_reg_pp0_iter2_r_1_reg_1063;
        pixWindow_val_val_V_0_0_0_2_reg_2713 <= pixWindow_val_val_V_0_0_0_fu_288;
        pixWindow_val_val_V_0_0_1_2_reg_2719 <= pixWindow_val_val_V_0_0_1_fu_292;
        pixWindow_val_val_V_0_0_2_2_reg_2724 <= pixWindow_val_val_V_0_0_2_fu_296;
        pixWindow_val_val_V_0_1_0_2_reg_2730 <= pixWindow_val_val_V_0_1_0_fu_300;
        pixWindow_val_val_V_0_1_1_2_reg_2735 <= pixWindow_val_val_V_0_1_1_fu_304;
        pixWindow_val_val_V_0_1_2_2_reg_2740 <= pixWindow_val_val_V_0_1_2_fu_308;
        pixWindow_val_val_V_1_1_0_2_reg_2745 <= pixWindow_val_val_V_1_1_0_fu_312;
        pixWindow_val_val_V_1_1_1_2_reg_2751 <= pixWindow_val_val_V_1_1_1_fu_316;
        pixWindow_val_val_V_1_1_2_2_reg_2756 <= pixWindow_val_val_V_1_1_2_fu_320;
        pixWindow_val_val_V_2_0_0_2_reg_2762 <= pixWindow_val_val_V_2_0_0_fu_324;
        pixWindow_val_val_V_2_0_1_2_reg_2768 <= pixWindow_val_val_V_2_0_1_fu_328;
        pixWindow_val_val_V_2_0_2_2_reg_2773 <= pixWindow_val_val_V_2_0_2_fu_332;
        pixWindow_val_val_V_2_1_0_2_reg_2779 <= pixWindow_val_val_V_2_1_0_fu_336;
        pixWindow_val_val_V_2_1_1_2_reg_2784 <= pixWindow_val_val_V_2_1_1_fu_340;
        pixWindow_val_val_V_2_1_2_2_reg_2789 <= pixWindow_val_val_V_2_1_2_fu_344;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_1_reg_1072 <= ap_phi_reg_pp0_iter3_b_1_reg_1072;
        ap_phi_reg_pp0_iter4_r_1_reg_1063 <= ap_phi_reg_pp0_iter3_r_1_reg_1063;
        pix_val_V_4_reg_913 <= ap_phi_reg_pp0_iter3_pix_val_V_4_reg_913;
        pix_val_V_reg_923 <= ap_phi_reg_pp0_iter3_pix_val_V_reg_923;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_fu_1213_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln595_fu_1241_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp110_i_reg_2686 <= cmp110_i_fu_1247_p2;
        lineBuffer_val_V_0_i_addr_reg_2675 <= zext_ln585_1_fu_1225_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2705_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0))) begin
        enable_V_reg_2834 <= enable_V_fu_1804_p2;
        icmp_ln1057_3_reg_2845 <= icmp_ln1057_3_fu_1816_p2;
        icmp_ln1057_4_reg_2850 <= icmp_ln1057_4_fu_1822_p2;
        icmp_ln1057_5_reg_2855 <= icmp_ln1057_5_fu_1828_p2;
        icmp_ln1057_6_reg_2860 <= icmp_ln1057_6_fu_1834_p2;
        icmp_ln1057_reg_2840 <= icmp_ln1057_fu_1810_p2;
        ret_23_reg_2865 <= ret_23_fu_1855_p2;
        ret_25_reg_2870 <= ret_25_fu_1876_p2;
        zext_ln1526_1_reg_2824[9 : 0] <= zext_ln1526_1_fu_1668_p1[9 : 0];
        zext_ln1526_2_reg_2829[9 : 0] <= zext_ln1526_2_fu_1702_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_fu_1213_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln595_reg_2671 <= icmp_ln595_fu_1241_p2;
        icmp_ln724_reg_2705 <= icmp_ln724_fu_1269_p2;
        tmp_6_reg_2709 <= or_ln785_fu_1275_p2[32'd11];
        zext_ln585_1_reg_2666[10 : 0] <= zext_ln585_1_fu_1225_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2705_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter2_reg == 1'd0))) begin
        ret_21_reg_2879 <= ret_21_fu_2065_p2;
        ret_22_reg_2884 <= ret_22_fu_2085_p2;
    end
end

always @ (*) begin
    if (((icmp_ln585_fu_1213_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln724_reg_2705_pp0_iter4_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_b_1_phi_fu_1075_p4 = b_fu_2271_p3;
    end else begin
        ap_phi_mux_b_1_phi_fu_1075_p4 = ap_phi_reg_pp0_iter5_b_1_reg_1072;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downleft_val_V_1_phi_fu_841_p4 = pixWindow_val_val_V_2_0_1_fu_328;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downleft_val_V_1_phi_fu_841_p4 = select_ln662_13_fu_1617_p3;
        end else begin
            ap_phi_mux_downleft_val_V_1_phi_fu_841_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_838;
        end
    end else begin
        ap_phi_mux_downleft_val_V_1_phi_fu_841_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_838;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_phi_fu_879_p4 = pixWindow_val_val_V_0_1_0_fu_300;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_phi_fu_879_p4 = select_ln662_2_fu_1534_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_phi_fu_879_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_3_i_reg_876;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_phi_fu_879_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_3_i_reg_876;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_phi_fu_870_p4 = pixWindow_val_val_V_0_1_1_fu_304;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_phi_fu_870_p4 = select_ln662_1_fu_1526_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_phi_fu_870_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_3_i_reg_867;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_phi_fu_870_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_3_i_reg_867;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_phi_fu_861_p4 = pixWindow_val_val_V_0_1_2_fu_308;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_phi_fu_861_p4 = select_ln662_fu_1518_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_phi_fu_861_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_3_i_reg_858;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_phi_fu_861_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_3_i_reg_858;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_phi_fu_832_p4 = pixWindow_val_val_V_2_1_0_fu_336;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_phi_fu_832_p4 = select_ln662_11_fu_1602_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_phi_fu_832_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_3_i_reg_829;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_phi_fu_832_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_3_i_reg_829;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_phi_fu_823_p4 = pixWindow_val_val_V_2_1_1_fu_340;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_phi_fu_823_p4 = select_ln662_10_fu_1594_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_phi_fu_823_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_3_i_reg_820;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_phi_fu_823_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_3_i_reg_820;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_phi_fu_814_p4 = pixWindow_val_val_V_2_1_2_fu_344;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_phi_fu_814_p4 = select_ln662_9_fu_1586_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_phi_fu_814_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_3_i_reg_811;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_phi_fu_814_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_3_i_reg_811;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pix_val_V_3_phi_fu_851_p4 = pixWindow_val_val_V_1_1_1_fu_316;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pix_val_V_3_phi_fu_851_p4 = pixWindow_val_val_V_1_2_1_fu_1571_p3;
        end else begin
            ap_phi_mux_pix_val_V_3_phi_fu_851_p4 = ap_phi_reg_pp0_iter2_pix_val_V_3_reg_848;
        end
    end else begin
        ap_phi_mux_pix_val_V_3_phi_fu_851_p4 = ap_phi_reg_pp0_iter2_pix_val_V_3_reg_848;
    end
end

always @ (*) begin
    if (((icmp_ln724_reg_2705_pp0_iter4_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_r_1_phi_fu_1066_p4 = r_fu_2264_p3;
    end else begin
        ap_phi_mux_r_1_phi_fu_1066_p4 = ap_phi_reg_pp0_iter5_r_1_reg_1063;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upleft_val_V_1_phi_fu_888_p4 = pixWindow_val_val_V_0_0_1_fu_292;
        end else if ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upleft_val_V_1_phi_fu_888_p4 = select_ln662_4_fu_1549_p3;
        end else begin
            ap_phi_mux_upleft_val_V_1_phi_fu_888_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_885;
        end
    end else begin
        ap_phi_mux_upleft_val_V_1_phi_fu_888_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_885;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z = 11'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_284;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op140_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_blk_n = imgG_empty_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op140_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_read = 1'b1;
    end else begin
        imgG_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_2709_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        imgRB_blk_n = imgRB_full_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_2709_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        imgRB_write = 1'b1;
    end else begin
        imgRB_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp37_i == 1'd1) & (icmp_ln595_reg_2671 == 1'd1) & (icmp_ln585_reg_2662 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_i_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_1_i_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_i_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_0_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_0_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_0_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_1_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_1_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_1_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_2_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_2_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixBuf_val_V_2_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_0_0_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_0_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_0_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_0_0_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_0_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_0_1_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_0_1_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_0_1_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_1_1_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_1_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_1_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_2_0_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_0_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_2_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_2_0_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_0_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_2_1_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_2_1_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_reg_2662_pp0_iter3_reg == 1'd1))) begin
        pixWindow_val_val_V_2_1_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CV_fu_2255_p2 = (zext_ln1526_9_fu_2251_p1 - select_ln1543_fu_2243_p3);

assign abscond59_i_fu_1722_p2 = (($signed(ret_9_fu_1706_p2) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign abscond62_i_fu_1756_p2 = (($signed(ret_10_fu_1740_p2) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign abscond65_i_fu_1790_p2 = (($signed(ret_11_fu_1774_p2) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign abscond_i_fu_1688_p2 = (($signed(ret_fu_1672_p2) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign add_ln1525_fu_2187_p2 = ($signed(sext_ln1525_1_fu_2166_p1) + $signed(sext_ln1525_2_fu_2183_p1));

assign agdiff_V_1_fu_1728_p3 = ((abscond59_i_fu_1722_p2[0:0] == 1'b1) ? empty_155_fu_1712_p1 : neg58_i_fu_1716_p2);

assign agdiff_V_2_fu_1762_p3 = ((abscond62_i_fu_1756_p2[0:0] == 1'b1) ? empty_156_fu_1746_p1 : neg61_i_fu_1750_p2);

assign agdiff_V_3_fu_1796_p3 = ((abscond65_i_fu_1790_p2[0:0] == 1'b1) ? empty_157_fu_1780_p1 : neg64_i_fu_1784_p2);

assign agdiff_V_fu_1694_p3 = ((abscond_i_fu_1688_p2[0:0] == 1'b1) ? empty_154_fu_1678_p1 : neg_i_fu_1682_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_6_reg_2709_pp0_iter4_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op140_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_6_reg_2709_pp0_iter4_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op140_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_6_reg_2709_pp0_iter4_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op140_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op140_read_state2 == 1'b1) & (imgG_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((tmp_6_reg_2709_pp0_iter4_reg == 1'd0) & (imgRB_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_1666 = ((icmp_ln595_reg_2671 == 1'd1) & (icmp_ln585_reg_2662 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1670 = ((cmp37_i_read_reg_2658 == 1'd0) & (icmp_ln595_reg_2671 == 1'd1) & (icmp_ln585_reg_2662 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1674 = ((cmp37_i == 1'd1) & (icmp_ln595_reg_2671 == 1'd1) & (icmp_ln585_reg_2662 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_109 = (ap_predicate_op109_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_111 = (ap_predicate_op111_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_122 = (ap_predicate_op122_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_126 = (ap_predicate_op126_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_145 = (ap_predicate_op145_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_196 = (ap_predicate_op196_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_b_1_reg_1072 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_904 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_895 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_1007 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_979 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_951 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_V_reg_1035 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_4_reg_913 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_reg_923 = 'bx;

assign ap_phi_reg_pp0_iter0_r_1_reg_1063 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_942 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_933 = 'bx;

assign ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_838 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_3_i_reg_876 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_3_i_reg_867 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_3_i_reg_858 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_3_i_reg_829 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_3_i_reg_820 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_3_i_reg_811 = 'bx;

assign ap_phi_reg_pp0_iter2_pix_val_V_3_reg_848 = 'bx;

assign ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_885 = 'bx;

always @ (*) begin
    ap_predicate_op109_load_state1 = ((icmp_ln585_fu_1213_p2 == 1'd0) & (icmp_ln595_fu_1241_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op111_load_state1 = ((icmp_ln585_fu_1213_p2 == 1'd0) & (icmp_ln595_fu_1241_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op122_load_state2 = ((icmp_ln595_reg_2671 == 1'd1) & (icmp_ln585_reg_2662 == 1'd0));
end

always @ (*) begin
    ap_predicate_op126_load_state2 = ((icmp_ln595_reg_2671 == 1'd1) & (icmp_ln585_reg_2662 == 1'd0));
end

always @ (*) begin
    ap_predicate_op140_read_state2 = ((cmp37_i == 1'd1) & (icmp_ln595_reg_2671 == 1'd1) & (icmp_ln585_reg_2662 == 1'd0));
end

always @ (*) begin
    ap_predicate_op145_store_state2 = ((cmp37_i == 1'd1) & (icmp_ln595_reg_2671 == 1'd1) & (icmp_ln585_reg_2662 == 1'd0));
end

always @ (*) begin
    ap_predicate_op196_store_state3 = ((icmp_ln595_reg_2671_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2662_pp0_iter1_reg == 1'd0));
end

assign b_fu_2271_p0 = red_i;

assign b_fu_2271_p3 = ((b_fu_2271_p0[0:0] == 1'b1) ? CV_reg_2904 : zext_ln82_fu_2261_p1);

assign cmp110_i_fu_1247_p2 = ((ap_sig_allocacmp_z == 11'd0) ? 1'b1 : 1'b0);

assign cmp37_i_read_reg_2658 = cmp37_i;

assign empty_154_fu_1678_p1 = ret_fu_1672_p2[9:0];

assign empty_155_fu_1712_p1 = ret_9_fu_1706_p2[9:0];

assign empty_156_fu_1746_p1 = ret_10_fu_1740_p2[9:0];

assign empty_157_fu_1780_p1 = ret_11_fu_1774_p2[9:0];

assign enable_V_1_fu_1967_p3 = ((icmp_ln1057_reg_2840[0:0] == 1'b1) ? or_ln_i_fu_1960_p3 : zext_ln721_fu_1957_p1);

assign enable_V_2_fu_1978_p3 = {{1'd1}, {enable_V_1_fu_1967_p3}};

assign enable_V_3_fu_1986_p3 = ((icmp_ln1057_3_reg_2845[0:0] == 1'b1) ? enable_V_2_fu_1978_p3 : zext_ln721_1_fu_1974_p1);

assign enable_V_4_fu_2005_p3 = ((icmp_ln1057_4_reg_2850[0:0] == 1'b1) ? or_ln888_2_i_fu_1997_p3 : zext_ln721_2_fu_1993_p1);

assign enable_V_5_fu_2016_p3 = {{1'd1}, {enable_V_4_fu_2005_p3}};

assign enable_V_6_fu_2024_p3 = ((icmp_ln1057_5_reg_2855[0:0] == 1'b1) ? enable_V_5_fu_2016_p3 : zext_ln721_3_fu_2012_p1);

assign enable_V_7_fu_2043_p3 = ((icmp_ln1057_6_reg_2860[0:0] == 1'b1) ? or_ln888_4_i_fu_2035_p3 : zext_ln721_4_fu_2031_p1);

assign enable_V_fu_1804_p2 = ((agdiff_V_fu_1694_p3 < agdiff_V_1_fu_1728_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_3_fu_1816_p2 = ((agdiff_V_fu_1694_p3 < agdiff_V_3_fu_1796_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_4_fu_1822_p2 = ((agdiff_V_1_fu_1728_p3 < agdiff_V_2_fu_1762_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_5_fu_1828_p2 = ((agdiff_V_1_fu_1728_p3 < agdiff_V_3_fu_1796_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_6_fu_1834_p2 = ((agdiff_V_2_fu_1762_p3 < agdiff_V_3_fu_1796_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_1810_p2 = ((agdiff_V_fu_1694_p3 < agdiff_V_2_fu_1762_p3) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_1213_p2 = ((ap_sig_allocacmp_z == add_ln582_i) ? 1'b1 : 1'b0);

assign icmp_ln595_fu_1241_p2 = ((ap_sig_allocacmp_z < width_cast) ? 1'b1 : 1'b0);

assign icmp_ln724_fu_1269_p2 = ((xor_i == zext_ln724_fu_1265_p1) ? 1'b1 : 1'b0);

assign icmp_ln779_fu_2296_p2 = ((tmp_3_fu_2286_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln781_fu_2352_p2 = ((tmp_5_fu_2342_p4 == 2'd1) ? 1'b1 : 1'b0);

assign imgRB_din = tmp_6_i_fu_2390_p6;

assign lhs_V_3_fu_2143_p2 = ($signed(sext_ln1524_1_fu_2139_p1) + $signed(sext_ln1524_fu_2122_p1));

assign lineBuffer_val_V_0_i_address0 = lineBuffer_val_V_0_i_addr_reg_2675;

assign lineBuffer_val_V_0_i_address1 = zext_ln585_1_fu_1225_p1;

assign lineBuffer_val_V_0_i_d0 = {{{pixBuf_val_V_0_2_fu_1401_p4}, {pixBuf_val_V_0_1_fu_1391_p4}}, {pixBuf_val_V_0_0_fu_1387_p1}};

assign lineBuffer_val_V_1_i_address0 = zext_ln585_1_reg_2666_pp0_iter1_reg;

assign lineBuffer_val_V_1_i_address1 = zext_ln585_1_fu_1225_p1;

assign lineBuffer_val_V_1_i_d0 = {{{select_ln680_2_fu_1646_p3}, {select_ln680_1_fu_1639_p3}}, {select_ln680_fu_1632_p3}};

assign neg58_i_fu_1716_p2 = (10'd0 - empty_155_fu_1712_p1);

assign neg61_i_fu_1750_p2 = (10'd0 - empty_156_fu_1746_p1);

assign neg64_i_fu_1784_p2 = (10'd0 - empty_157_fu_1780_p1);

assign neg_i_fu_1682_p2 = (10'd0 - empty_154_fu_1678_p1);

assign or_ln315_1_fu_2376_p2 = (tmp_4_fu_2334_p3 | icmp_ln781_fu_2352_p2);

assign or_ln315_fu_2320_p2 = (tmp_2_fu_2278_p3 | icmp_ln779_fu_2296_p2);

assign or_ln785_fu_1275_p2 = (out_y_i | out_x_fu_1235_p2);

assign or_ln888_2_i_fu_1997_p3 = {{1'd1}, {enable_V_3_fu_1986_p3}};

assign or_ln888_4_i_fu_2035_p3 = {{1'd1}, {enable_V_6_fu_2024_p3}};

assign or_ln_i_fu_1960_p3 = {{1'd1}, {enable_V_reg_2834}};

assign out_x_fu_1235_p2 = ($signed(zext_ln585_fu_1209_p1) + $signed(12'd4095));

assign pixBuf_val_V_0_0_1_fu_1294_p1 = lineBuffer_val_V_0_i_q1[9:0];

assign pixBuf_val_V_0_0_1_i_out = pixWindow_val_val_V_2_2_0_fu_348;

assign pixBuf_val_V_0_0_fu_1387_p1 = imgG_dout[9:0];

assign pixBuf_val_V_0_1_1_i_out = pixWindow_val_val_V_2_2_1_fu_352;

assign pixBuf_val_V_0_1_fu_1391_p4 = {{imgG_dout[25:16]}};

assign pixBuf_val_V_0_2_1_i_out = pixWindow_val_val_V_2_2_2_fu_356;

assign pixBuf_val_V_0_2_fu_1401_p4 = {{imgG_dout[41:32]}};

assign pixBuf_val_V_1_0_1_i_out = pixWindow_val_val_V_1_1_0_1_fu_360;

assign pixBuf_val_V_1_1_1_i_out = pixWindow_val_val_V_1_1_1_1_fu_364;

assign pixBuf_val_V_1_2_1_i_out = pixWindow_val_val_V_1_1_2_1_fu_368;

assign pixBuf_val_V_2_0_1_i_out = pixWindow_val_val_V_0_2_0_fu_372;

assign pixBuf_val_V_2_0_fu_1318_p1 = lineBuffer_val_V_1_i_q1[9:0];

assign pixBuf_val_V_2_1_1_i_out = pixWindow_val_val_V_0_2_1_fu_376;

assign pixBuf_val_V_2_2_1_i_out = pixWindow_val_val_V_0_2_2_fu_380;

assign pixWindow_val_val_V_0_0_0_i_out = pixWindow_val_val_V_0_0_0_2_reg_2713_pp0_iter3_reg;

assign pixWindow_val_val_V_0_0_1_i_out = pixWindow_val_val_V_0_0_1_2_reg_2719_pp0_iter3_reg;

assign pixWindow_val_val_V_0_0_2_i_out = pixWindow_val_val_V_0_0_2_2_reg_2724_pp0_iter3_reg;

assign pixWindow_val_val_V_0_1_0_1_i_out = pixWindow_val_val_V_0_1_0_2_reg_2730_pp0_iter3_reg;

assign pixWindow_val_val_V_0_1_1_1_i_out = pixWindow_val_val_V_0_1_1_2_reg_2735_pp0_iter3_reg;

assign pixWindow_val_val_V_0_1_2_1_i_out = pixWindow_val_val_V_0_1_2_2_reg_2740_pp0_iter3_reg;

assign pixWindow_val_val_V_1_1_0_i_out = pixWindow_val_val_V_1_1_0_2_reg_2745_pp0_iter3_reg;

assign pixWindow_val_val_V_1_1_1_i_out = pixWindow_val_val_V_1_1_1_2_reg_2751_pp0_iter3_reg;

assign pixWindow_val_val_V_1_1_2_i_out = pixWindow_val_val_V_1_1_2_2_reg_2756_pp0_iter3_reg;

assign pixWindow_val_val_V_1_2_0_fu_1579_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_0_1_fu_360 : pixWindow_val_val_V_1_1_0_fu_312);

assign pixWindow_val_val_V_1_2_1_fu_1571_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_1_1_fu_364 : pixWindow_val_val_V_1_1_1_fu_316);

assign pixWindow_val_val_V_1_2_2_fu_1564_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_2_1_fu_368 : pixWindow_val_val_V_1_1_2_fu_320);

assign pixWindow_val_val_V_2_0_0_i_out = pixWindow_val_val_V_2_0_0_2_reg_2762_pp0_iter3_reg;

assign pixWindow_val_val_V_2_0_1_i_out = pixWindow_val_val_V_2_0_1_2_reg_2768_pp0_iter3_reg;

assign pixWindow_val_val_V_2_0_2_i_out = pixWindow_val_val_V_2_0_2_2_reg_2773_pp0_iter3_reg;

assign pixWindow_val_val_V_2_1_0_1_i_out = pixWindow_val_val_V_2_1_0_2_reg_2779_pp0_iter3_reg;

assign pixWindow_val_val_V_2_1_1_1_i_out = pixWindow_val_val_V_2_1_1_2_reg_2784_pp0_iter3_reg;

assign pixWindow_val_val_V_2_1_2_1_i_out = pixWindow_val_val_V_2_1_2_2_reg_2789_pp0_iter3_reg;

assign r_fu_2264_p0 = red_i;

assign r_fu_2264_p3 = ((r_fu_2264_p0[0:0] == 1'b1) ? zext_ln82_fu_2261_p1 : CV_reg_2904);

assign ret_10_fu_1740_p2 = (zext_ln1526_fu_1664_p1 - zext_ln1526_3_fu_1736_p1);

assign ret_11_fu_1774_p2 = (zext_ln1526_fu_1664_p1 - zext_ln1526_4_fu_1770_p1);

assign ret_13_fu_2117_p2 = (select_ln1524_fu_2109_p3 & ret_21_reg_2879);

assign ret_15_fu_2134_p2 = (select_ln1524_1_fu_2126_p3 & ret_22_reg_2884);

assign ret_20_fu_2197_p2 = ($signed(sext_ln1525_3_fu_2193_p1) + $signed(sext_ln1525_fu_2162_p1));

assign ret_21_fu_2065_p2 = (zext_ln1526_1_reg_2824 - zext_ln1526_5_fu_2061_p1);

assign ret_22_fu_2085_p2 = (zext_ln1526_2_reg_2829 - zext_ln1526_6_fu_2081_p1);

assign ret_23_fu_1855_p2 = (zext_ln1526_3_fu_1736_p1 - zext_ln1526_7_fu_1851_p1);

assign ret_24_fu_2157_p2 = (select_ln1524_2_fu_2149_p3 & ret_23_reg_2865_pp0_iter3_reg);

assign ret_25_fu_1876_p2 = (zext_ln1526_4_fu_1770_p1 - zext_ln1526_8_fu_1872_p1);

assign ret_26_fu_2178_p2 = (select_ln1524_3_fu_2170_p3 & ret_25_reg_2870_pp0_iter3_reg);

assign ret_9_fu_1706_p2 = (zext_ln1526_fu_1664_p1 - zext_ln1526_2_fu_1702_p1);

assign ret_fu_1672_p2 = (zext_ln1526_fu_1664_p1 - zext_ln1526_1_fu_1668_p1);

assign select_ln1524_1_fu_2126_p3 = ((ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_1007[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1524_2_fu_2149_p3 = ((ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_979[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1524_3_fu_2170_p3 = ((ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_951[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1524_fu_2109_p3 = ((ap_phi_reg_pp0_iter4_en_rgd_V_reg_1035[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1543_fu_2243_p3 = ((tmp_fu_2203_p3[0:0] == 1'b1) ? sub_ln1543_1_fu_2227_p2 : trunc_ln1543_2_i_fu_2233_p4);

assign select_ln315_1_fu_2326_p3 = ((or_ln315_fu_2320_p2[0:0] == 1'b1) ? select_ln315_fu_2312_p3 : trunc_ln315_fu_2302_p1);

assign select_ln315_2_fu_2368_p3 = ((xor_ln315_1_fu_2362_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln315_3_fu_2382_p3 = ((or_ln315_1_fu_2376_p2[0:0] == 1'b1) ? select_ln315_2_fu_2368_p3 : trunc_ln315_1_fu_2358_p1);

assign select_ln315_fu_2312_p3 = ((xor_ln315_fu_2306_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln662_10_fu_1594_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_1_fu_352 : pixWindow_val_val_V_2_1_1_fu_340);

assign select_ln662_11_fu_1602_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_0_fu_348 : pixWindow_val_val_V_2_1_0_fu_336);

assign select_ln662_12_fu_1610_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_2_fu_356 : pixWindow_val_val_V_2_0_2_fu_332);

assign select_ln662_13_fu_1617_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_1_fu_352 : pixWindow_val_val_V_2_0_1_fu_328);

assign select_ln662_14_fu_1625_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_0_fu_348 : pixWindow_val_val_V_2_0_0_fu_324);

assign select_ln662_1_fu_1526_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_1_fu_376 : pixWindow_val_val_V_0_1_1_fu_304);

assign select_ln662_2_fu_1534_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_0_fu_372 : pixWindow_val_val_V_0_1_0_fu_300);

assign select_ln662_3_fu_1542_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_2_fu_380 : pixWindow_val_val_V_0_0_2_fu_296);

assign select_ln662_4_fu_1549_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_1_fu_376 : pixWindow_val_val_V_0_0_1_fu_292);

assign select_ln662_5_fu_1557_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_0_fu_372 : pixWindow_val_val_V_0_0_0_fu_288);

assign select_ln662_9_fu_1586_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_2_fu_356 : pixWindow_val_val_V_2_1_2_fu_344);

assign select_ln662_fu_1518_p3 = ((cmp110_i_reg_2686_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_2_fu_380 : pixWindow_val_val_V_0_1_2_fu_308);

assign select_ln680_1_fu_1639_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_1_1_fu_364 : pixWindow_val_val_V_2_2_1_fu_352);

assign select_ln680_2_fu_1646_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_2_1_fu_368 : pixWindow_val_val_V_2_2_2_fu_356);

assign select_ln680_fu_1632_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_0_1_fu_360 : pixWindow_val_val_V_2_2_0_fu_348);

assign sext_ln1524_1_fu_2139_p1 = $signed(ret_15_fu_2134_p2);

assign sext_ln1524_fu_2122_p1 = $signed(ret_13_fu_2117_p2);

assign sext_ln1525_1_fu_2166_p1 = $signed(ret_24_fu_2157_p2);

assign sext_ln1525_2_fu_2183_p1 = $signed(ret_26_fu_2178_p2);

assign sext_ln1525_3_fu_2193_p1 = $signed(add_ln1525_fu_2187_p2);

assign sext_ln1525_fu_2162_p1 = $signed(lhs_V_3_fu_2143_p2);

assign sub_ln1543_1_fu_2227_p2 = (12'd0 - trunc_ln1543_1_i_fu_2217_p4);

assign sub_ln1543_fu_2211_p2 = (13'd0 - ret_20_fu_2197_p2);

assign tmp_2_fu_2278_p3 = ap_phi_mux_r_1_phi_fu_1066_p4[32'd11];

assign tmp_3_fu_2286_p4 = {{ap_phi_mux_r_1_phi_fu_1066_p4[11:10]}};

assign tmp_4_fu_2334_p3 = ap_phi_mux_b_1_phi_fu_1075_p4[32'd11];

assign tmp_5_fu_2342_p4 = {{ap_phi_mux_b_1_phi_fu_1075_p4[11:10]}};

assign tmp_6_i_fu_2390_p6 = {{{{{select_ln315_3_fu_2382_p3}, {6'd0}}, {pix_val_V_3_reg_848_pp0_iter4_reg}}, {6'd0}}, {select_ln315_1_fu_2326_p3}};

assign tmp_fu_2203_p3 = ret_20_fu_2197_p2[32'd12];

assign trunc_ln1543_1_i_fu_2217_p4 = {{sub_ln1543_fu_2211_p2[12:1]}};

assign trunc_ln1543_2_i_fu_2233_p4 = {{ret_20_fu_2197_p2[12:1]}};

assign trunc_ln315_1_fu_2358_p1 = ap_phi_mux_b_1_phi_fu_1075_p4[9:0];

assign trunc_ln315_fu_2302_p1 = ap_phi_mux_r_1_phi_fu_1066_p4[9:0];

assign trunc_ln593_fu_1231_p1 = ap_sig_allocacmp_z[0:0];

assign x_5_fu_1219_p2 = (ap_sig_allocacmp_z + 11'd1);

assign xor_ln315_1_fu_2362_p2 = (tmp_4_fu_2334_p3 ^ 1'd1);

assign xor_ln315_fu_2306_p2 = (tmp_2_fu_2278_p3 ^ 1'd1);

assign xor_ln724_1_fu_1259_p2 = (xor_ln724_fu_1253_p2 ^ 1'd1);

assign xor_ln724_fu_1253_p2 = (x_phase_i ^ trunc_ln593_fu_1231_p1);

assign zext_ln1526_1_fu_1668_p1 = ap_phi_mux_upleft_val_V_1_phi_fu_888_p4;

assign zext_ln1526_2_fu_1702_p1 = ap_phi_mux_downleft_val_V_1_phi_fu_841_p4;

assign zext_ln1526_3_fu_1736_p1 = pixWindow_val_val_V_0_2_1_fu_376;

assign zext_ln1526_4_fu_1770_p1 = pixWindow_val_val_V_2_2_1_fu_352;

assign zext_ln1526_5_fu_2061_p1 = tmp_i_fu_2050_p5;

assign zext_ln1526_6_fu_2081_p1 = tmp_2_i_fu_2070_p5;

assign zext_ln1526_7_fu_1851_p1 = tmp_3_i_fu_1840_p5;

assign zext_ln1526_8_fu_1872_p1 = tmp_4_i_fu_1861_p5;

assign zext_ln1526_9_fu_2251_p1 = pix_val_V_3_reg_848_pp0_iter3_reg;

assign zext_ln1526_fu_1664_p1 = ap_phi_mux_pix_val_V_3_phi_fu_851_p4;

assign zext_ln585_1_fu_1225_p1 = x_5_fu_1219_p2;

assign zext_ln585_fu_1209_p1 = ap_sig_allocacmp_z;

assign zext_ln715_fu_2090_p1 = pix_val_V_reg_923;

assign zext_ln717_fu_2094_p1 = pix_val_V_4_reg_913;

assign zext_ln721_1_fu_1974_p1 = enable_V_1_fu_1967_p3;

assign zext_ln721_2_fu_1993_p1 = enable_V_3_fu_1986_p3;

assign zext_ln721_3_fu_2012_p1 = enable_V_4_fu_2005_p3;

assign zext_ln721_4_fu_2031_p1 = enable_V_6_fu_2024_p3;

assign zext_ln721_fu_1957_p1 = enable_V_reg_2834;

assign zext_ln724_fu_1265_p1 = xor_ln724_1_fu_1259_p2;

assign zext_ln82_fu_2261_p1 = CH_reg_2899;

always @ (posedge ap_clk) begin
    zext_ln585_1_reg_2666[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_2666_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1526_1_reg_2824[10] <= 1'b0;
    zext_ln1526_2_reg_2829[10] <= 1'b0;
end

endmodule //system_v_demosaic_0_1_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2
