#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Dec 28 23:13:23 2025
# Process ID: 322519
# Current directory: /home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.runs/design_1_adc_interface_fft_vco_0_0_synth_1
# Command line: vivado -log design_1_adc_interface_fft_vco_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adc_interface_fft_vco_0_0.tcl
# Log file: /home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.runs/design_1_adc_interface_fft_vco_0_0_synth_1/design_1_adc_interface_fft_vco_0_0.vds
# Journal file: /home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.runs/design_1_adc_interface_fft_vco_0_0_synth_1/vivado.jou
# Running On: selaka-Inspiron-5502, OS: Linux, CPU Frequency: 1700.000 MHz, CPU Physical cores: 4, Host memory: 16480 MB
#-----------------------------------------------------------
source design_1_adc_interface_fft_vco_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2596.891 ; gain = 6.930 ; free physical = 851 ; free virtual = 30039
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx_2021.2/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_adc_interface_fft_vco_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 322920
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2596.977 ; gain = 0.000 ; free physical = 313 ; free virtual = 28327
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_interface_fft_vco_0_0' [/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_adc_interface_fft_vco_0_0/synth/design_1_adc_interface_fft_vco_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'adc_interface_fft_vco' [/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.srcs/sources_1/new/adc_interface_fft_vco.v:1]
INFO: [Synth 8-3876] $readmem data file 'window.mem' is read successfully [/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.srcs/sources_1/new/adc_interface_fft_vco.v:41]
INFO: [Synth 8-226] default block is never used [/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.srcs/sources_1/new/adc_interface_fft_vco.v:74]
WARNING: [Synth 8-7137] Register m_axis_tdata_reg in module adc_interface_fft_vco has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.srcs/sources_1/new/adc_interface_fft_vco.v:102]
INFO: [Synth 8-6155] done synthesizing module 'adc_interface_fft_vco' (1#1) [/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.srcs/sources_1/new/adc_interface_fft_vco.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_interface_fft_vco_0_0' (2#1) [/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_adc_interface_fft_vco_0_0/synth/design_1_adc_interface_fft_vco_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2596.977 ; gain = 0.000 ; free physical = 305 ; free virtual = 27848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2596.977 ; gain = 0.000 ; free physical = 208 ; free virtual = 27794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2596.977 ; gain = 0.000 ; free physical = 208 ; free virtual = 27794
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.977 ; gain = 0.000 ; free physical = 199 ; free virtual = 27788
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.922 ; gain = 0.000 ; free physical = 716 ; free virtual = 28542
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2660.922 ; gain = 0.000 ; free physical = 714 ; free virtual = 28541
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 459 ; free virtual = 28310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 459 ; free virtual = 28310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 459 ; free virtual = 28310
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adc_interface_fft_vco'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 465 ; free virtual = 28337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/prod_full, operation Mode is: A*B.
DSP Report: operator inst/prod_full is absorbed into DSP inst/prod_full.
INFO: [Synth 8-3917] design design_1_adc_interface_fft_vco_0_0 has port sample_count_out[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_adc_interface_fft_vco_0_0 has port sample_count_out[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_adc_interface_fft_vco_0_0 has port sample_count_out[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_adc_interface_fft_vco_0_0 has port sample_count_out[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_adc_interface_fft_vco_0_0 has port sample_count_out[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_adc_interface_fft_vco_0_0 has port sample_count_out[10] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 581 ; free virtual = 27678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------+------------+---------------+----------------+
|Module Name                        | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------+------------+---------------+----------------+
|adc_interface_fft_vco              | window_rom | 1024x16       | LUT            | 
|design_1_adc_interface_fft_vco_0_0 | p_0_out    | 1024x16       | LUT            | 
+-----------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adc_interface_fft_vco | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:30 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 409 ; free virtual = 27380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 385 ; free virtual = 27353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:32 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 355 ; free virtual = 27363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 436 ; free virtual = 27518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 436 ; free virtual = 27518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 436 ; free virtual = 27518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 436 ; free virtual = 27518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 436 ; free virtual = 27518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 436 ; free virtual = 27518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT2    |     4|
|3     |LUT3    |     7|
|4     |LUT4    |    21|
|5     |LUT5    |    16|
|6     |LUT6    |   219|
|7     |MUXF7   |    78|
|8     |MUXF8   |    39|
|9     |FDCE    |    47|
|10    |FDPE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 436 ; free virtual = 27519
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 2660.922 ; gain = 0.000 ; free physical = 506 ; free virtual = 27590
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2660.922 ; gain = 63.945 ; free physical = 504 ; free virtual = 27590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2660.922 ; gain = 0.000 ; free physical = 447 ; free virtual = 27578
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.922 ; gain = 0.000 ; free physical = 526 ; free virtual = 27623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ef4ca449
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:03 . Memory (MB): peak = 2660.922 ; gain = 64.031 ; free physical = 718 ; free virtual = 27817
INFO: [Common 17-1381] The checkpoint '/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.runs/design_1_adc_interface_fft_vco_0_0_synth_1/design_1_adc_interface_fft_vco_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_adc_interface_fft_vco_0_0, cache-ID = efb413b9f3801f24
INFO: [Common 17-1381] The checkpoint '/home/selaka/selaka_deemantha/SELAKA/UNI/FYP/fft_log_ieee_calculation/simulation_project/project_1/project_1.runs/design_1_adc_interface_fft_vco_0_0_synth_1/design_1_adc_interface_fft_vco_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_adc_interface_fft_vco_0_0_utilization_synth.rpt -pb design_1_adc_interface_fft_vco_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 28 23:16:02 2025...
