@I [HLS-0] Workspace C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect opened at Mon May 09 00:02:34 -0400 2016
@I [HLS-100] Command "config_clock -quiet -name default -period 5 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0.001Total elapsed time: 0.361 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.362 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.362 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.362 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.363 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.363 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.363 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.363 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.363 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.363 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.364 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.364 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 0.365 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.365 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.366 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.368 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.368 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.368 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.368 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.369 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 0.370 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.370 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.370 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.370 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.370 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.01Total elapsed time: 0.371 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.373 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.373 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.375 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 0.377 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006Total elapsed time: 0.383 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.009Total elapsed time: 0.383 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.008Total elapsed time: 0.391 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006Total elapsed time: 0.397 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 0.400 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.401 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.094Total elapsed time: 0.495 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.514 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004Total elapsed time: 0.514 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.520 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.031Total elapsed time: 0.526 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.154Total elapsed time: 0.526 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.527 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.155Total elapsed time: 0.527 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.155Total elapsed time: 0.527 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.527 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 0.529 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 0.540 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.540 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.541 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 0.541 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.541 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 0.542 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 0.542 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.02Total elapsed time: 0.547 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 0.549 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 0.549 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.554 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [LICQ-103] Checked out feature [VIVADO_HLS]
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 0.555 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.561 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.561 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.561 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.013Total elapsed time: 0.566 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.567 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 0.567 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.004Total elapsed time: 0.570 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.02Total elapsed time: 0.570 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.570 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0.001Total elapsed time: 0.571 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.571 sec.
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.227Total elapsed time: 0.573 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.577 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 0.577 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.581 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.581 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.581 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.006Total elapsed time: 0.582 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.582 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 0.582 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.001Total elapsed time: 0.583 sec.
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.01Total elapsed time: 0.583 sec.
@I [HLS-100] Command "create_clock -period 5 -name default "
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.003Total elapsed time: 0.586 sec.
@I [HLS-100] Command "source ./triangle_intersect/tri_intersect/directives.tcl "
@I [HLS-100] Command "set_directive_interface -mode ap_ctrl_none tri_intersect "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0.001Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_interface -mode axis tri_intersect ins "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_interface -mode axis tri_intersect outs "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_unroll tri_intersect/LOAD "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_unroll tri_intersect/READ "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_pipeline tri_intersect/WORK "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_unroll tri_intersect/WRITE "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v1x "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v0y "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v0x "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v2z "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect rez "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect beta "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.587 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v1z "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0.001Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect t "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v1y "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect rey "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect rdy "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect rdx "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v2x "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect rex "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v0z "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect v2y "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect rdz "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command "set_directive_array_map -instance data_array -mode vertical tri_intersect gamma "
@I [HLS-100] Command 'set_directive_array_map' returned 0; elapsed 0Total elapsed time: 0.588 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 0.588 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'triangle_intersect.cpp' ... 
@0 [HLS-0] Analyzing design file 'triangle_intersect.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl=   -I "C:/Xilinx/Vivado_HLS/2015.1/win64/tools/systemc/include" -I "C:/Xilinx/Vivado_HLS/2015.1/include" -I "C:/Xilinx/Vivado_HLS/2015.1/include/ap_sysc" -fexceptions -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "triangle_intersect.cpp"  -o "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.00.o"

@I [HLS-100] Command "is_encrypted C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 1.396 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "triangle_intersect.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
@I [HLS-0] Setting directive 'INTERFACE' axis=positionBoolean0mode port=positionBooleanTextRequiredins 
@I [HLS-0] Setting directive 'INTERFACE' axis=positionBoolean0mode port=positionBooleanTextRequiredouts 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv1x instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv0y instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv0x instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv2z instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredrez instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredbeta instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv1z instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredt instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv1y instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredrey instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredrdy instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredrdx instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv2x instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredrex instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv0z instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredv2y instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredrdz instance=data_array vertical=positionBoolean0mode 
@I [HLS-0] Setting directive 'ARRAY_MAP' map=positionBooleanCmd variable=positionBooleanTextRequiredgamma instance=data_array vertical=positionBoolean0mode 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 1.697 sec.
@I [HLS-0] Marker-Pragma convertor: C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.0.cpp C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.0.cpp.ap-line.cpp C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec C:/Xilinx/Vivado_HLS/2015.1/tps/win64/jre/bin/java -Xmx512m -classpath   "C:/Xilinx/Vivado_HLS/2015.1/lib/classes/autopilot.sourceprocessor.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/com.ibm.icu_4.4.2.v20110208.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/jargs.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.0.cpp.ap-line.cpp"  -m "tri_intersect" -o "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.0.cpp.ap-cdt.cpp" --pp --directive C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/tri_intersect.directive --source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect.cpp --error C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S MulnS MuxnS" --ve --vetcl C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db --ca --es --gf --df --pd --p2d C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db --sd --scff C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pp.0.cpp.ap-cdt.cpp C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pragma.0.cpp C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.504 sec.
@I [HLS-0] CDT processor time: 5 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado_HLS/2015.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.g.bc"
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/ve_warning.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 9.61 sec.
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 9.65 sec.
@W [HLS-40] Directive 'UNROLL' cannot be applied: Label 'LOAD' does not exist in function 'tri_intersect'. 
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.bc"  -disable-opt  -LC:/Xilinx/Vivado_HLS/2015.1/win64/lib -lm_basic -o "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/triangle_intersect.g.bc"  -disable-opt  -LC:/Xilinx/Vivado_HLS/2015.1/win64/lib -lm_basic -o "C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 9.708 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top tri_intersect  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.0.bc -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 9.933 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.1.bc -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.2.prechk.bc -f
@I [XFORM-602] Inlining function 'intersect' into 'tri_intersect' (triangle_intersect.cpp:106) automatically.
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.g.1.bc to C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db -type-info -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg -dce -loop-simplify -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -fs-prep-check-ap-stream -fs-prep-legalize-global -fs-prep-legalize-stream-variable  -function-stream -dce -globaldce  -array-streaming -instcombine -simplifycfg -dce    -group-axi-access    -simplifycfg -dce -loop-delete  -norm-name  C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.1.bc -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-501] Unrolling loop 'READ' (triangle_intersect.cpp:81) in function 'tri_intersect' completely.
@I [XFORM-501] Unrolling loop 'WRITE' (triangle_intersect.cpp:111) in function 'tri_intersect' completely.
@I [XFORM-602] Inlining function 'intersect' into 'tri_intersect' (triangle_intersect.cpp:106) automatically.
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 10.371 sec.
@I [HLS-0] build ssdm: transform -hls -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -scalar-propagation  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -loop-simplify -phi-opt -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.2.bc -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [XFORM-151] Mapping array 'v0x' (triangle_intersect.cpp:60) with offset 0, array 'v0y' (triangle_intersect.cpp:61) with offset 32, array 'v0z' (triangle_intersect.cpp:62) with offset 64, array 'v1x' (triangle_intersect.cpp:63) with offset 96, array 'v1y' (triangle_intersect.cpp:64) with offset 128, array 'v1z' (triangle_intersect.cpp:65) with offset 160, array 'v2x' (triangle_intersect.cpp:66) with offset 192, array 'v2y' (triangle_intersect.cpp:67) with offset 224, array 'v2z' (triangle_intersect.cpp:68) with offset 256, array 'rdx' (triangle_intersect.cpp:69) with offset 288, array 'rdy' (triangle_intersect.cpp:70) with offset 320, array 'rdz' (triangle_intersect.cpp:71) with offset 352, array 'rex' (triangle_intersect.cpp:72) with offset 384, array 'rey' (triangle_intersect.cpp:73) with offset 416, array 'rez' (triangle_intersect.cpp:74) with offset 448, array 't' (triangle_intersect.cpp:76) with offset 480, array 'gamma' (triangle_intersect.cpp:77) with offset 512 and array 'beta' (triangle_intersect.cpp:78) with offset 544 into array 'data_array' vertically.
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 10.752 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 1.064Total elapsed time: 10.772 sec.
@I [HLS-111] Elapsed time: 10.783 seconds; current memory usage: 83.7 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 10.192Total elapsed time: 10.780 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'tri_intersect' ...
@0 [HLS-0] Synthesizing 'tri_intersect' ...
@I [HLS-100] Command "ap_set_top_model tri_intersect "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 10.783 sec.
@I [HLS-100] Command "get_model_list tri_intersect -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 10.783 sec.
@I [HLS-100] Command "preproc_iomode -model tri_intersect "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 10.783 sec.
@I [HLS-100] Command "get_model_list tri_intersect -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 10.783 sec.
@I [HLS-0] Model list for configure: tri_intersect
@I [HLS-0] Configuring Module : tri_intersect ...
@I [HLS-100] Command "set_default_model tri_intersect "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 10.784 sec.
@I [HLS-100] Command "apply_spec_resource_limit tri_intersect "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 10.784 sec.
@I [HLS-0] Model list for preprocess: tri_intersect
@I [HLS-0] Preprocessing Module: tri_intersect ...
@I [HLS-100] Command "set_default_model tri_intersect "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 10.784 sec.
@I [HLS-100] Command "cdfg_preprocess -model tri_intersect "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.005Total elapsed time: 10.789 sec.
@I [HLS-100] Command "rtl_gen_preprocess tri_intersect "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.001Total elapsed time: 10.790 sec.
@I [HLS-0] Model list for synthesis: tri_intersect
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'tri_intersect' 
@0 [HLS-0] -- Scheduling module 'tri_intersect' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model tri_intersect "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 10.790 sec.
@I [HLS-100] Command "schedule -model tri_intersect "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'WORK'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 84.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.094Total elapsed time: 10.884 sec.
@I [HLS-111] Elapsed time: 0.111 seconds; current memory usage: 86.9 MB.
@I [HLS-100] Command "report -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 10.924 sec.
@I [HLS-100] Command "db_write -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.042Total elapsed time: 10.966 sec.
@I [HLS-0] Finish scheduling tri_intersect.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'tri_intersect' 
@0 [HLS-0] -- Exploring micro-architecture for module 'tri_intersect' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model tri_intersect "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 10.970 sec.
@I [HLS-100] Command "bind -model tri_intersect "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=tri_intersect
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.075Total elapsed time: 11.45 sec.
@I [HLS-111] Elapsed time: 0.162 seconds; current memory usage: 87.2 MB.
@I [HLS-100] Command "report -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.107Total elapsed time: 11.160 sec.
@I [HLS-100] Command "db_write -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.059Total elapsed time: 11.219 sec.
@I [HLS-0] Finish binding tri_intersect.
@I [HLS-100] Command "get_model_list tri_intersect -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 11.219 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess tri_intersect "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.001Total elapsed time: 11.220 sec.
@I [HLS-0] Model list for RTL generation: tri_intersect
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'tri_intersect' 
@0 [HLS-0] -- Generating RTL for module 'tri_intersect' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model tri_intersect -vendor xilinx -mg_file C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/ins_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/ins_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/ins_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/ins_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/ins_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/ins_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/ins_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/outs_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/outs_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/outs_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/outs_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/outs_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/outs_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'tri_intersect/outs_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'tri_intersect' to 'ap_ctrl_none'.
@I [RTGEN-100] Generating core module 'tri_intersect_fadd_32ns_32ns_32_9_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'tri_intersect_fdiv_32ns_32ns_32_30': 1 instance(s).
@I [RTGEN-100] Generating core module 'tri_intersect_fmul_32ns_32ns_32_5_max_dsp': 27 instance(s).
@I [RTGEN-100] Generating core module 'tri_intersect_fsub_32ns_32ns_32_9_full_dsp': 15 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'tri_intersect'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.154Total elapsed time: 11.378 sec.
@I [HLS-111] Elapsed time: 0.338 seconds; current memory usage: 91.4 MB.
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 11.395 sec.
@I [HLS-100] Command "gen_rtl tri_intersect -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/syn/systemc/tri_intersect -synmodules tri_intersect "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.024Total elapsed time: 11.420 sec.
@I [HLS-100] Command "gen_rtl tri_intersect -istop -style xilinx -f -lang vhdl -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/syn/vhdl/tri_intersect "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.041Total elapsed time: 11.461 sec.
@I [HLS-100] Command "gen_rtl tri_intersect -istop -style xilinx -f -lang vlog -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/syn/verilog/tri_intersect "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.047Total elapsed time: 11.508 sec.
@I [HLS-100] Command "export_constraint_db -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0.001Total elapsed time: 11.509 sec.
@I [HLS-100] Command "report -model tri_intersect -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.062Total elapsed time: 11.571 sec.
@I [HLS-100] Command "gen_tb_info tri_intersect -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect -p C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.011Total elapsed time: 11.582 sec.
@I [HLS-100] Command "report -model tri_intersect -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/syn/report/tri_intersect_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.036Total elapsed time: 11.621 sec.
@I [HLS-100] Command "report -model tri_intersect -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/syn/report/tri_intersect_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.032Total elapsed time: 11.653 sec.
@I [HLS-100] Command "report -model tri_intersect -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.136Total elapsed time: 11.789 sec.
@I [HLS-100] Command "db_write -model tri_intersect -o C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.098Total elapsed time: 11.887 sec.
@I [HLS-100] Command "sc_get_clocks tri_intersect "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 12.40 sec.
@I [HLS-100] Command "sc_get_portdomain tri_intersect "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 12.40 sec.
@I [HLS-0] Model list for RTL component generation: tri_intersect
@I [HLS-0] Handling components in module [tri_intersect] ... 
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.compgen.tcl "
@I [HLS-0] Found component tri_intersect_fsub_32ns_32ns_32_9_full_dsp.
@I [HLS-0] Append model tri_intersect_fsub_32ns_32ns_32_9_full_dsp
@I [HLS-0] Found component tri_intersect_fadd_32ns_32ns_32_9_full_dsp.
@I [HLS-0] Append model tri_intersect_fadd_32ns_32ns_32_9_full_dsp
@I [HLS-0] Found component tri_intersect_fmul_32ns_32ns_32_5_max_dsp.
@I [HLS-0] Append model tri_intersect_fmul_32ns_32ns_32_5_max_dsp
@I [HLS-0] Found component tri_intersect_fdiv_32ns_32ns_32_30.
@I [HLS-0] Append model tri_intersect_fdiv_32ns_32ns_32_30
@I [HLS-0] Found component tri_intersect_data_array.
@I [HLS-0] Append model tri_intersect_data_array
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 12.49 sec.
@I [HLS-0] Append model tri_intersect
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: tri_intersect_fsub_32ns_32ns_32_9_full_dsp tri_intersect_fadd_32ns_32ns_32_9_full_dsp tri_intersect_fmul_32ns_32ns_32_5_max_dsp tri_intersect_fdiv_32ns_32ns_32_30 tri_intersect_data_array tri_intersect
@I [HLS-0] To file: write model tri_intersect_fsub_32ns_32ns_32_9_full_dsp
@I [HLS-0] To file: write model tri_intersect_fadd_32ns_32ns_32_9_full_dsp
@I [HLS-0] To file: write model tri_intersect_fmul_32ns_32ns_32_5_max_dsp
@I [HLS-0] To file: write model tri_intersect_fdiv_32ns_32ns_32_30
@I [HLS-0] To file: write model tri_intersect_data_array
@I [HLS-0] To file: write model tri_intersect
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0.006Total elapsed time: 12.69 sec.
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 12.78 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 12.80 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 12.81 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 12.82 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 12.84 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 12.84 sec.
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 12.86 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 12.89 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 12.90 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 12.92 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 12.95 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 12.102 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 12.102 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 12.112 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 12.119 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 12.122 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 12.122 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.072Total elapsed time: 12.194 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 12.214 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.127Total elapsed time: 12.214 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 12.215 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.129Total elapsed time: 12.215 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.129Total elapsed time: 12.215 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 12.216 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 12.216 sec.
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 12.220 sec.
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 12.221 sec.
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 12.222 sec.
@I [HLS-100] Command "source C:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/.autopilot/db/tri_intersect.compgen.tcl "
@I [RTMG-278] Implementing memory 'tri_intersect_data_array_ram' using block RAMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.135Total elapsed time: 12.358 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'tri_intersect'.
@I [WVHDL-304] Generating RTL VHDL for 'tri_intersect'.
@I [WVLOG-307] Generating RTL Verilog for 'tri_intersect'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 1.655Total elapsed time: 12.435 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 11.847Total elapsed time: 12.435 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 12.107Total elapsed time: 12.435 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.01Total elapsed time: 12.445 sec.
