export PATH=D:/Xilinx/Vivado/2017.4/win64/tools/gcc/bin;D:/Xilinx/Vivado/2017.4/msys/bin;D:/Xilinx/Vivado/2017.4/bin;D:/Xilinx/Vivado/2017.4/win64/bin;D:/Xilinx/Vivado/2017.4/win64/tools/bin;D:/Xilinx/Vivado/2017.4/win64/tools/clang/bin;D:/Xilinx/Vivado/2017.4/bin;D:/Xilinx/Vivado/2017.4/lib/win64.o;D:/Xilinx/Vivado/2017.4/tps/win64/jre/bin/server;D:/Xilinx/Vivado/2017.4/tps/win64/jre/bin;D:/Xilinx/SDK/2017.4/bin;D:/Xilinx/Vivado/2017.4/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2017.4/ids_lite/ISE/lib/nt64;D:\Xilinx\Vivado\2017.4\bin\..\msys\bin;D:/Xilinx/Vivado/2017.4/win64/tools/gcc/bin;D:/Xilinx/Vivado/2017.4/msys/bin;D:/Xilinx/Vivado/2017.4/win64/bin;D:/Xilinx/Vivado/2017.4/win64/tools/bin;D:/Xilinx/Vivado/2017.4/win64/tools/clang/bin;C:\Program Files (x86)\Razer Chroma SDK\bin;C:\Program Files\Razer Chroma SDK\bin;C:\Program Files\Java\jdk1.8.0_112\bin;C:\ProgramData\Oracle\Java\javapath;C:\Windows\system32;C:\Windows;C:\Windows\System32\Wbem;C:\Windows\System32\WindowsPowerShell\v1.0\;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\Program Files\Intel\WiFi\bin\;C:\Program Files\Common Files\Intel\WirelessCommon\;D:\MatLab\bin;C:\Users\DanielB\.dnx\bin;C:\Program Files\Microsoft DNX\Dnvm\;C:\Program Files\Microsoft SQL Server\130\Tools\Binn\;C:\Program Files\MySQL\MySQL Utilities 1.6;C:\apache-maven-3.3.9-bin\bin;D:\OrCAD\OrCAD_16.6_Lite\OpenAccess\bin\win32\opt;D:\OrCAD\OrCAD_16.6_Lite\tools\pcb\bin;D:\OrCAD\OrCAD_16.6_Lite\tools\fet\bin;D:\OrCAD\OrCAD_16.6_Lite\tools\Capture;D:\OrCAD\OrCAD_16.6_Lite\tools\PSpice;D:\OrCAD\OrCAD_16.6_Lite\tools\specctra\bin;D:\OrCAD\OrCAD_16.6_Lite\tools\bin;D:\Program Files\PuTTY\;D:\Program Files\Git\cmd;C:\Program Files (x86)\IVI Foundation\VISA\WinNT\Bin;C:\MinGW\bin;D:/Xilinx/Vivado/2017.4\tps\mingw\6.2.0\win64.o\nt\bin;D:/Xilinx/Vivado/2017.4\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0;D:/Xilinx/Vivado/2017.4/win64/tools/fpo_v6_1;D:/Xilinx/Vivado/2017.4/win64/tools/fpo_v7_0;D:/Xilinx/Vivado/2017.4/win64/tools/fft_v9_0;D:/Xilinx/Vivado/2017.4/win64/tools/opencv;D:/Xilinx/Vivado/2017.4/win64/tools/fir_v7_0;D:/Xilinx/Vivado/2017.4/win64/tools/dds_v6_0;D:/Xilinx/Vivado/2017.4/win64/lib/csim;D:/Xilinx/Vivado/2017.4/win64/tools/fpo_v6_1;D:/Xilinx/Vivado/2017.4/win64/tools/fpo_v7_0;D:/Xilinx/Vivado/2017.4/win64/tools/fft_v9_0;D:/Xilinx/Vivado/2017.4/win64/tools/opencv;D:/Xilinx/Vivado/2017.4/win64/tools/fir_v7_0;D:/Xilinx/Vivado/2017.4/win64/tools/dds_v6_0;D:/Xilinx/Vivado/2017.4/win64/lib/csim
export LD_LIBRARY_PATH=D:/Xilinx/Vivado/2017.4/win64/tools/gdb_v7_2;D:/Xilinx/Vivado/2017.4/win64/tools/graphviz/lib;D:/Xilinx/Vivado/2017.4/win64/bin;D:/Xilinx/Vivado/2017.4/win64/tools/gdb_v7_2;D:/Xilinx/Vivado/2017.4/win64/tools/graphviz/lib;D:/Xilinx/Vivado/2017.4/win64/bin;D:/Xilinx/Vivado/2017.4/win64/tools/fpo_v6_1;D:/Xilinx/Vivado/2017.4/win64/tools/fpo_v7_0;D:/Xilinx/Vivado/2017.4/win64/tools/fft_v9_0;D:/Xilinx/Vivado/2017.4/win64/tools/opencv;D:/Xilinx/Vivado/2017.4/win64/tools/fir_v7_0;D:/Xilinx/Vivado/2017.4/win64/tools/dds_v6_0;D:/Xilinx/Vivado/2017.4/win64/lib/csim;D:/Xilinx/Vivado/2017.4/win64/tools/fpo_v6_1;D:/Xilinx/Vivado/2017.4/win64/tools/fpo_v7_0;D:/Xilinx/Vivado/2017.4/win64/tools/fft_v9_0;D:/Xilinx/Vivado/2017.4/win64/tools/opencv;D:/Xilinx/Vivado/2017.4/win64/tools/fir_v7_0;D:/Xilinx/Vivado/2017.4/win64/tools/dds_v6_0;D:/Xilinx/Vivado/2017.4/win64/lib/csim
export HDI_APPROOT=D:/Xilinx/Vivado/2017.4
export XILINX_OPENCL_CLANG=D:/Xilinx/Vivado/2017.4/win64/tools/clang
export RDI_PLATFORM=win64
bugpoint -mlimit=32000  --load libhls_support.so  --load libhls_bugpoint.so  -hls -strip -interface-port-rename -type-info  -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce  -auto-rom-infer -dce -function-uniquify  -resource-proc  -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine  -clib-intrinsic-prepare -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -deadargelim  -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete  -norm-name  D:/Repositories/FPGAColorIdentifier/SobelMatrixMultiplier/solution6/.autopilot/db/a.o.1.bc
llvm-dis bugpoint-reduced-simplified.bc 
