Determining the location of the ModelSim executable...

Using: C:\intelFPGA\16.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off SINE-WAVE-GENERATOR -c SINE-WAVE-GENERATOR --vector_source="D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/Waveform.vwf" --testbench_file="D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon May 08 22:01:56 2017
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off SINE-WAVE-GENERATOR -c SINE-WAVE-GENERATOR --vector_source=D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/Waveform.vwf --testbench_file=D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/simulation/qsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/simulation/qsim/" SINE-WAVE-GENERATOR -c SINE-WAVE-GENERATOR

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon May 08 22:01:57 2017
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/simulation/qsim/ SINE-WAVE-GENERATOR -c SINE-WAVE-GENERATOR
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file SINE-WAVE-GENERATOR.vho in folder "D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 518 megabytes
    Info: Processing ended: Mon May 08 22:01:58 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/simulation/qsim/SINE-WAVE-GENERATOR.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/16.1/modelsim_ase/win32aloem/vsim -c -do SINE-WAVE-GENERATOR.do

Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do SINE-WAVE-GENERATOR.do

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:00 on May 08,2017
# vcom -work work SINE-WAVE-GENERATOR.vho 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components

# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity SINE_WAVE_GENERATOR
# -- Compiling architecture structure of SINE_WAVE_GENERATOR

# End time: 22:02:00 on May 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:00 on May 08,2017
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SINE_WAVE_GENERATOR_vhd_vec_tst
# -- Compiling architecture SINE_WAVE_GENERATOR_arch of SINE_WAVE_GENERATOR_vhd_vec_tst
# End time: 22:02:00 on May 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.SINE_WAVE_GENERATOR_vhd_vec_tst 
# Start time: 22:02:01 on May 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sine_wave_generator_vhd_vec_tst(sine_wave_generator_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.sine_wave_generator(structure)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_jtag(architecture_jtag)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 47306 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /sine_wave_generator_vhd_vec_tst/i1/altera_internal_jtag/tdo has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sine_wave_generator_vhd_vec_tst/i1/altera_internal_jtag/tmsutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sine_wave_generator_vhd_vec_tst/i1/altera_internal_jtag/tckutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sine_wave_generator_vhd_vec_tst/i1/altera_internal_jtag/tdiutap has no driver.
# This port will contribute value (U) to the signal network.
# after#31

# End time: 22:02:01 on May 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/Waveform.vwf...

Reading D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/simulation/qsim/SINE-WAVE-GENERATOR.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Develop/FPGA/Project/SINE-WAVE-GENERATOR/simulation/qsim/SINE-WAVE-GENERATOR_20170508220201.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.