name: RCC
description: Register block
groupName: RCC
source: STM32H7S SVD v1.3
registers:
  - name: CR
    displayName: CR
    description: Source control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 37
    resetMask: 4294967295
    fields:
      - name: HSION
        description: HSI clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI is OFF
            value: 0
          - name: B_0x1
            description: HSI is ON (default after reset)
            value: 1
      - name: HSIKERON
        description: HSI clock enable in Stop mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect on HSI (default after reset)
            value: 0
          - name: B_0x1
            description: HSI is forced to ON even in Stop mode
            value: 1
      - name: HSIRDY
        description: HSI clock ready flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSI clock is ready
            value: 1
      - name: HSIDIV
        description: HSI clock divider
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: division by 1, hsi(_ker)_ck = 64 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: division by 2, hsi(_ker)_ck = 32 MHz
            value: 1
          - name: B_0x2
            description: division by 4, hsi(_ker)_ck = 16 MHz
            value: 2
          - name: B_0x3
            description: division by 8, hsi(_ker)_ck = 8 MHz
            value: 3
      - name: HSIDIVF
        description: HSI divider flag
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: new division ratio not yet propagated to hsi(_ker)_ck (default after reset)
            value: 0
          - name: B_0x1
            description: hsi(_ker)_ck clock frequency reflects the new HSIDIV value (default register value when the
            value: 1
      - name: CSION
        description: CSI clock enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is ON
            value: 1
      - name: CSIRDY
        description: CSI clock ready flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CSI clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: CSI clock is ready
            value: 1
      - name: CSIKERON
        description: CSI clock enable in Stop mode
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect on CSI (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is forced to ON even in Stop mode
            value: 1
      - name: HSI48ON
        description: HSI48 clock enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 is ON
            value: 1
      - name: HSI48RDY
        description: HSI48 clock ready flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI48 clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 clock is ready
            value: 1
      - name: HSEON
        description: HSE clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: HSE is ON
            value: 1
      - name: HSERDY
        description: HSE clock ready flag
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSE clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSE clock is ready
            value: 1
      - name: HSEBYP
        description: HSE clock bypass
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE oscillator not bypassed (default after reset)
            value: 0
          - name: B_0x1
            description: HSE oscillator bypassed with an external clock
            value: 1
      - name: HSEEXT
        description: external high speed clock type in Bypass mode
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE in analog mode (default after reset)
            value: 0
          - name: B_0x1
            description: HSE in digital mode
            value: 1
      - name: HSECSSON
        description: HSE clock security system enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSS on HSE OFF (clock detector OFF) (default after reset)
            value: 0
          - name: B_0x1
            description: CSS on HSE ON (clock detector ON if the HSE oscillator is stable, OFF if not).
            value: 1
      - name: PLL1ON
        description: PLL1 enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 ON
            value: 1
      - name: PLL1RDY
        description: PLL1 clock ready flag
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL1 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 locked
            value: 1
      - name: PLL2ON
        description: PLL2 enable
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 ON
            value: 1
      - name: PLL2RDY
        description: PLL2 clock ready flag
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL2 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 locked
            value: 1
      - name: PLL3ON
        description: PLL3 enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 ON
            value: 1
      - name: PLL3RDY
        description: PLL3 clock ready flag
        bitOffset: 29
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL3 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 locked
            value: 1
  - name: HSICFGR
    displayName: HSICFGR
    description: HSI calibration register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 4294963200
    fields:
      - name: HSICAL
        description: HSI clock calibration
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: HSITRIM
        description: HSI clock trimming
        bitOffset: 24
        bitWidth: 7
        access: read-write
  - name: CRRCR
    displayName: CRRCR
    description: Clock recovery RC register
    addressOffset: 8
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294963200
    fields:
      - name: HSI48CAL
        description: Internal RC 48 MHz clock calibration
        bitOffset: 0
        bitWidth: 10
        access: read-only
  - name: CSICFGR
    displayName: CSICFGR
    description: CSI calibration register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 536870912
    resetMask: 4294963200
    fields:
      - name: CSICAL
        description: CSI clock calibration
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: CSITRIM
        description: CSI clock trimming
        bitOffset: 24
        bitWidth: 6
        access: read-write
  - name: CFGR
    displayName: CFGR
    description: Clock configuration register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SW
        description: system clock switch
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as system clock (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as system clock (csi_ck)
            value: 1
          - name: B_0x2
            description: HSE selected as system clock (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 selected as system clock (pll1_p_ck)
            value: 3
      - name: SWS
        description: system clock switch status
        bitOffset: 3
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI used as system clock (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: CSI used as system clock (csi_ck)
            value: 1
          - name: B_0x2
            description: HSE used as system clock (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 used as system clock (pll1_p_ck)
            value: 3
      - name: STOPWUCK
        description: system clock selection after a wake up from system Stop
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as wake up clock from system Stop (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as wake up clock from system Stop
            value: 1
      - name: STOPKERWUCK
        description: kernel clock selection after a wake up from system Stop
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as wake up clock from system Stop (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as wake up clock from system Stop
            value: 1
      - name: RTCPRE
        description: HSE division factor for RTC clock
        bitOffset: 8
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no clock (default after reset)
            value: 0
          - name: B_0x1
            description: no clock
            value: 1
          - name: B_0x2
            description: HSE/2
            value: 2
          - name: B_0x3
            description: HSE/3
            value: 3
          - name: B_0x4
            description: HSE/4
            value: 4
          - name: B_0x3E
            description: HSE/62
            value: 62
          - name: B_0x3F
            description: HSE/63
            value: 63
      - name: TIMPRE
        description: timers clocks prescaler selection
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The timers kernel clock is equal to rcc_hclk1 if CDPPREx is corresponding to division by 1 or 2, else it is equal to 2 x F<sub>rcc_pclkx_d2 </sub>(default after reset)
            value: 0
          - name: B_0x1
            description: The timers kernel clock is equal to rcc_hclk1 if CDPPREx is corresponding to division by 1, 2
            value: 1
      - name: MCO1PRE
        description: MCO1 prescaler
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x4
            description: division by 4
            value: 4
          - name: B_0xF
            description: division by 15
            value: 15
      - name: MCO1SEL
        description: Microcontroller clock output 1
        bitOffset: 22
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI clock selected (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator clock selected (lse_ck)
            value: 1
          - name: B_0x2
            description: HSE clock selected (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 clock selected (pll1_q_ck)
            value: 3
          - name: B_0x4
            description: HSI48 clock selected (hsi48_ck)
            value: 4
      - name: MCO2PRE
        description: MCO2 prescaler
        bitOffset: 25
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x4
            description: division by 4
            value: 4
          - name: B_0xF
            description: division by 15
            value: 15
      - name: MCO2SEL
        description: microcontroller clock output 2
        bitOffset: 29
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: system clock selected (sys_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 oscillator clock selected (pll2_p_ck)
            value: 1
          - name: B_0x2
            description: HSE clock selected (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 clock selected (pll1_p_ck)
            value: 3
          - name: B_0x4
            description: CSI clock selected (csi_ck)
            value: 4
          - name: B_0x5
            description: LSI clock selected (lsi_ck)
            value: 5
  - name: CDCFGR
    displayName: CDCFGR
    description: CPU domain clock configuration register
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CPRE
        description: CPU domain core prescaler
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x8
            description: sys_ck divided by 2
            value: 8
          - name: B_0x9
            description: sys_ck divided by 4
            value: 9
          - name: B_0xA
            description: sys_ck divided by 8
            value: 10
          - name: B_0xB
            description: sys_ck divided by 16
            value: 11
          - name: B_0xC
            description: sys_ck divided by 64
            value: 12
          - name: B_0xD
            description: sys_ck divided by 128
            value: 13
          - name: B_0xE
            description: sys_ck divided by 256
            value: 14
          - name: B_0xF
            description: sys_ck divided by 512
            value: 15
  - name: BMCFGR
    displayName: BMCFGR
    description: AHB clock configuration register
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BMPRE
        description: Bus matrix clock prescaler
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x8
            description: sys_bus_ck = sys_cpu_ck / 2
            value: 8
          - name: B_0x9
            description: sys_bus_ck= sys_cpu_ck / 4
            value: 9
          - name: B_0xA
            description: sys_bus_ck = sys_cpu_ck / 8
            value: 10
          - name: B_0xB
            description: sys_bus_ck = sys_cpu_ck / 16
            value: 11
          - name: B_0xC
            description: sys_bus_ck = sys_cpu_ck / 64
            value: 12
          - name: B_0xD
            description: sys_bus_ck = sys_cpu_ck / 128
            value: 13
          - name: B_0xE
            description: sys_bus_ck = sys_cpu_ck / 256
            value: 14
          - name: B_0xF
            description: sys_bus_ck = sys_cpu_ck / 512
            value: 15
  - name: APBCFGR
    displayName: APBCFGR
    description: APB clocks configuration register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPRE1
        description: CPU domain APB1 prescaler
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk1 = sys_bus_ck / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk1 = sys_bus_ck / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk1 = sys_bus_ck / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk1 = sys_bus_ck / 16
            value: 7
      - name: PPRE2
        description: CPU domain APB2 prescaler
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk2 = sys_bus_ck / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk2 = sys_bus_ck / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk2 = sys_bus_ck / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk2 = sys_bus_ck / 16
            value: 7
      - name: PPRE4
        description: CPU domain APB4 prescaler
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk4 = sys_bus_ck / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk4 = sys_bus_ck / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk4 = sys_bus_ck / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk4 = sys_bus_ck / 16
            value: 7
      - name: PPRE5
        description: CPU domain APB5 prescaler
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk5 = sys_bus_ck / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk5 = sys_bus_ck / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk5 = sys_bus_ck / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk5 = sys_bus_ck / 16
            value: 7
  - name: PLLCKSELR
    displayName: PLLCKSELR
    description: PLLs clock source selection register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 33686016
    resetMask: 4294967295
    fields:
      - name: PLLSRC
        description: DIVMx and PLLs clock source selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as PLL clock (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as PLL clock (csi_ck)
            value: 1
          - name: B_0x2
            description: HSE selected as PLL clock (hse_ck)
            value: 2
          - name: B_0x3
            description: no clock send to DIVMx divider and PLLs
            value: 3
      - name: DIVM1
        description: prescaler for PLL1
        bitOffset: 4
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x20
            description: division by 32 (default after reset)
            value: 32
          - name: B_0x3F
            description: division by 63
            value: 63
      - name: DIVM2
        description: prescaler for PLL2
        bitOffset: 12
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x20
            description: division by 32 (default after reset)
            value: 32
          - name: B_0x3F
            description: division by 63
            value: 63
      - name: DIVM3
        description: prescaler for PLL3
        bitOffset: 20
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x20
            description: division by 32 (default after reset)
            value: 32
          - name: B_0x3F
            description: division by 63
            value: 63
  - name: PLLCFGR
    displayName: PLLCFGR
    description: PLLs configuration register
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1FRACEN
        description: PLL1 fractional latch enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PLL1VCOSEL
        description: PLL1 VCO selection
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VCOH selected (default after reset)
            value: 0
          - name: B_0x1
            description: VCOL selected
            value: 1
      - name: PLL1SSCGEN
        description: PLL1 SSCG enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SSCG disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SSCG enabled
            value: 1
      - name: PLL1RGE
        description: PLL1 input frequency range
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 input (ref1_ck) clock range frequency between 1 and 2 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 input (ref1_ck) clock range frequency between 2 and 4 MHz
            value: 1
          - name: B_0x2
            description: PLL1 input (ref1_ck) clock range frequency between 4 and 8 MHz
            value: 2
          - name: B_0x3
            description: PLL1 input (ref1_ck) clock range frequency between 8 and 16 MHz
            value: 3
      - name: PLL1PEN
        description: PLL1 DIVP divider output enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_p_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_p_ck output enabled
            value: 1
      - name: PLL1QEN
        description: PLL1 DIVQ divider output enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck output enabled
            value: 1
      - name: PLL1SEN
        description: PLL1 DIVS divider output enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_s_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_s_ck output enabled
            value: 1
      - name: PLL2FRACLEN
        description: PLL2 fractional latch enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PLL2VCOSEL
        description: PLL2 VCO selection
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VCOH selected (default after reset)
            value: 0
          - name: B_0x1
            description: VCOL selected
            value: 1
      - name: PLL2SSCGEN
        description: PLL2 SSCG enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SSCG disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SSCG enabled
            value: 1
      - name: PLL2RGE
        description: PLL2 input frequency range
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 input (ref2_ck) clock range frequency between 1 and 2 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 input (ref2_ck) clock range frequency between 2 and 4 MHz
            value: 1
          - name: B_0x2
            description: PLL3 input (ref2_ck) clock range frequency between 4 and 8 MHz
            value: 2
          - name: B_0x3
            description: PLL3 input (ref2_ck) clock range frequency between 8 and 16 MHz
            value: 3
      - name: PLL2PEN
        description: PLL2 DIVP divider output enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck output enabled
            value: 1
      - name: PLL2QEN
        description: PLL2 DIVQ divider output enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_q_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck output enabled
            value: 1
      - name: PLL2REN
        description: PLL2 DIVR divider output enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_r_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck output enabled
            value: 1
      - name: PLL2SEN
        description: PLL2 DIVS divider output enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_s_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_s_ck output enabled
            value: 1
      - name: PLL2TEN
        description: PLL2 DIVT divider output enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_t_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_t_ck output enabled
            value: 1
      - name: PLL3FRACEN
        description: PLL3 fractional latch enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: PLL3VCOSEL
        description: PLL3 VCO selection
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VCOH selected (default after reset)
            value: 0
          - name: B_0x1
            description: VCOL selected
            value: 1
      - name: PLL3SSCGEN
        description: PLL3 SSCG enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SSCG disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SSCG enabled
            value: 1
      - name: PLL3RGE
        description: PLL3 input frequency range
        bitOffset: 25
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 input (ref3_ck) clock range frequency between 1 and 2 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 input (ref3_ck) clock range frequency between 2 and 4 MHz
            value: 1
          - name: B_0x2
            description: PLL3 input (ref3_ck) clock range frequency between 4 and 8 MHz
            value: 2
          - name: B_0x3
            description: PLL3 input (ref3_ck) clock range frequency between 8 and 16 MHz
            value: 3
      - name: PLL3PEN
        description: PLL3 DIVP divider output enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_p_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_p_ck output enabled
            value: 1
      - name: PLL3QEN
        description: PLL3 DIVQ divider output enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_q_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_q_ck output enabled
            value: 1
      - name: PLL3REN
        description: PLL3 DIVR divider output enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_r_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_r_ck output enabled
            value: 1
      - name: PLL3SEN
        description: PLL3 DIVS divider output enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_s_ck output disabled (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_s_ck output enabled
            value: 1
  - name: PLL1DIVR1
    displayName: PLL1DIVR1
    description: PLL1 dividers configuration register 1
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 16843392
    resetMask: 4294967295
    fields:
      - name: DIVN
        description: multiplication factor for PLL1 VCO
        bitOffset: 0
        bitWidth: 9
        access: read-write
        enumeratedValues:
          - name: B_0x006
            description: wrong configuration
            value: 6
          - name: B_0x007
            description: DIVN = 8
            value: 7
          - name: B_0x080
            description: DIVN = 129 (default after reset)
            value: 128
          - name: B_0x1A3
            description: DIVN = 420
            value: 419
      - name: DIVP
        description: PLL1 DIVP division factor
        bitOffset: 9
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_p_ck = vco1_ck
            value: 0
          - name: B_0x1
            description: pll1_p_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: not allowed
            value: 2
          - name: B_0x3
            description: pll1_p_ck = vco1_ck / 4
            value: 3
          - name: B_0x7F
            description: pll1_p_ck = vco1_ck / 128
            value: 127
      - name: DIVQ
        description: PLL1 DIVQ division factor
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck = vco1_ck
            value: 0
          - name: B_0x1
            description: pll1_q_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll1_q_ck = vco1_ck / 3
            value: 2
          - name: B_0x3
            description: pll1_q_ck = vco1_ck / 4
            value: 3
          - name: B_0x7F
            description: pll1_q_ck = vco1_ck / 128
            value: 127
  - name: PLL1FRACR
    displayName: PLL1FRACR
    description: PLL1 fractional divider register
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FRACN
        description: fractional part of the multiplication factor for PLL1 VCO
        bitOffset: 3
        bitWidth: 13
        access: read-write
  - name: PLL2DIVR1
    displayName: PLL2DIVR1
    description: PLL2 dividers configuration register 1
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 16843392
    resetMask: 4294967295
    fields:
      - name: DIVN
        description: multiplication factor for PLL2 VCO
        bitOffset: 0
        bitWidth: 9
        access: read-write
        enumeratedValues:
          - name: B_0x006
            description: wrong configuration
            value: 6
          - name: B_0x007
            description: DIVN = 8
            value: 7
          - name: B_0x080
            description: DIVN = 129 (default after reset)
            value: 128
          - name: B_0x1A3
            description: DIVN = 420
            value: 419
      - name: DIVP
        description: PLL2 DIVP division factor
        bitOffset: 9
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_p_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_p_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_p_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_p_ck = vco2_ck / 128
            value: 127
      - name: DIVQ
        description: PLL2 DIVQ division factor
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_q_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_q_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_q_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_q_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_q_ck = vco2_ck / 128
            value: 127
      - name: DIVR
        description: PLL2 DIVR division factor
        bitOffset: 24
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_r_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_r_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_r_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_r_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_r_ck = vco2_ck / 128
            value: 127
  - name: PLL2FRACR
    displayName: PLL2FRACR
    description: PLL2 fractional divider register
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FRACN
        description: fractional part of the multiplication factor for PLL2 VCO
        bitOffset: 3
        bitWidth: 13
        access: read-write
  - name: PLL3DIVR1
    displayName: PLL3DIVR1
    description: PLL3 dividers configuration register 1
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 16843392
    resetMask: 4294967295
    fields:
      - name: DIVN
        description: Multiplication factor for PLL3 VCO
        bitOffset: 0
        bitWidth: 9
        access: read-write
        enumeratedValues:
          - name: B_0x006
            description: wrong configuration
            value: 6
          - name: B_0x007
            description: DIVN = 8
            value: 7
          - name: B_0x080
            description: DIVN = 129 (default after reset)
            value: 128
          - name: B_0x1A3
            description: DIVN = 420
            value: 419
      - name: DIVP
        description: PLL3 DIVP division factor
        bitOffset: 9
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_p_ck = vco3_ck
            value: 0
          - name: B_0x1
            description: pll3_p_ck = vco3_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll3_p_ck = vco3_ck / 3
            value: 2
          - name: B_0x3
            description: pll3_p_ck = vco3_ck / 4
            value: 3
          - name: B_0x7F
            description: pll3_p_ck = vco3_ck / 128
            value: 127
      - name: DIVQ
        description: PLL3 DIVQ division factor
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_q_ck = vco3_ck
            value: 0
          - name: B_0x1
            description: pll3_q_ck = vco3_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll3_q_ck = vco3_ck / 3
            value: 2
          - name: B_0x3
            description: pll3_q_ck = vco3_ck / 4
            value: 3
          - name: B_0x7F
            description: pll3_q_ck = vco3_ck / 128
            value: 127
      - name: DIVR
        description: PLL3 DIVR division factor
        bitOffset: 24
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_r_ck = vco3_ck
            value: 0
          - name: B_0x1
            description: pll3_r_ck = vco3_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll3_r_ck = vco3_ck / 3
            value: 2
          - name: B_0x3
            description: pll3_r_ck = vco3_ck / 4
            value: 3
          - name: B_0x7F
            description: pll3_r_ck = vco3_ck / 128
            value: 127
  - name: PLL3FRACR
    displayName: PLL3FRACR
    description: PLL3 fractional divider register
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FRACN
        description: fractional part of the multiplication factor for PLL3 VCO
        bitOffset: 3
        bitWidth: 13
        access: read-write
  - name: CCIPR1
    displayName: CCIPR1
    description: AHB peripheral kernel clock selection register
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 2560
    resetMask: 4294967295
    fields:
      - name: FMCSEL
        description: FMC kernel clock source selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll2_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel peripheral clock
            value: 3
      - name: SDMMC12SEL
        description: SDMMC1 and SDMMC2 kernel clock source selection
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_s_ck selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_t_ck selected as kernel peripheral clock
            value: 1
      - name: XSPI1SEL
        description: XSPI1 kernel clock source selection
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_s_ck selected as kernel peripheral clock
            value: 1
      - name: XSPI2SEL
        description: XSPI2 kernel clock source selection
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_s_ck selected as kernel peripheral clock
            value: 1
      - name: USBREFCKSEL
        description: USBPHYC kernel clock frequency selection
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x3
            description: The kernel clock frequency provided to the USBPHYC is 16 MHz
            value: 3
          - name: B_0x8
            description: The kernel clock frequency provided to the USBPHYC is 19.
            value: 8
          - name: B_0x9
            description: The kernel clock frequency provided to the USBPHYC is 20MHz
            value: 9
          - name: B_0xA
            description: The kernel clock frequency provided to the USBPHYC is 24 MHz (default after reset)
            value: 10
          - name: B_0xE
            description: The kernel clock frequency provided to the USBPHYC is 26 MHz
            value: 14
          - name: B_0xB
            description: The kernel clock frequency provided to the USBPHYC is 32 MHz
            value: 11
      - name: USBPHYCSEL
        description: USBPHYC kernel clock source selection
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hse_ker_ck (default after reset)
            value: 0
          - name: B_0x1
            description: hse_ker_ck / 2
            value: 1
          - name: B_0x2
            description: pll3_q_ck
            value: 2
      - name: OTGFSSEL
        description: OTGFS kernel clock source selection
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi48_ker_ck (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_q_ck
            value: 1
          - name: B_0x2
            description: hse_ker_ck
            value: 2
          - name: B_0x3
            description: clk48mohci
            value: 3
      - name: ETH1REFCKSEL
        description: Ethernet reference clock source selection
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PAD ETH_RMII_REF_CLK selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: hse_ker_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: eth_clk_fb selected as kernel peripheral clock
            value: 2
      - name: ETH1PHYCKSEL
        description: Clock source selection for external Ethernet PHY
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hse_ker_ck selected as clock source (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_s_ck selected clock source
            value: 1
      - name: ADF1SEL
        description: ADF kernel clock source selection
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk1 selected as ADF kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as ADF kernel clock
            value: 1
      - name: ADCSEL
        description: SAR ADC kernel clock source selection
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_r_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: per_ck selected as kernel peripheral clock
            value: 2
      - name: PSSISEL
        description: PSSI kernel clock source selection
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_r_ck selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: per_ck selected as kernel peripheral clock
            value: 1
      - name: CKPERSEL
        description: per_ck clock source selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ker_ck selected as per_ck clock (default after reset)
            value: 0
          - name: B_0x1
            description: csi_ker_ck selected as per_ck clock
            value: 1
          - name: B_0x2
            description: hse_ker_ck selected as per_ck clock
            value: 2
  - name: CCIPR2
    displayName: CCIPR2
    description: APB1 peripherals kernel clock selection register
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UART234578SEL
        description: USART2,3, UART4,5,7,8 (APB1) kernel clock source selection
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel clock
            value: 5
      - name: SPI23SEL
        description: SPI/I2S2 and SPI/I2S3 kernel clock source selection
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll3_p_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as kernel clock
            value: 4
      - name: I2C23SEL
        description: I2C2, I2C3 kernel clock source selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_r_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: hsi_ker_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: csi_ker_ck selected as kernel clock
            value: 3
      - name: I2C1_I3C1SEL
        description: I2C1 or I3C1 kernel clock source selection
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_r_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: hsi_ker_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: csi_ker_ck selected as kernel peripheral clock
            value: 3
      - name: LPTIM1SEL
        description: LPTIM1 kernel clock source selection
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: per_ck selected as kernel peripheral clock
            value: 5
      - name: FDCANSEL
        description: FDCAN kernel clock source selection
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hse_ker_ck selected as FDCAN kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as FDCAN kernel clock
            value: 1
          - name: B_0x2
            description: pll2_p_ck selected as FDCAN kernel clock
            value: 2
      - name: SPDIFRXSEL
        description: SPDIFRX kernel clock source selection
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SPDIFRX kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck selected as SPDIFRX kernel clock
            value: 1
          - name: B_0x2
            description: pll3_r_ck selected as SPDIFRX kernel clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as SPDIFRX kernel clock
            value: 3
      - name: CECSEL
        description: HDMI-CEC kernel clock source selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lse_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: lsi_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: csi_ker_ck divided by 122 selected as kernel clock
            value: 2
  - name: CCIPR3
    displayName: CCIPR3
    description: APB2 peripherals kernel clock selection register
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: USART1SEL
        description: USART1 kernel clock source selection
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel clock
            value: 5
      - name: SPI45SEL
        description: SPI4 and 5 kernel clock source selection
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck is selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck is selected as kernel clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck is selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck is selected as kernel clock
            value: 4
          - name: B_0x5
            description: hse_ker_ck is selected as kernel clock
            value: 5
      - name: SPI1SEL
        description: SPI/I2S1 kernel clock source selection
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SPI/I2S1 and 7 kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as SPI/I2S1 and 7 kernel clock
            value: 1
          - name: B_0x2
            description: pll3_p_ck selected as SPI/I2S1 and 7 kernel clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as SPI/I2S1 and 7 kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as SPI/I2S1,and 7 kernel clock
            value: 4
      - name: SAI1SEL
        description: SAI1 kernel clock source selection
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SAI1 kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as SAI1 kernel clock
            value: 1
          - name: B_0x2
            description: pll3_p_ck selected as SAI1 kernel clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as SAI1 kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as SAI1 kernel clock
            value: 4
      - name: SAI2SEL
        description: SAI2 kernel clock source selection
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SAI2 kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as SAI2 kernel clock
            value: 1
          - name: B_0x2
            description: pll3_p_ck selected as SAI2 kernel clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as SAI2 kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as SAI2 kernel clock
            value: 4
          - name: B_0x5
            description: spdifrx_symb_ck selected as SAI2 kernel clock
            value: 5
  - name: CCIPR4
    displayName: CCIPR4
    description: APB4,5 peripherals kernel clock selection register
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPUART1SEL
        description: LPUART1 kernel clock source selection
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel peripheral clock
            value: 5
      - name: SPI6SEL
        description: SPI/I2S6 kernel clock source selection
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: hse_ker_ck selected as kernel peripheral clock
            value: 5
      - name: LPTIM23SEL
        description: LPTIM2 and LPTIM3 kernel clock source selection
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: per_ck selected as kernel peripheral clock
            value: 5
      - name: LPTIM45SEL
        description: LPTIM4, and LPTIM5 kernel clock source selection
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: per_ck selected as kernel peripheral clock
            value: 5
  - name: CIER
    displayName: CIER
    description: Clock source interrupt enable register
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYIE
        description: LSI ready interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSI ready interrupt enabled
            value: 1
      - name: LSERDYIE
        description: LSE ready interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE ready interrupt enabled
            value: 1
      - name: HSIRDYIE
        description: HSI ready interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSI ready interrupt enabled
            value: 1
      - name: HSERDYIE
        description: HSE ready interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSE ready interrupt enabled
            value: 1
      - name: CSIRDYIE
        description: CSI ready interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CSI ready interrupt enabled
            value: 1
      - name: HSI48RDYIE
        description: HSI48 ready interrupt enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 ready interrupt enabled
            value: 1
      - name: PLL1RDYIE
        description: PLL1 ready interrupt enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 lock interrupt enabled
            value: 1
      - name: PLL2RDYIE
        description: PLL2 ready interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 lock interrupt enabled
            value: 1
      - name: PLL3RDYIE
        description: PLL3 ready interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 lock interrupt enabled
            value: 1
      - name: LSECSSIE
        description: LSE clock security system interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE CSS interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE CSS interrupt enabled
            value: 1
  - name: CIFR
    displayName: CIFR
    description: Clock source interrupt flag register
    addressOffset: 100
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYF
        description: LSI ready interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSI
            value: 1
      - name: LSERDYF
        description: LSE ready interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSE
            value: 1
      - name: HSIRDYF
        description: HSI ready interrupt flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSI
            value: 1
      - name: HSERDYF
        description: HSE ready interrupt flag
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSE
            value: 1
      - name: CSIRDYF
        description: CSI ready interrupt flag
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the CSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the CSI
            value: 1
      - name: HSI48RDYF
        description: HSI48 ready interrupt flag
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSI48 oscillator (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSI48 oscillator
            value: 1
      - name: PLL1RDYF
        description: PLL1 ready interrupt flag
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by PLL1 lock (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by PLL1 lock
            value: 1
      - name: PLL2RDYF
        description: PLL2 ready interrupt flag
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by PLL2 lock (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by PLL2 lock
            value: 1
      - name: PLL3RDYF
        description: PLL3 ready interrupt flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by PLL3 lock (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by PLL3 lock
            value: 1
      - name: LSECSSF
        description: LSE clock security system interrupt flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no failure detected on the external 32 kHz oscillator (default after reset)
            value: 0
          - name: B_0x1
            description: failure detected on the external 32 kHz oscillator
            value: 1
      - name: HSECSSF
        description: HSE clock security system interrupt flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock security interrupt caused by HSE clock failure (default after reset)
            value: 0
          - name: B_0x1
            description: clock security interrupt caused by HSE clock failure
            value: 1
  - name: CICR
    displayName: CICR
    description: Clock source interrupt clear register
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYC
        description: LSI ready interrupt clear
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: LSIRDYF cleared
            value: 1
      - name: LSERDYC
        description: LSE ready interrupt clear
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSERDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: LSERDYF cleared
            value: 1
      - name: HSIRDYC
        description: HSI ready interrupt clear
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSIRDYF cleared
            value: 1
      - name: HSERDYC
        description: HSE ready interrupt clear
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSERDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSERDYF cleared
            value: 1
      - name: CSIRDYC
        description: CSI ready interrupt clear
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: CSIRDYF cleared
            value: 1
      - name: HSI48RDYC
        description: HSI48 ready interrupt clear
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48RDYF cleared
            value: 1
      - name: PLL1RDYC
        description: PLL1 ready interrupt clear
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1RDYF cleared
            value: 1
      - name: PLL2RDYC
        description: PLL2 ready interrupt clear
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2RDYF cleared
            value: 1
      - name: PLL3RDYC
        description: PLL3 ready interrupt clear
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3RDYF cleared
            value: 1
      - name: LSECSSC
        description: LSE clock security system interrupt clear
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSECSSF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: LSECSSF cleared
            value: 1
      - name: HSECSSC
        description: HSE clock security system interrupt clear
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSECSSF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSECSSF cleared
            value: 1
  - name: BDCR
    displayName: BDCR
    description: Backup domain control register
    addressOffset: 112
    size: 32
    access: read-writeOnce
    resetValue: 16
    resetMask: 4294967295
    fields:
      - name: LSEON
        description: LSE oscillator enabled
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator OFF (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator ON
            value: 1
      - name: LSERDY
        description: LSE oscillator ready
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not ready (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator ready
            value: 1
      - name: LSEBYP
        description: LSE oscillator bypass
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not bypassed (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator bypassed
            value: 1
      - name: LSEDRV
        description: LSE oscillator driving capability
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lowest drive
            value: 0
          - name: B_0x1
            description: medium-low drive
            value: 1
          - name: B_0x2
            description: medium-high drive (default after backup domain if LSEON=0)
            value: 2
          - name: B_0x3
            description: highest drive
            value: 3
      - name: LSECSSON
        description: LSE clock security system enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSS on 32 kHz oscillator OFF (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: CSS on 32 kHz oscillator ON
            value: 1
      - name: LSECSSD
        description: LSE clock security system failure detection
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no failure detected on 32 kHz oscillator (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: failure detected on 32 kHz oscillator
            value: 1
      - name: LSEEXT
        description: low-speed external clock type in Bypass mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE in analog mode (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE in digital mode (do not use if RTC is active).
            value: 1
      - name: RTCSEL
        description: RTC clock source selection
        bitOffset: 8
        bitWidth: 2
        access: read-writeOnce
        enumeratedValues:
          - name: B_0x0
            description: no clock (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE selected as RTC clock
            value: 1
          - name: B_0x2
            description: LSI selected as RTC clock
            value: 2
          - name: B_0x3
            description: HSE divided by RTCPRE value selected as RTC clock
            value: 3
      - name: LSECSSRA
        description: Re-Arm the LSECSS function
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Writing 0 has no effect (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: Writing 1 generates a re-arm pulse for the LSECSS function
            value: 1
      - name: RTCEN
        description: RTC clock enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rtc_ck disabled (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: rtc_ck enabled
            value: 1
      - name: VSWRST
        description: VSwitch domain software reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset not activated (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: generates a reset pulse, resetting the entire VSW domain.
            value: 1
  - name: CSR
    displayName: CSR
    description: Clock control and status register
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSION
        description: LSI oscillator enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: LSI is ON
            value: 1
      - name: LSIRDY
        description: LSI oscillator ready
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LSI clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: LSI clock is ready
            value: 1
  - name: AHB5RSTR
    displayName: AHB5RSTR
    description: AHB5 peripheral reset register
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1RST
        description: HPDMA1 block reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: DMA2DRST
        description: DMA2D block reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: JPEGRST
        description: JPEG block reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: FMCRST
        description: FMC and MCE3 blocks reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: XSPI1RST
        description: XSPI1 and MCE1 blocks reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: SDMMC1RST
        description: SDMMC1 and DB_SDMMC1 blocks reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: XSPI2RST
        description: XSPI2 and MCE2 blocks reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: XSPIMRST
        description: XSPIM reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: GFXMMURST
        description: GFXMMU block reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
      - name: GPU2DRST
        description: GPU2D block reset
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset is released (default after reset)
            value: 0
          - name: B_0x1
            description: reset is asserted
            value: 1
  - name: AHB1RSTR
    displayName: AHB1RSTR
    description: AHB1 peripheral reset register
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1RST
        description: GPDMA1 blocks reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset GPDMA1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets GPDMA1 block
            value: 1
      - name: ADC12RST
        description: ADC1 and 2 blocks reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset ADC1 and 2 blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets ADC1 and 2 blocks
            value: 1
      - name: ETH1RST
        description: ETH1 block reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset ETH1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets ETH1 block
            value: 1
      - name: OTGHSRST
        description: OTGHS block reset
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset OTGHS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets OTGHS block
            value: 1
      - name: USBPHYCRST
        description: USBPHYC block reset
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset USBPHYC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets USBPHYC block
            value: 1
      - name: OTGFSRST
        description: OTGFS block reset
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset OTGFS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets OTGFS block
            value: 1
      - name: ADF1RST
        description: ADF block reset
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset ADF block (default after reset)
            value: 0
          - name: B_0x1
            description: resets ADF block
            value: 1
  - name: AHB2RSTR
    displayName: AHB2RSTR
    description: AHB2 peripheral reset register
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PSSIRST
        description: PSSI block reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset PSSI block (default after reset)
            value: 0
          - name: B_0x1
            description: resets PSSI block
            value: 1
      - name: SDMMC2RST
        description: SDMMC2 and SDMMC2 delay blocks reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset SDMMC2 and SDMMC2 delay blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets SDMMC2 and SDMMC2 delay blocks
            value: 1
      - name: CORDICRST
        description: CORDIC reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset CORDIC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets CORDIC block
            value: 1
  - name: AHB4RSTR
    displayName: AHB4RSTR
    description: AHB4 peripheral reset register
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOARST
        description: GPIOA block reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOA block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOA block
            value: 1
      - name: GPIOBRST
        description: GPIOB block reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOB block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOB block
            value: 1
      - name: GPIOCRST
        description: GPIOC block reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOC block
            value: 1
      - name: GPIODRST
        description: GPIOD block reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOD block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOD block
            value: 1
      - name: GPIOERST
        description: GPIOE block reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOE block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOE block
            value: 1
      - name: GPIOFRST
        description: GPIOF block reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOF block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOF block
            value: 1
      - name: GPIOGRST
        description: GPIOG block reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOG block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOG block
            value: 1
      - name: GPIOHRST
        description: GPIOH block reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOH block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOH block
            value: 1
      - name: GPIOMRST
        description: GPIOM block reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOM block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOM block
            value: 1
      - name: GPIONRST
        description: GPION block reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPION block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPION block
            value: 1
      - name: GPIOORST
        description: GPIOO block reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOO block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOO block
            value: 1
      - name: GPIOPRST
        description: GPIOP block reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOP block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOP block
            value: 1
      - name: CRCRST
        description: CRC block reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the CRC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the CRC block
            value: 1
  - name: APB5RSTR
    displayName: APB5RSTR
    description: APB5 peripheral reset register
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCRST
        description: LTDC block reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LTDC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LTDC block
            value: 1
      - name: DCMIPPRST
        description: DCMIPP block reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DCMIPP block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DCMIPP block
            value: 1
      - name: GFXTIMRST
        description: GFXTIM block reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GFXTIM block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GFXTIM block
            value: 1
  - name: APB1RSTR1
    displayName: APB1RSTR1
    description: APB1 peripheral reset register 1
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2RST
        description: TIM2 block reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM2 block
            value: 1
      - name: TIM3RST
        description: TIM3 block reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM3 block
            value: 1
      - name: TIM4RST
        description: TIM4 block reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM4 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM4 block
            value: 1
      - name: TIM5RST
        description: TIM5 block reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM5 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM5 block
            value: 1
      - name: TIM6RST
        description: TIM6 block reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM6 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM6 block
            value: 1
      - name: TIM7RST
        description: TIM7 block reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM7 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM7 block
            value: 1
      - name: TIM12RST
        description: TIM12 block reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM12 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM12 block
            value: 1
      - name: TIM13RST
        description: TIM13 block reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM13 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM13 block
            value: 1
      - name: TIM14RST
        description: TIM14 block reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM14 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM14 block
            value: 1
      - name: LPTIM1RST
        description: LPTIM1 block reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM1 block
            value: 1
      - name: SPI2RST
        description: SPI2S2 block reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI2S2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI2S2 block
            value: 1
      - name: SPI3RST
        description: SPI2S3 block reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI2S3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI2S3 block
            value: 1
      - name: SPDIFRXRST
        description: SPDIFRX block reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPDIFRX block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPDIFRX block
            value: 1
      - name: USART2RST
        description: USART2 block reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART2 block
            value: 1
      - name: USART3RST
        description: USART3 block reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART3 block
            value: 1
      - name: UART4RST
        description: UART4 block reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART4 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART4 block
            value: 1
      - name: UART5RST
        description: UART5 block reset
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART5 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART5 block
            value: 1
      - name: I2C1_I3C1RST
        description: I2C1/I3C1 block reset
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C1/I3C1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C1/I3C1 block
            value: 1
      - name: I2C2RST
        description: I2C2 block reset
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C2 block
            value: 1
      - name: I2C3RST
        description: I2C3 block reset
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C3 block
            value: 1
      - name: CECRST
        description: HDMI-CEC block reset
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the HDMI-CEC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the HDMI-CEC block
            value: 1
      - name: UART7RST
        description: UART7 block reset
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART7 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART7 block
            value: 1
      - name: UART8RST
        description: UART8 block reset
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART8 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART8 block
            value: 1
  - name: APB1RSTR2
    displayName: APB1RSTR2
    description: APB1 peripheral reset register 2
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRSRST
        description: clock recovery system reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset CRS (default after reset)
            value: 0
          - name: B_0x1
            description: resets CRS
            value: 1
      - name: MDIOSRST
        description: MDIOS block reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the MDIOS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the MDIOS block
            value: 1
      - name: FDCANRST
        description: FDCAN block reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the FDCAN block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the FDCAN block
            value: 1
      - name: UCPD1RST
        description: UCPD block reset
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UCPD block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UCPD block
            value: 1
  - name: APB2RSTR
    displayName: APB2RSTR
    description: APB2 peripheral reset register
    addressOffset: 152
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1RST
        description: TIM1 block reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM1 block
            value: 1
      - name: USART1RST
        description: USART1 block reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART1 block
            value: 1
      - name: SPI1RST
        description: SPI2S1 block reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI2S1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI2S1 block
            value: 1
      - name: SPI4RST
        description: SPI4 block reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI4 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI4 block
            value: 1
      - name: TIM15RST
        description: TIM15 block reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM15 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM15 block
            value: 1
      - name: TIM16RST
        description: TIM16 block reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM16 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM16 block
            value: 1
      - name: TIM17RST
        description: TIM17 block reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM17 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM17 block
            value: 1
      - name: TIM9RST
        description: TIM9 block reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM9 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM9 block
            value: 1
      - name: SPI5RST
        description: SPI5 block reset
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI5 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI5 block
            value: 1
      - name: SAI1RST
        description: SAI1 block reset
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SAI1 (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SAI1
            value: 1
      - name: SAI2RST
        description: SAI2 block reset
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SAI2 (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SAI2
            value: 1
  - name: APB4RSTR
    displayName: APB4RSTR
    description: APB4 peripheral reset register
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SBSRST
        description: SBS block reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SBS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SBS block
            value: 1
      - name: LPUART1RST
        description: LPUART1 block reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPUART1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPUART1 block
            value: 1
      - name: SPI6RST
        description: SPI/I2S6 block reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI/I2S6 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI/I2S6 block
            value: 1
      - name: LPTIM2RST
        description: LPTIM2 block reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM2 block
            value: 1
      - name: LPTIM3RST
        description: LPTIM3 block reset
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM3 block
            value: 1
      - name: LPTIM4RST
        description: LPTIM4 block reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM4 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM4 block
            value: 1
      - name: LPTIM5RST
        description: LPTIM5 block reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM5 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM5 block
            value: 1
      - name: VREFRST
        description: VREF block reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the VREF block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the VREF block
            value: 1
      - name: DTSRST
        description: DTS block reset
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DTS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DTS block
            value: 1
  - name: AHB3RSTR
    displayName: AHB3RSTR
    description: AHB3 peripheral reset register
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGRST
        description: random number generator block reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset RNG block (default after reset)
            value: 0
          - name: B_0x1
            description: resets RNG block
            value: 1
      - name: HASHRST
        description: HASH block reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset HASH block (default after reset)
            value: 0
          - name: B_0x1
            description: resets HASH block
            value: 1
      - name: CRYPRST
        description: CRYP block reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset CRYP block (default after reset)
            value: 0
          - name: B_0x1
            description: resets CRYP block
            value: 1
      - name: SAESRST
        description: SAES block reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset SAES block (default after reset)
            value: 0
          - name: B_0x1
            description: resets SAES block
            value: 1
      - name: PKARST
        description: PKA block reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset PKA block (default after reset)
            value: 0
          - name: B_0x1
            description: resets PKA block
            value: 1
  - name: CKGDISR
    displayName: CKGDISR
    description: AXI clocks gating disable register
    addressOffset: 176
    size: 32
    access: read-write
    resetValue: 2147483648
    resetMask: 4294967295
    fields:
      - name: AXICKG
        description: AXI interconnect matrix clock gating disable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: AHBMCKG
        description: AXI master AHB clock gating disable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: SDMMC1CKG
        description: AXI master SDMMC1 clock gating disable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: HPDMA1CKG
        description: AXI master HPDMA1 clock gating disable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: CPUCKG
        description: AXI master CPU clock gating disable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: GPU2DS0CKG
        description: AXI master 0 GPU2D clock gating disable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: GPU2DS1CKG
        description: AXI master 1 GPU2D clock gating disable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: GPU2DCLCKG
        description: AXI master cache GPU2D clock gating disable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: DCMIPPCKG
        description: AXI master DCMIPP clock gating disable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: DMA2DCKG
        description: AXI master DMA2D clock gating disable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: GFXMMUSCKG
        description: AXI matrix slave GFXMMU clock gating disable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: LTDCCKG
        description: AXI master LTDC clock gating disable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: GFXMMUMCKG
        description: AXI master GFXMMU clock gating disable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: AHBSCKG
        description: AXI slave AHB clock gating disable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: FMCCKG
        description: AXI slave FMC and MCE3 clock gating disable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: XSPI1CKG
        description: AXI slave XSPI1 and MCE1 clock gating disable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: XSPI2CKG
        description: AXI slave XSPI2 and MCE2 clock gating disable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: AXISRAM4CKG
        description: AXI matrix slave SRAM4 clock gating disable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: AXISRAM3CKG
        description: AXI matrix slave SRAM3 clock gating disable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: AXISRAM2CKG
        description: AXI slave SRAM2 clock gating disable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: AXISRAM1CKG
        description: AXI slave SRAM1 / error code correction (ECC) clock gating disable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: FLASHCKG
        description: AXI slave Flash interface (FLIFT) clock gating disable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: EXTICKG
        description: EXTI clock gating disable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is disabled.
            value: 1
      - name: JTAGCKG
        description: JTAG automatic clock gating disabling
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is enabled.
            value: 0
  - name: PLL1DIVR2
    displayName: PLL1DIVR2
    description: PLL1 dividers configuration register 2
    addressOffset: 192
    size: 32
    access: read-write
    resetValue: 257
    resetMask: 4294967295
    fields:
      - name: DIVS
        description: PLL1 DIVS division factor
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_s_ck = vco1_ck
            value: 0
          - name: B_0x1
            description: pll1_s_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll1_s_ck = vco1_ck / 3
            value: 2
          - name: B_0x3
            description: pll1_s_ck = vco1_ck / 4
            value: 3
          - name: B_0x4
            description: pll1_s_ck = vco1_ck / 5
            value: 4
          - name: B_0x5
            description: pll1_s_ck = vco1_ck / 6
            value: 5
          - name: B_0x6
            description: pll1_s_ck = vco1_ck / 7
            value: 6
          - name: B_0x7
            description: pll1_s_ck = vco1_ck / 8
            value: 7
  - name: PLL2DIVR2
    displayName: PLL2DIVR2
    description: PLL2 dividers configuration register 2
    addressOffset: 196
    size: 32
    access: read-write
    resetValue: 257
    resetMask: 4294967295
    fields:
      - name: DIVS
        description: PLL2 DIVS division factor
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_s_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_s_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_s_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_s_ck = vco2_ck / 4
            value: 3
          - name: B_0x4
            description: pll2_s_ck = vco2_ck / 5
            value: 4
          - name: B_0x5
            description: pll2_s_ck = vco2_ck / 6
            value: 5
          - name: B_0x6
            description: pll2_s_ck = vco2_ck / 7
            value: 6
          - name: B_0x7
            description: pll2_s_ck = vco2_ck / 8
            value: 7
      - name: DIVT
        description: PLL2 DIVT division factor
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_t_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_t_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_t_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_t_ck = vco2_ck / 4
            value: 3
          - name: B_0x4
            description: pll2_t_ck = vco2_ck / 5
            value: 4
          - name: B_0x5
            description: pll2_t_ck = vco2_ck / 6
            value: 5
          - name: B_0x6
            description: pll2_t_ck = vco2_ck / 7
            value: 6
          - name: B_0x7
            description: pll2_t_ck = vco2_ck / 8
            value: 7
  - name: PLL3DIVR2
    displayName: PLL3DIVR2
    description: PLL3 dividers configuration register 2
    addressOffset: 200
    size: 32
    access: read-write
    resetValue: 257
    resetMask: 4294967295
    fields:
      - name: DIVS
        description: PLL3 DIVS division factor
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_s_ck = vco3_ck
            value: 0
          - name: B_0x1
            description: pll3_s_ck = vco3_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll3_s_ck = vco3_ck / 3
            value: 2
          - name: B_0x3
            description: pll3_s_ck = vco3_ck / 4
            value: 3
          - name: B_0x4
            description: pll3_s_ck = vco3_ck / 5
            value: 4
          - name: B_0x5
            description: pll3_s_ck = vco3_ck / 6
            value: 5
          - name: B_0x6
            description: pll3_s_ck = vco3_ck / 7
            value: 6
          - name: B_0x7
            description: pll3_s_ck = vco3_ck / 8
            value: 7
  - name: PLL1SSCGR
    displayName: PLL1SSCGR
    description: PLL1 Spread Spectrum Clock Generator register
    addressOffset: 204
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPER
        description: Modulation Period Adjustment for PLL1
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: TPDFNDIS
        description: Dithering TPDF noise control for PLL1
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering noise injection enabled (default after reset)
            value: 0
          - name: B_0x1
            description: Dithering noise injection disabled
            value: 1
      - name: RPDFNDIS
        description: Dithering RPDF noise control for PLL1
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering noise injection enabled (default after reset)
            value: 0
          - name: B_0x1
            description: Dithering noise injection disabled
            value: 1
      - name: SPREADSEL
        description: Spread spectrum clock generator mode for PLL1
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Center-spread modulation selected (default after reset)
            value: 0
          - name: B_0x1
            description: Down-spread modulation selected
            value: 1
      - name: INCSTEP
        description: Modulation Depth Adjustment for PLL1
        bitOffset: 16
        bitWidth: 15
        access: read-write
  - name: PLL2SSCGR
    displayName: PLL2SSCGR
    description: PLL2 Spread Spectrum Clock Generator register
    addressOffset: 208
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPER
        description: Modulation Period Adjustment for PLL2
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: TPDFNDIS
        description: Dithering TPDF noise control for PLL2
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering noise injection enabled (default after reset)
            value: 0
          - name: B_0x1
            description: Dithering noise injection disabled
            value: 1
      - name: RPDFNDIS
        description: Dithering RPDF noise control for PLL2
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering noise injection enabled (default after reset)
            value: 0
          - name: B_0x1
            description: Dithering noise injection disabled
            value: 1
      - name: SPREADSEL
        description: Spread spectrum clock generator mode for PLL2
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Center-spread modulation selected (default after reset)
            value: 0
          - name: B_0x1
            description: Down-spread modulation selected
            value: 1
      - name: INCSTEP
        description: Modulation Depth Adjustment for PLL2
        bitOffset: 16
        bitWidth: 15
        access: read-write
  - name: PLL3SSCGR
    displayName: PLL3SSCGR
    description: PLL3 Spread Spectrum Clock Generator register
    addressOffset: 212
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPER
        description: Modulation Period Adjustment for PLL3
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: TPDFNDIS
        description: Dithering TPDF noise control for PLL3
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering noise injection enabled (default after reset)
            value: 0
          - name: B_0x1
            description: Dithering noise injection disabled
            value: 1
      - name: RPDFNDIS
        description: Dithering RPDF noise control for PLL3
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering noise injection enabled (default after reset)
            value: 0
          - name: B_0x1
            description: Dithering noise injection disabled
            value: 1
      - name: SPREADSEL
        description: Spread spectrum clock generator mode for PLL3
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Center-spread modulation selected (default after reset)
            value: 0
          - name: B_0x1
            description: Down-spread modulation selected
            value: 1
      - name: INCSTEP
        description: Modulation Depth Adjustment for PLL3
        bitOffset: 16
        bitWidth: 15
        access: read-write
  - name: CKPROTR
    displayName: CKPROTR
    description: Clock protection register
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: XSPICKP
        description: XSPI clock protection
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Clock protection is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: Clock protection is enabled
            value: 1
      - name: FMCCKP
        description: FMC clock protection
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Clock protection is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: Clock protection is enabled
            value: 1
      - name: XSPI1SWP
        description: XSPI1 kernel clock switch position
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The switch is in neutral mode and output clock is gated (default after reset)
            value: 0
          - name: B_0x1
            description: The switch is selecting hclk5
            value: 1
          - name: B_0x2
            description: The switch is selecting pll2_s_ck
            value: 2
          - name: B_0x3
            description: The switch is selecting pll2_t_ck
            value: 3
          - name: B_0x4
            description: The switch is in recovery position (hclk5/4)
            value: 4
      - name: XSPI2SWP
        description: XSPI2 kernel clock switch position
        bitOffset: 8
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The switch is in neutral mode and output clock is gated (default after reset)
            value: 0
          - name: B_0x1
            description: The switch is selecting hclk5
            value: 1
          - name: B_0x2
            description: The switch is selecting pll2_s_ck
            value: 2
          - name: B_0x3
            description: The switch is selecting pll2_t_ck
            value: 3
          - name: B_0x4
            description: The switch is in recovery position (hclk5/4)
            value: 4
      - name: FMCSWP
        description: FMC kernel clock switch position
        bitOffset: 12
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The switch is in neutral mode and output clock is gated (default after reset)
            value: 0
          - name: B_0x1
            description: The switch is selecting hclk5
            value: 1
          - name: B_0x2
            description: The switch is selecting pll1_q_ck
            value: 2
          - name: B_0x3
            description: The switch is selecting pll2_r_ck
            value: 3
          - name: B_0x4
            description: The switch is selecting hsi_ker_ck
            value: 4
          - name: B_0x5
            description: The switch is in recovery position (hclk5/4)
            value: 5
  - name: RSR
    displayName: RSR
    description: Reset status register
    addressOffset: 304
    size: 32
    access: read-write
    resetValue: 14680064
    resetMask: 4294967295
    fields:
      - name: RMVF
        description: remove reset flag
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset of the reset flags not activated (default after power-on reset)
            value: 0
          - name: B_0x1
            description: resets the value of the reset flags
            value: 1
      - name: OBLRSTF
        description: Option byte loading reset flag <sup>(1)</sup>
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No reset from option byte loading occurred
            value: 0
          - name: B_0x1
            description: Reset from option byte loading occurred
            value: 1
      - name: BORRSTF
        description: BOR reset flag <sup>(1)</sup>
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no BOR reset occurred
            value: 0
          - name: B_0x1
            description: BOR reset occurred (default after power-on reset)
            value: 1
      - name: PINRSTF
        description: pin reset flag (NRST) <sup>(1)</sup>
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no reset from pin occurred
            value: 0
          - name: B_0x1
            description: reset from pin occurred (default after power-on reset)
            value: 1
      - name: PORRSTF
        description: POR/PDR reset flag <sup>(1)</sup>
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no POR/PDR reset occurred
            value: 0
          - name: B_0x1
            description: POR/PDR reset occurred (default after power-on reset)
            value: 1
      - name: SFTRSTF
        description: system reset from CPU reset flag <sup>(1)</sup>
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no CPU software reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: a system reset has been generated by the CPU
            value: 1
      - name: IWDGRSTF
        description: independent watchdog reset flag <sup>(1)</sup>
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no independent watchdog reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: independent watchdog reset occurred
            value: 1
      - name: WWDGRSTF
        description: window watchdog reset flag <sup>(1)</sup>
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no window watchdog reset occurred from WWDG (default after power-on reset)
            value: 0
          - name: B_0x1
            description: window watchdog reset occurred from WWDG
            value: 1
      - name: LPWRRSTF
        description: reset due to illegal Stop or Standby flag
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no illegal reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: illegal Stop or Standby reset occurred
            value: 1
  - name: AHB5ENR
    displayName: AHB5ENR
    description: AHB5 clock enable register
    addressOffset: 308
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1EN
        description: HPDMA1 peripheral clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HPDMA1 peripheral clock enabled
            value: 1
      - name: DMA2DEN
        description: DMA2D peripheral clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2D peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DMA2D peripheral clock enabled
            value: 1
      - name: JPEGEN
        description: JPEG peripheral clock enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JPEG peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: JPEG peripheral clock enabled
            value: 1
      - name: FMCEN
        description: FMC and MCE3 peripheral clocks enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC and MCE3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: FMC and MCE3 peripheral clocks enabled
            value: 1
      - name: XSPI1EN
        description: XSPI1 and MCE1 peripheral clocks enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI1 and MCE1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI1 and MCE1 peripheral clocks enabled
            value: 1
      - name: SDMMC1EN
        description: SDMMC1 and DB_SDMMC1 peripheral clocks enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 and DB_SDMMC1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC1 and DB_SDMMC1 peripheral clocks enabled
            value: 1
      - name: XSPI2EN
        description: XSPI2 and MCE2 peripheral clocks enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI2 and MCE2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI2 and MCE2 peripheral clocks enabled
            value: 1
      - name: XSPIMEN
        description: XSPIM peripheral clock enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIM peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: XSPIM peripheral clock enabled
            value: 1
      - name: GFXMMUEN
        description: GFXMMU peripheral clock enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXMMU peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GFXMMU peripheral clock enabled
            value: 1
      - name: GPU2DEN
        description: GPU2D peripheral clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPU2D peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPU2D peripheral clock enabled
            value: 1
  - name: AHB1ENR
    displayName: AHB1ENR
    description: AHB1 clock enable register
    addressOffset: 312
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1EN
        description: GPDMA1 clock enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPDMA1 clock enabled
            value: 1
      - name: ADC12EN
        description: ADC1 and 2 peripheral clocks enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC1 and 2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ADC1 and 2 peripheral clocks enabled
            value: 1
      - name: ETH1MACEN
        description: ETH1 MAC peripheral clock enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 MAC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1 MAC peripheral clock enabled
            value: 1
      - name: ETH1TXEN
        description: ETH1 transmission clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 transmission clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1 transmission clock enabled
            value: 1
      - name: ETH1RXEN
        description: ETH1 reception clock enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 reception clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1 reception clock enabled
            value: 1
      - name: OTGHSEN
        description: OTGHS clocks enable
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGHS clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OTGHS clocks enabled
            value: 1
      - name: USBPHYCEN
        description: USBPHYC clocks enable
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USBPHYC clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USBPHYC clocks enabled
            value: 1
      - name: OTGFSEN
        description: OTGFS peripheral clocks enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGFS peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OTGFS peripheral clocks enabled
            value: 1
      - name: ADF1EN
        description: ADF clocks enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADF clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ADF clocks enabled
            value: 1
  - name: AHB2ENR
    displayName: AHB2ENR
    description: AHB2 clock enable register
    addressOffset: 316
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PSSIEN
        description: PSSI peripheral clocks enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PSSI peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'PSSI peripheral clocks enabled:'
            value: 1
      - name: SDMMC2EN
        description: SDMMC2 and SDMMC2 delay clock enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC2 and SDMMC2 delay clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC2 and SDMMC2 delay clock enabled
            value: 1
      - name: CORDICEN
        description: CORDIC clock enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CORDIC clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CORDIC clock enabled
            value: 1
      - name: SRAM1EN
        description: SRAM1 clock enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SRAM1 clock enabled
            value: 1
      - name: SRAM2EN
        description: SRAM2 clock enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SRAM2 clock enabled
            value: 1
  - name: AHB4ENR
    displayName: AHB4ENR
    description: AHB4 clock enable register
    addressOffset: 320
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOAEN
        description: GPIOA peripheral clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOA peripheral clock enabled
            value: 1
      - name: GPIOBEN
        description: GPIOB peripheral clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOB peripheral clock enabled
            value: 1
      - name: GPIOCEN
        description: GPIOC peripheral clock enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOC peripheral clock enabled
            value: 1
      - name: GPIODEN
        description: GPIOD peripheral clock enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOD peripheral clock enabled
            value: 1
      - name: GPIOEEN
        description: GPIOE peripheral clock enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOE peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOE peripheral clock enabled
            value: 1
      - name: GPIOFEN
        description: GPIOF peripheral clock enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOF peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOF peripheral clock enabled
            value: 1
      - name: GPIOGEN
        description: GPIOG peripheral clock enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOG peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOG peripheral clock enabled
            value: 1
      - name: GPIOHEN
        description: GPIOH peripheral clock enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOH peripheral clock enabled
            value: 1
      - name: GPIOMEN
        description: GPIOM peripheral clock enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOM peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOM peripheral clock enabled
            value: 1
      - name: GPIONEN
        description: GPION peripheral clock enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPION peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPION peripheral clock enabled
            value: 1
      - name: GPIOOEN
        description: GPIOO peripheral clock enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOO peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOO peripheral clock enabled
            value: 1
      - name: GPIOPEN
        description: GPIOP peripheral clock enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOP peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOP peripheral clock enabled
            value: 1
      - name: CRCEN
        description: CRC clock enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRC clock enabled
            value: 1
      - name: BKPRAMEN
        description: Backup RAM clock enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup RAM clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: Backup RAM clock enabled
            value: 1
  - name: APB5ENR
    displayName: APB5ENR
    description: APB5 clock enable register
    addressOffset: 324
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCEN
        description: LTDC peripheral clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LTDC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LTDC peripheral clock provided to the LTDC block
            value: 1
      - name: DCMIPPEN
        description: DCMIPP peripheral clock enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DCMIPP peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DCMIPP peripheral clock provided
            value: 1
      - name: GFXTIMEN
        description: GFXTIM peripheral clock enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXTIM peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GFXTIM peripheral clock provided
            value: 1
  - name: APB1ENR1
    displayName: APB1ENR1
    description: APB1 clock enable register 1
    addressOffset: 328
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2EN
        description: TIM2 peripheral clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM2 peripheral clock enabled
            value: 1
      - name: TIM3EN
        description: TIM3 peripheral clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM3 peripheral clock enabled
            value: 1
      - name: TIM4EN
        description: TIM4 peripheral clock enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM4 peripheral clock disable (default after reset)
            value: 0
          - name: B_0x1
            description: TIM4 peripheral clock enabled
            value: 1
      - name: TIM5EN
        description: TIM5 peripheral clock enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM5 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM5 peripheral clock enabled
            value: 1
      - name: TIM6EN
        description: TIM6 peripheral clock enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM6 peripheral clock enabled
            value: 1
      - name: TIM7EN
        description: TIM7 peripheral clock enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM7 peripheral clock enabled
            value: 1
      - name: TIM12EN
        description: TIM12 peripheral clock enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM12 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM12 peripheral clock enabled
            value: 1
      - name: TIM13EN
        description: TIM13 peripheral clock enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM13 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM13 peripheral clock enabled
            value: 1
      - name: TIM14EN
        description: TIM14 peripheral clock enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM14 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM14 peripheral clock enabled
            value: 1
      - name: LPTIM1EN
        description: LPTIM1 peripheral clocks enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM1 peripheral clocks enabled
            value: 1
      - name: WWDGEN
        description: WWDG clock enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG peripheral clock disable (default after reset)
            value: 0
          - name: B_0x1
            description: WWDG peripheral clock enabled
            value: 1
      - name: SPI2EN
        description: SPI2 peripheral clocks enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI2 peripheral clocks enabled
            value: 1
      - name: SPI3EN
        description: SPI3 peripheral clocks enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI3 peripheral clocks enabled
            value: 1
      - name: SPDIFRXEN
        description: SPDIFRX peripheral clocks enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPDIFRX peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPDIFRX peripheral clocks enabled
            value: 1
      - name: USART2EN
        description: USART2peripheral clocks enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART2 peripheral clocks enabled
            value: 1
      - name: USART3EN
        description: USART3 peripheral clocks enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART3 peripheral clocks enabled
            value: 1
      - name: UART4EN
        description: UART4 peripheral clocks enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART4 peripheral clocks enabled
            value: 1
      - name: UART5EN
        description: UART5 peripheral clocks enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART5 peripheral clocks enabled
            value: 1
      - name: I2C1_I3C1EN
        description: I2C1/I3C1 peripheral clocks enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1/I3C1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C1/I3C1 peripheral clocks enabled
            value: 1
      - name: I2C2EN
        description: I2C2 peripheral clocks enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C2 peripheral clocks enabled
            value: 1
      - name: I2C3EN
        description: I2C3 peripheral clocks enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C3 peripheral clocks enabled
            value: 1
      - name: CECEN
        description: HDMI-CEC peripheral clock enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HDMI-CEC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HDMI-CEC peripheral clock enabled
            value: 1
      - name: UART7EN
        description: UART7 peripheral clocks enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART7 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART7 peripheral clocks enabled
            value: 1
      - name: UART8EN
        description: UART8 peripheral clocks enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART8 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART8 peripheral clocks enabled
            value: 1
  - name: APB1ENR2
    displayName: APB1ENR2
    description: APB1 clock enable register 2
    addressOffset: 332
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRSEN
        description: clock recovery system peripheral clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRS peripheral clock enabled
            value: 1
      - name: MDIOSEN
        description: MDIOS peripheral clock enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDIOS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MDIOS peripheral clock enabled
            value: 1
      - name: FDCANEN
        description: FDCAN peripheral clock enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: FDCAN peripheral clock enabled
            value: 1
      - name: UCPD1EN
        description: UCPD peripheral clock enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UCPD peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UCPD peripheral clock enabled
            value: 1
  - name: APB2ENR
    displayName: APB2ENR
    description: APB2 clock enable register
    addressOffset: 336
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1EN
        description: TIM1 peripheral clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM1 peripheral clock enabled
            value: 1
      - name: USART1EN
        description: USART1 peripheral clocks enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'USART1 peripheral clocks enabled:'
            value: 1
      - name: SPI1EN
        description: SPI2S1 Peripheral Clocks Enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2S1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SPI2S1 peripheral clocks enabled:'
            value: 1
      - name: SPI4EN
        description: SPI4 Peripheral Clocks Enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI4 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SPI4 peripheral clocks enabled:'
            value: 1
      - name: TIM15EN
        description: TIM15 peripheral clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM15 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM15 peripheral clock enabled
            value: 1
      - name: TIM16EN
        description: TIM16 peripheral clock enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM16 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM16 peripheral clock enabled
            value: 1
      - name: TIM17EN
        description: TIM17 peripheral clock enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM17 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM17 peripheral clock enabled
            value: 1
      - name: TIM9EN
        description: TIM9 peripheral clock enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM9 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM9 peripheral clock enabled
            value: 1
      - name: SPI5EN
        description: SPI5 peripheral clocks enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI5 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SPI5 peripheral clocks enabled:'
            value: 1
      - name: SAI1EN
        description: SAI1 peripheral clocks enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SAI1 peripheral clocks enabled:'
            value: 1
      - name: SAI2EN
        description: SAI2 peripheral clocks enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SAI2 peripheral clocks enabled:'
            value: 1
  - name: APB4ENR
    displayName: APB4ENR
    description: APB4 clock enable register
    addressOffset: 340
    size: 32
    access: read-write
    resetValue: 65536
    resetMask: 4294967295
    fields:
      - name: SBSEN
        description: SBS peripheral clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SBS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SBS peripheral clock enabled
            value: 1
      - name: LPUART1EN
        description: LPUART1 peripheral clocks enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPUART1 peripheral clocks enabled
            value: 1
      - name: SPI6EN
        description: SPI/I2S6 peripheral clocks enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI/I2S6 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI/I2S6 peripheral clocks enabled
            value: 1
      - name: LPTIM2EN
        description: LPTIM2 peripheral clocks enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM2 peripheral clocks enabled
            value: 1
      - name: LPTIM3EN
        description: LPTIM3 peripheral clocks enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM3 peripheral clocks enabled
            value: 1
      - name: LPTIM4EN
        description: LPTIM4 peripheral clocks enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM4 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM4 peripheral clocks enabled
            value: 1
      - name: LPTIM5EN
        description: LPTIM5 peripheral clocks enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM5 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM5 peripheral clocks enabled
            value: 1
      - name: VREFEN
        description: VREF peripheral clock enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREF peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: VREF peripheral clock enabled
            value: 1
      - name: RTCAPBEN
        description: RTC APB clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The register clock interface of the RTC (APB) is disabled
            value: 0
          - name: B_0x1
            description: The register clock interface of the RTC (APB) is enabled (default after reset)
            value: 1
      - name: DTSEN
        description: Temperature Sensor peripheral clock enable
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DTS peripheral clock enabled
            value: 1
  - name: AHB3ENR
    displayName: AHB3ENR
    description: AHB3 clock enable register
    addressOffset: 344
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGEN
        description: RNG peripheral clocks enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: RNG peripheral clocks enabled.
            value: 1
      - name: HASHEN
        description: HASH peripheral clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HASH peripheral clock enabled
            value: 1
      - name: CRYPEN
        description: CRYP peripheral clock enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRYP peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRYP peripheral clock enabled
            value: 1
      - name: SAESEN
        description: SAES peripheral clock enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The SAES peripheral clocks are disabled (default after reset)
            value: 0
          - name: B_0x1
            description: The SAES peripheral clocks are enabled
            value: 1
      - name: PKAEN
        description: PKA peripheral clock enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PKA peripheral clock enabled
            value: 1
  - name: AHB5LPENR
    displayName: AHB5LPENR
    description: AHB5 low-power clock enable register
    addressOffset: 348
    size: 32
    access: read-write
    resetValue: 4028125503
    resetMask: 4294967295
    fields:
      - name: HPDMA1LPEN
        description: HPDMA1 low-power peripheral clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA1 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: HPDMA1 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: DMA2DLPEN
        description: DMA2D low-power peripheral clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2D peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: DMA2D peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: FLASHLPEN
        description: FLASH low-power peripheral clock enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLASH peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: FLASH peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: JPEGLPEN
        description: JPEG clock enable in low-power mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JPEG peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: JPEG peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: FMCLPEN
        description: FMC and MCE3 peripheral clocks enable in low-power mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC and MCE3 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: 'FMC and MCE3 peripheral clocks enabled in low-power mode (default after reset):'
            value: 1
      - name: XSPI1LPEN
        description: XSPI1 and MCE1 low-power peripheral clock enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI1 and MCE1 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: XSPI1 and MCE1 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: SDMMC1LPEN
        description: SDMMC1 and SDMMC1 delay low-power peripheral clock enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 and SDMMC1 delay peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SDMMC1 and SDMMC1 delay peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: XSPI2LPEN
        description: XSPI2 and MCE2 low-power peripheral clock enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI2 and MCE2 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: XSPI2 and MCE2 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: XSPIMLPEN
        description: XSPIM low-power peripheral clock enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIM interface peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: XSPIM interface peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GFXMMULPEN
        description: GFXMMU low-power peripheral clock enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXMMU interface peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GFXMMU interface peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPU2DLPEN
        description: GPU2D low-power peripheral clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPU2D interface clock peripheral disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPU2D interface clock peripheral enabled in low-power mode (default after reset)
            value: 1
      - name: DTCM1LPEN
        description: DTCM1 low-power peripheral clock enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTCM1 interface peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: DTCM1 interface peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: DTCM2LPEN
        description: DTCM2 low-power peripheral clock enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTCM2 interface peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: DTCM2 interface peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: ITCMLPEN
        description: ITCM low-power peripheral clock enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ITCM interface peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: ITCM interface peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: AXISRAMLPEN
        description: AXISRAM[4:1] low-power peripheral clock enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM[4:1] interface peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: AXISRAM[4:1] interface peripheral clock enabled in low-power mode (default after reset)
            value: 1
  - name: AHB1LPENR
    displayName: AHB1LPENR
    description: AHB1 low-power clock enable register
    addressOffset: 352
    size: 32
    access: read-write
    resetValue: 2382594096
    resetMask: 4294967295
    fields:
      - name: GPDMA1LPEN
        description: GPDMA1 clock enable in low-power mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPDMA1 clock enabled in low-power mode (default after reset)
            value: 1
      - name: ADC12LPEN
        description: ADC1 and 2 peripheral clocks enable in low-power mode
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC1 and 2 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: ADC1 and 2 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: ETH1MACLPEN
        description: ETH1 MAC peripheral clock enable in low-power mode
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 MAC peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: ETH1 MAC peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: ETH1TXLPEN
        description: ETH1 transmission peripheral clock enable in low-power mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 transmission peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: ETH1 transmission peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: ETH1RXLPEN
        description: ETH1 reception peripheral clock enable in low-power mode
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 reception peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: ETH1 reception peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: UCPDCTRL
        description: USBPHYC common block power-down control
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: In SUSPEND, PHY state machine, bias and USBPHYC PLL remain powered (default after reset).
            value: 0
          - name: B_0x1
            description: In SUSPEND, PHY state machine, bias and USBPHYC PLL are powered down.
            value: 1
      - name: OTGHSLPEN
        description: OTGHS peripheral clock enable in low-power mode
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGHS peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: OTGHS peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: USBPHYCLPEN
        description: USBPHYC peripheral clock enable in low-power mode
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USBPHYC peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: USBPHYC peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: OTGFSLPEN
        description: OTGFS clock enable in low-power mode
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGFS peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: OTGFS peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: ADF1LPEN
        description: ADF clock enable in low-power mode
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADF peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: ADF peripheral clock enabled in low-power mode (default after reset)
            value: 1
  - name: AHB2LPENR
    displayName: AHB2LPENR
    description: AHB2 low-power clock enable register
    addressOffset: 356
    size: 32
    access: read-write
    resetValue: 1610629634
    resetMask: 4294967295
    fields:
      - name: PSSILPEN
        description: PSSI peripheral clock enable in low-power mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PSSI peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: PSSI peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: SDMMC2LPEN
        description: SDMMC2 and SDMMC2 delay clock enable in low-power mode
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC2 and SDMMC2 delay clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SDMMC2 and SDMMC2 delay clock enabled in low-power mode (default after reset)
            value: 1
      - name: CORDICLPEN
        description: CORDIC clock enable in low-power mode
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CORDIC clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: CORDIC clock enabled in low-power mode (default after reset)
            value: 1
      - name: SRAM1LPEN
        description: SRAM1 clock enable in low-power mode
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SRAM1 clock enabled in low-power mode (default after reset)
            value: 1
      - name: SRAM2LPEN
        description: SRAM2 clock enable in low-power mode
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SRAM2 clock enabled in low-power mode (default after reset)
            value: 1
  - name: AHB4LPENR
    displayName: AHB4LPENR
    description: AHB4 low-power clock enable register
    addressOffset: 360
    size: 32
    access: read-write
    resetValue: 269021439
    resetMask: 4294967295
    fields:
      - name: GPIOALPEN
        description: GPIOA peripheral clock enable in low-power mode
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOA peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOBLPEN
        description: GPIOB peripheral clock enable in low-power mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOB peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOCLPEN
        description: GPIOC peripheral clock enable in low-power mode
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOC peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIODLPEN
        description: GPIOD peripheral clock enable in low-power mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOD peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOELPEN
        description: GPIOE peripheral clock enable in low-power mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOE peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOE peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOFLPEN
        description: GPIOF peripheral clock enable in low-power mode
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOF peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOF peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOGLPEN
        description: GPIOG peripheral clock enable in low-power mode
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOG peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOG peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOHLPEN
        description: GPIOH peripheral clock enable in low-power mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOH peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOMLPEN
        description: GPIOM peripheral clock enable in low-power mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOM peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOM peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIONLPEN
        description: GPION peripheral clock enable in low-power mode
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPION peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPION peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOOLPEN
        description: GPIOO peripheral clock enable in low-power mode
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOO peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOO peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GPIOPLPEN
        description: GPIOP peripheral clock enable in low-power mode
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOP peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GPIOP peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: CRCLPEN
        description: CRC clock enable in low-power mode
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: CRC clock enabled in low-power mode (default after reset)
            value: 1
      - name: BKPRAMLPEN
        description: Backup RAM clock enable in low-power mode
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup RAM clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: Backup RAM clock enabled in low-power mode (default after reset)
            value: 1
  - name: AHB3LPENR
    displayName: AHB3LPENR
    description: AHB3 low-power clock enable register
    addressOffset: 364
    size: 32
    access: read-write
    resetValue: 87
    resetMask: 4294967295
    fields:
      - name: RNGLPEN
        description: RNG peripheral clock enable in low-power mode
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: RNG peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: HASHLPEN
        description: HASH peripheral clock enable in low-power mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: HASH peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: CRYPLPEN
        description: CRYP peripheral clock enable in low-power mode
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRYP peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: CRYP peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: SAESLPEN
        description: SAES peripheral clock enable in low-power mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAES peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SAES peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: PKALPEN
        description: PKA peripheral clock enable in low-power mode
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: PKA peripheral clock enabled in low-power mode (default after reset)
            value: 1
  - name: APB1LPENR1
    displayName: APB1LPENR1
    description: APB1 low-power clock enable register 1
    addressOffset: 368
    size: 32
    access: read-write
    resetValue: 3372207103
    resetMask: 4294967295
    fields:
      - name: TIM2LPEN
        description: TIM2 peripheral clock enable in low-power mode
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM2 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM3LPEN
        description: TIM3 peripheral clock enable in low-power mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM3 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM4LPEN
        description: TIM4 peripheral clock enable in low-power mode
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM4 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM4 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM5LPEN
        description: TIM5 peripheral clock enable in low-power mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM5 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM5 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM6LPEN
        description: TIM6 peripheral clock enable in low-power mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM6 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM7LPEN
        description: TIM7 peripheral clock enable in low-power mode
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM7 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM12LPEN
        description: TIM12 peripheral clock enable in low-power mode
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM12 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM12 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM13LPEN
        description: TIM13 peripheral clock enable in low-power mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM13 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM13 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM14LPEN
        description: TIM14 peripheral clock enable in low-power mode
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM14 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM14 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: LPTIM1LPEN
        description: LPTIM1 peripheral clocks enable in low-power mode
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: LPTIM1 peripheral clocks enabled in low-power mode (default after reset).
            value: 1
      - name: WWDGLPEN
        description: WWDG clock enable in low-power mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG clock disable in low-power mode
            value: 0
          - name: B_0x1
            description: WWDG clock enabled in low-power mode (default after reset)
            value: 1
      - name: SPI2LPEN
        description: SPI2 peripheral clocks enable in low-power mode
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SPI2 peripheral clocks enabled in low-power mode (default after reset).
            value: 1
      - name: SPI3LPEN
        description: SPI3 peripheral clocks enable in low-power mode
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SPI3 peripheral clocks enabled in low-power mode (default after reset).
            value: 1
      - name: SPDIFRXLPEN
        description: SPDIFRX peripheral clocks enable in low-power mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPDIFRX peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SPDIFRX peripheral clocks enabled in low-power mode (default after reset).
            value: 1
      - name: USART2LPEN
        description: USART2 peripheral clocks enable in low-power mode
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: USART2 peripheral clocks enabled in low-power mode (default after reset).
            value: 1
      - name: USART3LPEN
        description: USART3 peripheral clocks enable in low-power mode
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: 'USART3 peripheral clocks enabled in low-power mode (default after reset):'
            value: 1
      - name: UART4LPEN
        description: UART4 peripheral clocks enable in low-power mode
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: UART4 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: UART5LPEN
        description: UART5 peripheral clocks enable in low-power mode
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: UART5 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: I2C1_I3C1LPEN
        description: I2C1/I3C1 peripheral clocks enable in low-power mode
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1/I3C1 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: 'I2C1/I3C1 peripheral clocks enabled in low-power mode (default after reset):'
            value: 1
      - name: I2C2LPEN
        description: I2C2 peripheral clocks enable in low-power mode
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: I2C2 peripheral clocks enabled in low-power mode (default after reset):.
            value: 1
      - name: I2C3LPEN
        description: I2C3 peripheral clocks enable in low-power mode
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: 'I2C3 peripheral clocks enabled in low-power mode (default after reset):'
            value: 1
      - name: CECLPEN
        description: HDMI-CEC peripheral clocks enable in low-power mode
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HDMI-CEC peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: HDMI-CEC peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: UART7LPEN
        description: UART7 peripheral clocks enable in low-power mode
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART7 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: UART7 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: UART8LPEN
        description: UART8 peripheral clocks enable in low-power mode
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART8 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: UART8 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
  - name: APB1LPENR2
    displayName: APB1LPENR2
    description: APB1 low-power clock enable register 2
    addressOffset: 372
    size: 32
    access: read-write
    resetValue: 134218018
    resetMask: 4294967295
    fields:
      - name: CRSLPEN
        description: clock recovery system peripheral clock enable in low-power mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRS peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: CRS peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: MDIOSLPEN
        description: MDIOS peripheral clock enable in low-power mode
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDIOS peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: MDIOS peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: FDCANLPEN
        description: FDCAN peripheral clock enable in low-power mode
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: FDCAN peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: UCPD1LPEN
        description: UCPD peripheral clock enable in low-power mode
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UCPD peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: UCPD peripheral clock enabled in low-power mode (default after reset)
            value: 1
  - name: APB2LPENR
    displayName: APB2LPENR
    description: APB2 low-power clock enable register
    addressOffset: 376
    size: 32
    access: read-write
    resetValue: 14626833
    resetMask: 4294967295
    fields:
      - name: TIM1LPEN
        description: TIM1 peripheral clock enable in low-power mode
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM1 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: USART1LPEN
        description: USART1 peripheral clock enable in low-power mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: USART1 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: SPI1LPEN
        description: SPI2S1 peripheral clock enable in low-power mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2S1 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SPI2S1 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: SPI4LPEN
        description: SPI4 peripheral clock enable in low-power mode
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI4 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SPI4 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: TIM15LPEN
        description: TIM15 peripheral clock enable in low-power mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM15 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM15 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM16LPEN
        description: TIM16 peripheral clock enable in low-power mode
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM16 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM16 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM17LPEN
        description: TIM17 peripheral clock enable in low-power mode
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM17 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM17 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: TIM9LPEN
        description: TIM9 peripheral clock enable in low-power mode
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM9 peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: TIM9 peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: SPI5LPEN
        description: SPI5 peripheral clocks enable in low-power mode
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI5 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SPI5 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: SAI1LPEN
        description: SAI1 peripheral clocks enable in low-power mode
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SAI1 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: SAI2LPEN
        description: SAI2 peripheral clocks enable in low-power mode
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI2 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SAI2 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
  - name: APB4LPENR
    displayName: APB4LPENR
    description: APB4 low-power clock enable register
    addressOffset: 380
    size: 32
    access: read-write
    resetValue: 67214890
    resetMask: 4294967295
    fields:
      - name: SBSLPEN
        description: SBS peripheral clock enable in low-power mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SBS peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SBS peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: LPUART1LPEN
        description: LPUART1 peripheral clocks enable in low-power mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: LPUART1 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: SPI6LPEN
        description: SPI/I2S6 peripheral clocks enable in low-power mode
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI/I2S6 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: SPI/I2S6 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: LPTIM2LPEN
        description: LPTIM2 peripheral clocks enable in low-power mode
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: LPTIM2 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: LPTIM3LPEN
        description: LPTIM3 peripheral clocks enable in low-power mode
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM3 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: LPTIM3 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: LPTIM4LPEN
        description: LPTIM4 peripheral clocks enable in low-power mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM4 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: LPTIM4 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: LPTIM5LPEN
        description: LPTIM5 peripheral clocks enable in low-power mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM5 peripheral clocks disabled in low-power mode
            value: 0
          - name: B_0x1
            description: LPTIM5 peripheral clocks enabled in low-power mode (default after reset)
            value: 1
      - name: VREFLPEN
        description: VREF peripheral clock enable in low-power mode
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREF peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: VREF peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: RTCAPBLPEN
        description: RTC APB clock enable in low-power mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The register clock interface of the RTC (APB) is disabled in low-power mode
            value: 0
          - name: B_0x1
            description: The register clock interface of the RTC (APB) is enabled in low-power mode (default after reset)
            value: 1
      - name: DTSLPEN
        description: temperature sensor peripheral clock enable in low-power mode
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: DTS peripheral clock enabled in low-power mode (default after reset)
            value: 1
  - name: APB5LPENR
    displayName: APB5LPENR
    description: APB5 low-power clock enable register
    addressOffset: 384
    size: 32
    access: read-write
    resetValue: 22
    resetMask: 4294967295
    fields:
      - name: LTDCLPEN
        description: LTDC peripheral clock enable in low-power mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LTDC peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: LTDC peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: DCMIPPLPEN
        description: DCMIPP peripheral clock enable in low-power mode
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DCMIPP peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: DCMIPP peripheral clock enabled in low-power mode (default after reset)
            value: 1
      - name: GFXTIMLPEN
        description: GFXTIM peripheral clock enable in low-power mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXTIM peripheral clock disabled in low-power mode
            value: 0
          - name: B_0x1
            description: GFXTIM peripheral clock enabled in low-power mode (default after reset)
            value: 1
addressBlocks:
  - offset: 0
    size: 388
    usage: registers
interrupts:
  - name: INTR
    description: RCC global interrupt
