/// Auto-generated register definitions for IWDG
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::iwdg {

// ============================================================================
// IWDG - Independent watchdog
// Base Address: 0x40003000
// ============================================================================

/// IWDG Register Structure
struct IWDG_Registers {

    /// Key register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t KR;

    /// Prescaler register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PR;

    /// Reload register
    /// Offset: 0x0008
    /// Reset value: 0x00000FFF
    /// Access: read-write
    volatile uint32_t RLR;

    /// Status register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;
};

static_assert(sizeof(IWDG_Registers) >= 16, "IWDG_Registers size mismatch");

/// IWDG peripheral instance
inline IWDG_Registers* IWDG() {
    return reinterpret_cast<IWDG_Registers*>(0x40003000);
}

}  // namespace alloy::hal::st::stm32f4::iwdg
