Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Dec  3 17:48:01 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.032        0.000                      0                11593        0.037        0.000                      0                11593        3.000        0.000                       0                  4069  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.032        0.000                      0                11593        0.037        0.000                      0                11593        7.192        0.000                       0                  4065  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y8_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.664ns  (logic 7.030ns (47.939%)  route 7.634ns (52.061%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.050    12.784    pg/notegen/CO[0]
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.329    13.113 r  pg/notegen/y8[9]_i_1/O
                         net (fo=10, routed)          0.641    13.754    pg/notegen/y8[9]_i_1_n_0
    SLICE_X42Y99         FDSE                                         r  pg/notegen/y8_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.516    13.880    pg/notegen/clk_out1
    SLICE_X42Y99         FDSE                                         r  pg/notegen/y8_reg[8]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.130    14.310    
    SLICE_X42Y99         FDSE (Setup_fdse_C_S)       -0.524    13.786    pg/notegen/y8_reg[8]
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y8_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.664ns  (logic 7.030ns (47.939%)  route 7.634ns (52.061%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.050    12.784    pg/notegen/CO[0]
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.329    13.113 r  pg/notegen/y8[9]_i_1/O
                         net (fo=10, routed)          0.641    13.754    pg/notegen/y8[9]_i_1_n_0
    SLICE_X42Y99         FDSE                                         r  pg/notegen/y8_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.516    13.880    pg/notegen/clk_out1
    SLICE_X42Y99         FDSE                                         r  pg/notegen/y8_reg[9]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.130    14.310    
    SLICE_X42Y99         FDSE (Setup_fdse_C_S)       -0.524    13.786    pg/notegen/y8_reg[9]
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y8_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.657ns  (logic 7.030ns (47.963%)  route 7.627ns (52.037%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.050    12.784    pg/notegen/CO[0]
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.329    13.113 r  pg/notegen/y8[9]_i_1/O
                         net (fo=10, routed)          0.634    13.747    pg/notegen/y8[9]_i_1_n_0
    SLICE_X43Y101        FDRE                                         r  pg/notegen/y8_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.500    13.864    pg/notegen/clk_out1
    SLICE_X43Y101        FDRE                                         r  pg/notegen/y8_reg[5]/C
                         clock pessimism              0.480    14.344    
                         clock uncertainty           -0.130    14.214    
    SLICE_X43Y101        FDRE (Setup_fdre_C_R)       -0.429    13.785    pg/notegen/y8_reg[5]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y7_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.634ns  (logic 7.030ns (48.039%)  route 7.604ns (51.961%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.994    12.727    pg/notegen/CO[0]
    SLICE_X47Y98         LUT5 (Prop_lut5_I1_O)        0.329    13.056 r  pg/notegen/y7[9]_i_1/O
                         net (fo=10, routed)          0.667    13.723    pg/notegen/y7[9]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  pg/notegen/y7_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.498    13.862    pg/notegen/clk_out1
    SLICE_X49Y100        FDRE                                         r  pg/notegen/y7_reg[4]/C
                         clock pessimism              0.480    14.342    
                         clock uncertainty           -0.130    14.212    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    13.783    pg/notegen/y7_reg[4]
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y7_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.634ns  (logic 7.030ns (48.039%)  route 7.604ns (51.961%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.994    12.727    pg/notegen/CO[0]
    SLICE_X47Y98         LUT5 (Prop_lut5_I1_O)        0.329    13.056 r  pg/notegen/y7[9]_i_1/O
                         net (fo=10, routed)          0.667    13.723    pg/notegen/y7[9]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  pg/notegen/y7_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.498    13.862    pg/notegen/clk_out1
    SLICE_X49Y100        FDRE                                         r  pg/notegen/y7_reg[6]/C
                         clock pessimism              0.480    14.342    
                         clock uncertainty           -0.130    14.212    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    13.783    pg/notegen/y7_reg[6]
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y7_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.634ns  (logic 7.030ns (48.039%)  route 7.604ns (51.961%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.994    12.727    pg/notegen/CO[0]
    SLICE_X47Y98         LUT5 (Prop_lut5_I1_O)        0.329    13.056 r  pg/notegen/y7[9]_i_1/O
                         net (fo=10, routed)          0.667    13.723    pg/notegen/y7[9]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  pg/notegen/y7_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.498    13.862    pg/notegen/clk_out1
    SLICE_X49Y100        FDRE                                         r  pg/notegen/y7_reg[7]/C
                         clock pessimism              0.480    14.342    
                         clock uncertainty           -0.130    14.212    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    13.783    pg/notegen/y7_reg[7]
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y7_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.634ns  (logic 7.030ns (48.039%)  route 7.604ns (51.961%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.994    12.727    pg/notegen/CO[0]
    SLICE_X47Y98         LUT5 (Prop_lut5_I1_O)        0.329    13.056 r  pg/notegen/y7[9]_i_1/O
                         net (fo=10, routed)          0.667    13.723    pg/notegen/y7[9]_i_1_n_0
    SLICE_X49Y100        FDSE                                         r  pg/notegen/y7_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.498    13.862    pg/notegen/clk_out1
    SLICE_X49Y100        FDSE                                         r  pg/notegen/y7_reg[9]/C
                         clock pessimism              0.480    14.342    
                         clock uncertainty           -0.130    14.212    
    SLICE_X49Y100        FDSE (Setup_fdse_C_S)       -0.429    13.783    pg/notegen/y7_reg[9]
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.597ns  (logic 7.030ns (48.160%)  route 7.567ns (51.840%))
  Logic Levels:           23  (CARRY4=15 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.826    12.559    db1/CO[0]
    SLICE_X41Y93         LUT2 (Prop_lut2_I1_O)        0.329    12.888 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.798    13.686    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y95         FDRE                                         r  pg/notegen/speed_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y95         FDRE                                         r  pg/notegen/speed_counter_reg[20]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.130    14.309    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    13.785    pg/notegen/speed_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.597ns  (logic 7.030ns (48.160%)  route 7.567ns (51.840%))
  Logic Levels:           23  (CARRY4=15 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.826    12.559    db1/CO[0]
    SLICE_X41Y93         LUT2 (Prop_lut2_I1_O)        0.329    12.888 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.798    13.686    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y95         FDRE                                         r  pg/notegen/speed_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y95         FDRE                                         r  pg/notegen/speed_counter_reg[21]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.130    14.309    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    13.785    pg/notegen/speed_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 pg/bpm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.597ns  (logic 7.030ns (48.160%)  route 7.567ns (51.840%))
  Logic Levels:           23  (CARRY4=15 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.629    -0.911    pg/clk_out1
    SLICE_X32Y80         FDRE                                         r  pg/bpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  pg/bpm_reg[6]/Q
                         net (fo=22, routed)          1.059     0.567    pg/bpm_reg_n_0_[6]
    SLICE_X33Y79         LUT4 (Prop_lut4_I0_O)        0.296     0.863 r  pg/pixel_step_i_274/O
                         net (fo=1, routed)           0.000     0.863    pg/pixel_step_i_274_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.264 r  pg/pixel_step_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.264    pg/pixel_step_reg_i_249_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.378    pg/pixel_step_reg_i_219_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.492    pg/pixel_step_reg_i_215_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.606    pg/pixel_step_reg_i_181_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.720    pg/pixel_step_reg_i_164_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  pg/pixel_step_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/pixel_step_reg_i_147_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.168 r  pg/pixel_step_reg_i_135/O[1]
                         net (fo=2, routed)           0.603     2.771    pg/pixel_step_reg_i_135_n_6
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.303     3.074 r  pg/pixel_step_i_136/O
                         net (fo=3, routed)           0.446     3.520    pg/pixel_step_i_136_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.644 r  pg/pixel_step_i_90/O
                         net (fo=1, routed)           0.481     4.126    pg/pixel_step_i_90_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.676 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.676    pg/pixel_step_reg_i_50_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.895 r  pg/pixel_step_reg_i_37/O[0]
                         net (fo=6, routed)           0.642     5.536    pg/notegen/pixel_step_i_159_0[0]
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.295     5.831 r  pg/notegen/pixel_step_i_152/O
                         net (fo=1, routed)           0.000     5.831    pg/notegen/pixel_step_i_152_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.381 r  pg/notegen/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.381    pg/notegen/pixel_step_reg_i_103_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.715 r  pg/notegen/pixel_step_reg_i_58/O[1]
                         net (fo=3, routed)           0.568     7.283    pg/notegen/pixel_step_reg_i_58_n_6
    SLICE_X40Y86         LUT4 (Prop_lut4_I1_O)        0.303     7.586 r  pg/notegen/pixel_step_i_115/O
                         net (fo=1, routed)           0.000     7.586    pg/notegen/pixel_step_i_115_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.136 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.136    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.407 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.633     9.040    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.373     9.413 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672    10.085    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.209 r  pg/notegen/pixel_step_i_9/O
                         net (fo=1, routed)           0.840    11.049    pg/notegen/pixel_step_i_9_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.556 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.734 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.826    12.559    db1/CO[0]
    SLICE_X41Y93         LUT2 (Prop_lut2_I1_O)        0.329    12.888 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.798    13.686    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y95         FDRE                                         r  pg/notegen/speed_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y95         FDRE                                         r  pg/notegen/speed_counter_reg[22]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.130    14.309    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    13.785    pg/notegen/speed_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pg/num1000_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/digit_selector_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.725%)  route 0.239ns (56.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.559    -0.605    pg/clk_out1
    SLICE_X53Y66         FDRE                                         r  pg/num1000_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  pg/num1000_reg[3]/Q
                         net (fo=5, routed)           0.239    -0.225    pg/d1000/digit_selector_reg[6]_0[3]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  pg/d1000/digit_selector[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    pg/d1000/digit_selector0[6]
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.831    -0.842    pg/d1000/clk_out1
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[6]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.121    -0.217    pg/d1000/digit_selector_reg[6]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pg/num1000_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/digit_selector_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.438%)  route 0.236ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.559    -0.605    pg/clk_out1
    SLICE_X53Y66         FDRE                                         r  pg/num1000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  pg/num1000_reg[2]/Q
                         net (fo=4, routed)           0.236    -0.229    pg/d1000/digit_selector_reg[6]_0[2]
    SLICE_X47Y65         FDRE                                         r  pg/d1000/digit_selector_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.831    -0.842    pg/d1000/clk_out1
    SLICE_X47Y65         FDRE                                         r  pg/d1000/digit_selector_reg[5]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.070    -0.268    pg/d1000/digit_selector_reg[5]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pg/notegen/y10_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.019%)  route 0.257ns (57.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.563    -0.601    pg/notegen/clk_out1
    SLICE_X43Y100        FDSE                                         r  pg/notegen/y10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  pg/notegen/y10_reg[2]/Q
                         net (fo=12, routed)          0.257    -0.204    pg/notegen/y10_reg[9]_0[2]
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  pg/notegen/y10[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    pg/notegen/p_0_in__9[4]
    SLICE_X38Y96         FDRE                                         r  pg/notegen/y10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.840    -0.833    pg/notegen/clk_out1
    SLICE_X38Y96         FDRE                                         r  pg/notegen/y10_reg[4]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.121    -0.203    pg/notegen/y10_reg[4]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pg/num1000_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/digit_selector_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.184ns (37.081%)  route 0.312ns (62.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.559    -0.605    pg/clk_out1
    SLICE_X53Y66         FDSE                                         r  pg/num1000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  pg/num1000_reg[0]/Q
                         net (fo=6, routed)           0.312    -0.152    pg/d1000/digit_selector_reg[6]_0[0]
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.043    -0.109 r  pg/d1000/digit_selector[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    pg/d1000/digit_selector0[8]
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.831    -0.842    pg/d1000/clk_out1
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[8]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.131    -0.207    pg/d1000/digit_selector_reg[8]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pg/num1000_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/digit_selector_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.184ns (37.081%)  route 0.312ns (62.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.559    -0.605    pg/clk_out1
    SLICE_X53Y66         FDSE                                         r  pg/num1000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.464 f  pg/num1000_reg[0]/Q
                         net (fo=6, routed)           0.312    -0.152    pg/d1000/digit_selector_reg[6]_0[0]
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.043    -0.109 r  pg/d1000/digit_selector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    pg/d1000/digit_selector0[9]
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.831    -0.842    pg/d1000/clk_out1
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[9]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.131    -0.207    pg/d1000/digit_selector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet65/phase_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet65/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.603    -0.561    pg/audio1/myrec/tonet65/clk_out1
    SLICE_X80Y99         FDRE                                         r  pg/audio1/myrec/tonet65/phase_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  pg/audio1/myrec/tonet65/phase_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.272    pg/audio1/myrec/tonet65/phase_reg[26]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.116 r  pg/audio1/myrec/tonet65/phase_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.115    pg/audio1/myrec/tonet65/phase_reg[24]_i_1__1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.062 r  pg/audio1/myrec/tonet65/phase_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.062    pg/audio1/myrec/tonet65/phase_reg[28]_i_1__1_n_7
    SLICE_X80Y100        FDRE                                         r  pg/audio1/myrec/tonet65/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.868    -0.804    pg/audio1/myrec/tonet65/clk_out1
    SLICE_X80Y100        FDRE                                         r  pg/audio1/myrec/tonet65/phase_reg[28]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134    -0.161    pg/audio1/myrec/tonet65/phase_reg[28]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1396/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1396/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.569    -0.595    pg/audio1/myrec/tonet1396/clk_out1
    SLICE_X66Y99         FDRE                                         r  pg/audio1/myrec/tonet1396/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  pg/audio1/myrec/tonet1396/phase_reg[23]/Q
                         net (fo=2, routed)           0.127    -0.305    pg/audio1/myrec/tonet1396/phase_reg[23]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.149 r  pg/audio1/myrec/tonet1396/phase_reg[21]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001    -0.148    pg/audio1/myrec/tonet1396/phase_reg[21]_i_1__15_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.095 r  pg/audio1/myrec/tonet1396/phase_reg[25]_i_1__15/O[0]
                         net (fo=1, routed)           0.000    -0.095    pg/audio1/myrec/tonet1396/phase_reg[25]_i_1__15_n_7
    SLICE_X66Y100        FDRE                                         r  pg/audio1/myrec/tonet1396/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.835    -0.838    pg/audio1/myrec/tonet1396/clk_out1
    SLICE_X66Y100        FDRE                                         r  pg/audio1/myrec/tonet1396/phase_reg[25]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    pg/audio1/myrec/tonet1396/phase_reg[25]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet783/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet783/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.608    -0.556    pg/audio1/myrec/tonet783/clk_out1
    SLICE_X89Y99         FDRE                                         r  pg/audio1/myrec/tonet783/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  pg/audio1/myrec/tonet783/phase_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.296    pg/audio1/myrec/tonet783/phase_reg[23]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.136 r  pg/audio1/myrec/tonet783/phase_reg[20]_i_1__25/CO[3]
                         net (fo=1, routed)           0.001    -0.136    pg/audio1/myrec/tonet783/phase_reg[20]_i_1__25_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.082 r  pg/audio1/myrec/tonet783/phase_reg[24]_i_1__25/O[0]
                         net (fo=1, routed)           0.000    -0.082    pg/audio1/myrec/tonet783/phase_reg[24]_i_1__25_n_7
    SLICE_X89Y100        FDRE                                         r  pg/audio1/myrec/tonet783/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.873    -0.799    pg/audio1/myrec/tonet783/clk_out1
    SLICE_X89Y100        FDRE                                         r  pg/audio1/myrec/tonet783/phase_reg[24]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    pg/audio1/myrec/tonet783/phase_reg[24]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pg/num1000_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/digit_selector_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.333%)  route 0.312ns (62.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.559    -0.605    pg/clk_out1
    SLICE_X53Y66         FDSE                                         r  pg/num1000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  pg/num1000_reg[0]/Q
                         net (fo=6, routed)           0.312    -0.152    pg/d1000/digit_selector_reg[6]_0[0]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  pg/d1000/digit_selector[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    pg/d1000/digit_selector0[7]
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.831    -0.842    pg/d1000/clk_out1
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[7]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.121    -0.217    pg/d1000/digit_selector_reg[7]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pg/num1000_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/digit_selector_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.333%)  route 0.312ns (62.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.559    -0.605    pg/clk_out1
    SLICE_X53Y66         FDSE                                         r  pg/num1000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  pg/num1000_reg[0]/Q
                         net (fo=6, routed)           0.312    -0.152    pg/d1000/digit_selector_reg[6]_0[0]
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.045    -0.107 r  pg/d1000/digit_selector[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.107    pg/d1000/digit_selector0[10]
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4063, routed)        0.831    -0.842    pg/d1000/clk_out1
    SLICE_X46Y65         FDRE                                         r  pg/d1000/digit_selector_reg[10]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.120    -0.218    pg/d1000/digit_selector_reg[10]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y36     d0_reg[6]_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y12     pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y12     pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y4      pg/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y4      pg/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y25     pg/d100/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y25     pg/d100/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y4      pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y4      pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y17     pg/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y96     pg/audio1/myrec/tonet1396/phase_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y96     pg/audio1/myrec/tonet1396/phase_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y96     pg/audio1/myrec/tonet1396/phase_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y97     pg/audio1/myrec/tonet1396/phase_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y97     pg/audio1/myrec/tonet1396/phase_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y97     pg/audio1/myrec/tonet1396/phase_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y97     pg/audio1/myrec/tonet1396/phase_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y98     pg/audio1/myrec/tonet1396/phase_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y98     pg/audio1/myrec/tonet1396/phase_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y98     pg/audio1/myrec/tonet1396/phase_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    pg/audio1/myrec/tonet138/phase_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    pg/audio1/myrec/tonet138/phase_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    pg/audio1/myrec/tonet138/phase_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    pg/audio1/myrec/tonet138/phase_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y75     pg/d100/digit_selector_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y75     pg/d100/digit_selector_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y82     pg/dig100y_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y80     pg/hand1_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y80     pg/hand1_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y82     pg/hand1_counter_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



