// Seed: 3860889140
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3
);
  type_6 id_4 (
      1 && id_2,
      id_0,
      (id_1) ^ 1
  );
endmodule
