$comment
	File created using the following command:
		vcd file UART_FPGA_RX.msim.vcd -direction
$end
$date
	Thu Apr 09 00:26:57 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module UART_FPGA_RX_vlg_vec_tst $end
$var reg 1 ! IN_CLOCK $end
$var reg 1 " IN_RX_SERIAL $end
$var wire 1 # OUT_RX_DATA [7] $end
$var wire 1 $ OUT_RX_DATA [6] $end
$var wire 1 % OUT_RX_DATA [5] $end
$var wire 1 & OUT_RX_DATA [4] $end
$var wire 1 ' OUT_RX_DATA [3] $end
$var wire 1 ( OUT_RX_DATA [2] $end
$var wire 1 ) OUT_RX_DATA [1] $end
$var wire 1 * OUT_RX_DATA [0] $end
$var wire 1 + OUT_RX_DATA_READY $end
$var wire 1 , OUT_RX_ERROR $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 IN_CLOCK~combout $end
$var wire 1 4 Add1~0_combout $end
$var wire 1 5 IN_RX_SERIAL~combout $end
$var wire 1 6 LessThan2~1_combout $end
$var wire 1 7 Equal0~0_combout $end
$var wire 1 8 LessThan2~0_combout $end
$var wire 1 9 Selector3~1_combout $end
$var wire 1 : Selector3~2_combout $end
$var wire 1 ; REG_STATE.STATE_RX_START_BIT~regout $end
$var wire 1 < REG_CLOCK_COUNT[1]~0_combout $end
$var wire 1 = Selector2~0_combout $end
$var wire 1 > Selector4~2_combout $end
$var wire 1 ? REG_STATE.STATE_WAIT~regout $end
$var wire 1 @ Selector4~4_combout $end
$var wire 1 A REG_STATE.STATE_RX_DATA_BITS~regout $end
$var wire 1 B Decoder0~2_combout $end
$var wire 1 C Selector6~0_combout $end
$var wire 1 D REG_STATE.STATE_RX_PARITY_BIT~regout $end
$var wire 1 E REG_STATE.STATE_RX_STOP_BIT~regout $end
$var wire 1 F Selector1~0_combout $end
$var wire 1 G REG_STATE.STATE_RX_STOP_BIT~0_combout $end
$var wire 1 H Selector1~1_combout $end
$var wire 1 I Decoder0~6_combout $end
$var wire 1 J Decoder0~0_combout $end
$var wire 1 K OUT_RX_DATA[4]~reg0_regout $end
$var wire 1 L Decoder0~7_combout $end
$var wire 1 M OUT_RX_DATA[7]~reg0_regout $end
$var wire 1 N Decoder0~3_combout $end
$var wire 1 O OUT_RX_DATA[5]~reg0_regout $end
$var wire 1 P Decoder0~8_combout $end
$var wire 1 Q OUT_RX_DATA[6]~reg0_regout $end
$var wire 1 R Add9~1_combout $end
$var wire 1 S Decoder0~4_combout $end
$var wire 1 T OUT_RX_DATA[2]~reg0_regout $end
$var wire 1 U Decoder0~5_combout $end
$var wire 1 V OUT_RX_DATA[3]~reg0_regout $end
$var wire 1 W Decoder0~1_combout $end
$var wire 1 X OUT_RX_DATA[0]~reg0_regout $end
$var wire 1 Y OUT_RX_DATA[1]~reg0_regout $end
$var wire 1 Z Add9~0_combout $end
$var wire 1 [ Add9~2_combout $end
$var wire 1 \ OUT_RX_ERROR~reg0_regout $end
$var wire 1 ] Selector0~0_combout $end
$var wire 1 ^ OUT_RX_DATA_READY~reg0_regout $end
$var wire 1 _ REG_CLOCK_COUNT [2] $end
$var wire 1 ` REG_CLOCK_COUNT [1] $end
$var wire 1 a REG_CLOCK_COUNT [0] $end
$var wire 1 b REG_BIT_INDEX [3] $end
$var wire 1 c REG_BIT_INDEX [2] $end
$var wire 1 d REG_BIT_INDEX [1] $end
$var wire 1 e REG_BIT_INDEX [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0*
0)
0(
0'
0&
0%
0$
0#
0+
0,
0-
1.
x/
10
11
12
03
04
15
16
07
18
09
1:
0;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
1[
0\
0]
0^
0a
0`
0_
0e
0d
0c
zb
$end
#5000
1!
13
#10000
0!
03
#15000
1!
13
#20000
0!
03
#25000
1!
13
#30000
0!
03
#35000
1!
13
#40000
0!
03
#45000
1!
13
#50000
0!
03
#55000
1!
13
#60000
0!
03
#65000
1!
13
#70000
0!
03
#75000
1!
13
#80000
0"
0!
05
03
0[
0:
#85000
1!
13
1?
1;
1:
1>
0<
19
#90000
0!
03
#95000
1!
13
1A
0;
0>
1<
09
#100000
0!
03
#105000
1!
13
1a
17
#110000
0!
03
#115000
1!
13
0a
1`
#120000
1"
0!
15
03
1[
#125000
1!
13
1a
1B
08
06
1J
0<
#130000
0!
03
#135000
1!
13
1X
1e
0a
0`
1Z
0W
1N
0B
18
07
16
1*
0[
0N
0J
1<
#140000
0!
03
#145000
1!
13
1a
17
#150000
0!
03
#155000
1!
13
0a
1`
#160000
0"
0!
05
03
1[
#165000
1!
13
1a
1B
08
06
1N
1J
0<
#170000
0!
03
#175000
1!
13
1d
0e
0a
0`
1S
1P
0N
0J
1W
0B
18
07
16
1<
#180000
0!
03
#185000
1!
13
1a
17
#190000
0!
03
#195000
1!
13
0a
1`
#200000
1"
0!
15
03
0[
#205000
1!
13
1a
1B
08
06
0<
#210000
0!
03
#215000
1!
13
1T
1e
0a
0`
0Z
0W
1U
0S
0P
14
0B
18
07
16
1(
1[
1<
#220000
0!
03
#225000
1!
13
1a
17
#230000
0!
03
#235000
1!
13
0a
1`
#240000
0"
0!
05
03
0[
#245000
1!
13
1a
1B
08
06
0<
#250000
0!
03
#255000
1!
13
1c
0d
0e
0a
0`
0U
1L
1I
1J
04
0B
18
07
16
0L
0J
1<
#260000
0!
03
#265000
1!
13
1a
17
#270000
0!
03
#275000
1!
13
0a
1`
#280000
1"
0!
15
03
1[
#285000
1!
13
1a
1B
08
06
1L
1J
0<
#290000
0!
03
#295000
1!
13
1K
1e
0a
0`
1R
1N
0I
0B
18
07
16
1&
0[
0N
0L
0J
1<
#300000
0!
03
#305000
1!
13
1a
17
#310000
0!
03
#315000
1!
13
0a
1`
#320000
0"
0!
05
03
1[
#325000
1!
13
1a
1B
08
06
1N
1L
1J
0<
#330000
0!
03
#335000
1!
13
1d
0e
0a
0`
1P
0N
0J
1I
0B
18
07
16
0L
1<
#340000
0!
03
#345000
1!
13
1a
17
#350000
0!
03
#355000
1!
13
0a
1`
#360000
1"
0!
15
03
0[
#365000
1!
13
1a
1B
08
06
1L
0<
#370000
0!
03
#375000
1!
13
1Q
1e
0a
0`
0R
0P
0I
1@
14
0B
18
07
16
1$
1[
0L
0@
1<
#380000
0!
03
#385000
1!
13
1a
17
#390000
0!
03
#395000
1!
13
0a
1`
#400000
0"
0!
05
03
0[
#405000
1!
13
1a
1B
08
06
1L
1@
0<
#410000
0!
03
#415000
1!
13
1D
0c
0d
0e
0A
0a
0`
1C
1W
0L
0@
04
0B
18
07
16
1<
#420000
0!
03
#425000
1!
13
1a
17
#430000
0!
03
#435000
1!
13
0a
1`
#440000
1"
0!
15
03
1[
#445000
1!
13
1a
1G
0C
08
06
0<
#450000
0!
03
#455000
1!
13
1\
1E
0D
0a
0`
1F
0G
18
07
16
1,
1<
#460000
0!
03
#465000
1!
13
1a
17
#470000
0!
03
#475000
1!
13
0a
1`
#480000
0!
03
#485000
1!
13
1a
1=
08
06
0<
#490000
0!
03
#495000
1!
13
0E
0a
0?
0`
0F
0=
18
07
16
1<
#500000
0!
03
#505000
1!
13
0\
0,
#510000
0!
03
#515000
1!
13
#520000
0!
03
#525000
1!
13
#530000
0!
03
#535000
1!
13
#540000
0!
03
#545000
1!
13
#550000
0!
03
#555000
1!
13
#560000
0!
03
#565000
1!
13
#570000
0!
03
#575000
1!
13
#580000
0!
03
#585000
1!
13
#590000
0!
03
#595000
1!
13
#600000
0!
03
#605000
1!
13
#610000
0!
03
#615000
1!
13
#620000
0!
03
#625000
1!
13
#630000
0!
03
#635000
1!
13
#640000
0!
03
#645000
1!
13
#650000
0!
03
#655000
1!
13
#660000
0!
03
#665000
1!
13
#670000
0!
03
#675000
1!
13
#680000
0!
03
#685000
1!
13
#690000
0!
03
#695000
1!
13
#700000
0!
03
#705000
1!
13
#710000
0!
03
#715000
1!
13
#720000
0!
03
#725000
1!
13
#730000
0!
03
#735000
1!
13
#740000
0!
03
#745000
1!
13
#750000
0!
03
#755000
1!
13
#760000
0!
03
#765000
1!
13
#770000
0!
03
#775000
1!
13
#780000
0!
03
#785000
1!
13
#790000
0!
03
#795000
1!
13
#800000
0!
03
#805000
1!
13
#810000
0!
03
#815000
1!
13
#820000
0!
03
#825000
1!
13
#830000
0!
03
#835000
1!
13
#840000
0!
03
#845000
1!
13
#850000
0!
03
#855000
1!
13
#860000
0!
03
#865000
1!
13
#870000
0!
03
#875000
1!
13
#880000
0!
03
#885000
1!
13
#890000
0!
03
#895000
1!
13
#900000
0!
03
#905000
1!
13
#910000
0!
03
#915000
1!
13
#920000
0!
03
#925000
1!
13
#930000
0!
03
#935000
1!
13
#940000
0!
03
#945000
1!
13
#950000
0!
03
#955000
1!
13
#960000
0!
03
#965000
1!
13
#970000
0!
03
#975000
1!
13
#980000
0!
03
#985000
1!
13
#990000
0!
03
#995000
1!
13
#1000000
