During POC, EVT and DVT phases, the BMC shall enable Intel At-Scale Debug
support.  The ASD support shall be disabled within the BMC during PVT phase.
The BMC shall also detect the ASD jumper setting and block ASD if the jumper
setting is in a state which should prevent ASD support.
