Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Dec  6 20:19:06 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    963         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (983)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1930)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (983)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1930)
---------------------------------------------------
 There are 1930 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.760        0.000                      0                  104        0.116        0.000                      0                  104        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.760        0.000                      0                  104        0.116        0.000                      0                  104        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 1.448ns (22.611%)  route 4.956ns (77.389%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.618     5.139    vga/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=115, routed)         2.455     8.051    tg/rom/addr_reg_reg_i_129_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  tg/rom/addr_reg_reg_i_411/O
                         net (fo=1, routed)           0.000     8.175    tg/rom/addr_reg_reg_i_411_n_0
    SLICE_X30Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 r  tg/rom/addr_reg_reg_i_189/O
                         net (fo=1, routed)           0.000     8.389    tg/rom/addr_reg_reg_i_189_n_0
    SLICE_X30Y4          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 r  tg/rom/addr_reg_reg_i_78/O
                         net (fo=1, routed)           1.339     9.816    tg/rom/addr_reg_reg_i_78_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.319    10.135 r  tg/rom/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    10.135    tg/rom/addr_reg_reg_i_22_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    10.382 r  tg/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           1.161    11.543    tg/rom/sel[4]
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.478    14.819    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.740    14.303    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.462ns (23.067%)  route 4.876ns (76.933%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.618     5.139    vga/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=115, routed)         2.423     8.018    tg/rom/addr_reg_reg_i_129_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.142 r  tg/rom/addr_reg_reg_i_345/O
                         net (fo=1, routed)           0.000     8.142    tg/rom/addr_reg_reg_i_345_n_0
    SLICE_X29Y8          MUXF7 (Prop_muxf7_I1_O)      0.245     8.387 r  tg/rom/addr_reg_reg_i_156/O
                         net (fo=1, routed)           0.000     8.387    tg/rom/addr_reg_reg_i_156_n_0
    SLICE_X29Y8          MUXF8 (Prop_muxf8_I0_O)      0.104     8.491 r  tg/rom/addr_reg_reg_i_62/O
                         net (fo=1, routed)           1.268     9.759    tg/rom/addr_reg_reg_i_62_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.316    10.075 r  tg/rom/addr_reg_reg_i_18/O
                         net (fo=1, routed)           0.000    10.075    tg/rom/addr_reg_reg_i_18_n_0
    SLICE_X9Y10          MUXF7 (Prop_muxf7_I1_O)      0.217    10.292 r  tg/rom/addr_reg_reg_i_5/O
                         net (fo=1, routed)           1.185    11.477    tg/rom/sel[6]
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.478    14.819    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.302    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.826ns (40.453%)  route 4.160ns (59.547%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.594     5.115    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.569 r  tg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.166     8.735    tg/rom/rom_data[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.859 r  tg/rom/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           1.032     9.891    vga/rgb_reg_reg[11]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.015 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745    10.759    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.883 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.217    12.101    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.061    15.022    rgb_reg_reg[11]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 2.826ns (40.436%)  route 4.163ns (59.564%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.594     5.115    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.569 r  tg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.166     8.735    tg/rom/rom_data[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.859 r  tg/rom/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           1.032     9.891    vga/rgb_reg_reg[11]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.015 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745    10.759    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.883 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.220    12.104    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.058    15.025    rgb_reg_reg[11]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.416ns (22.952%)  route 4.753ns (77.048%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.618     5.139    vga/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[3]_rep/Q
                         net (fo=115, routed)         2.529     8.124    tg/rom/addr_reg_reg_i_137_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I4_O)        0.124     8.248 r  tg/rom/addr_reg_reg_i_282/O
                         net (fo=1, routed)           0.000     8.248    tg/rom/addr_reg_reg_i_282_n_0
    SLICE_X33Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.460 r  tg/rom/addr_reg_reg_i_125/O
                         net (fo=1, routed)           0.000     8.460    tg/rom/addr_reg_reg_i_125_n_0
    SLICE_X33Y7          MUXF8 (Prop_muxf8_I1_O)      0.094     8.554 r  tg/rom/addr_reg_reg_i_46/O
                         net (fo=1, routed)           1.244     9.799    tg/rom/addr_reg_reg_i_46_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.316    10.115 r  tg/rom/addr_reg_reg_i_14/O
                         net (fo=1, routed)           0.000    10.115    tg/rom/addr_reg_reg_i_14_n_0
    SLICE_X8Y10          MUXF7 (Prop_muxf7_I1_O)      0.214    10.329 r  tg/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.980    11.309    tg/rom/sel[8]
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.478    14.819    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.739    14.304    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.826ns (41.100%)  route 4.050ns (58.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.594     5.115    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.569 r  tg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.166     8.735    tg/rom/rom_data[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.859 r  tg/rom/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           1.032     9.891    vga/rgb_reg_reg[11]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.015 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745    10.759    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.883 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.107    11.991    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    15.002    rgb_reg_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.826ns (41.124%)  route 4.046ns (58.876%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.594     5.115    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.569 r  tg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.166     8.735    tg/rom/rom_data[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.859 r  tg/rom/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           1.032     9.891    vga/rgb_reg_reg[11]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.015 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745    10.759    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.883 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.103    11.987    rgb_next[11]
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081    14.999    rgb_reg_reg[11]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 2.826ns (41.065%)  route 4.056ns (58.935%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.594     5.115    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.569 r  tg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.166     8.735    tg/rom/rom_data[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.859 r  tg/rom/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           1.032     9.891    vga/rgb_reg_reg[11]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.015 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745    10.759    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.883 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.113    11.997    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.826ns (41.333%)  route 4.011ns (58.667%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.594     5.115    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.569 r  tg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.166     8.735    tg/rom/rom_data[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.859 r  tg/rom/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           1.032     9.891    vga/rgb_reg_reg[11]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.015 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745    10.759    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.883 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.069    11.952    rgb_next[11]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.492ns (24.625%)  route 4.567ns (75.375%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.618     5.139    vga/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[3]/Q
                         net (fo=116, routed)         2.299     7.894    tg/rom/addr_reg_reg_i_9_0[2]
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.018 r  tg/rom/addr_reg_reg_i_313/O
                         net (fo=1, routed)           0.000     8.018    tg/rom/addr_reg_reg_i_313_n_0
    SLICE_X29Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     8.263 r  tg/rom/addr_reg_reg_i_140/O
                         net (fo=1, routed)           0.000     8.263    tg/rom/addr_reg_reg_i_140_n_0
    SLICE_X29Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.367 r  tg/rom/addr_reg_reg_i_54/O
                         net (fo=1, routed)           1.097     9.465    tg/rom/addr_reg_reg_i_54_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.316     9.781 r  tg/rom/addr_reg_reg_i_16/O
                         net (fo=1, routed)           0.000     9.781    tg/rom/addr_reg_reg_i_16_n_0
    SLICE_X8Y10          MUXF7 (Prop_muxf7_I1_O)      0.247    10.028 r  tg/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           1.170    11.198    tg/rom/sel[7]
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.478    14.819    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.740    14.303    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  3.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    uart1/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    uart1/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.867%)  route 0.347ns (71.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[2]/Q
                         net (fo=12, routed)          0.347     1.952    tg/rom/Q[2]
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.863     1.991    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.696    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  uart1/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  uart1/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.175     1.785    uart1/baudrate_gen/baud
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  uart1/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.830    uart1/baudrate_gen/baud_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  uart1/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  uart1/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.566    uart1/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.755%)  route 0.367ns (72.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.464    vga/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.367     1.972    tg/rom/Q[1]
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.863     1.991    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.696    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.720    uart1/baudrate_gen/counter_reg[10]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  uart1/baudrate_gen/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    uart1/baudrate_gen/counter_reg[8]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    uart1/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  uart1/baudrate_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.720    uart1/baudrate_gen/counter_reg[6]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  uart1/baudrate_gen/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    uart1/baudrate_gen/counter_reg[4]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  uart1/baudrate_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  uart1/baudrate_gen/counter_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    uart1/baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[18]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    uart1/baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.833     1.960    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    uart1/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    tg/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y37    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y39    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1901 Endpoints
Min Delay          1901 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[92][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 1.188ns (10.460%)  route 10.169ns (89.540%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.155    10.105    tg/mem[123][6]_i_2_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.229 r  tg/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.129    11.357    tg/mem[92][6]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  tg/mem_reg[92][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[92][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 1.188ns (10.460%)  route 10.169ns (89.540%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.155    10.105    tg/mem[123][6]_i_2_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.229 r  tg/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.129    11.357    tg/mem[92][6]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  tg/mem_reg[92][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[92][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 1.188ns (10.460%)  route 10.169ns (89.540%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.155    10.105    tg/mem[123][6]_i_2_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.229 r  tg/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.129    11.357    tg/mem[92][6]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  tg/mem_reg[92][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[92][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.247ns  (logic 1.188ns (10.563%)  route 10.059ns (89.437%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.155    10.105    tg/mem[123][6]_i_2_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.229 r  tg/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.018    11.247    tg/mem[92][6]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  tg/mem_reg[92][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[92][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.247ns  (logic 1.188ns (10.563%)  route 10.059ns (89.437%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.155    10.105    tg/mem[123][6]_i_2_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.229 r  tg/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.018    11.247    tg/mem[92][6]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  tg/mem_reg[92][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[92][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.927ns  (logic 1.188ns (10.873%)  route 9.739ns (89.127%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.155    10.105    tg/mem[123][6]_i_2_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.229 r  tg/mem[92][6]_i_1/O
                         net (fo=7, routed)           0.698    10.927    tg/mem[92][6]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  tg/mem_reg[92][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[90][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 1.188ns (10.918%)  route 9.693ns (89.082%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.428    10.378    tg/mem[123][6]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.502 r  tg/mem[90][6]_i_1/O
                         net (fo=7, routed)           0.379    10.881    tg/mem[90][6]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  tg/mem_reg[90][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[90][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 1.188ns (10.918%)  route 9.693ns (89.082%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.428    10.378    tg/mem[123][6]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.502 r  tg/mem[90][6]_i_1/O
                         net (fo=7, routed)           0.379    10.881    tg/mem[90][6]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  tg/mem_reg[90][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[90][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 1.188ns (10.918%)  route 9.693ns (89.082%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.428    10.378    tg/mem[123][6]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.502 r  tg/mem[90][6]_i_1/O
                         net (fo=7, routed)           0.379    10.881    tg/mem[90][6]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  tg/mem_reg[90][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[90][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 1.188ns (10.918%)  route 9.693ns (89.082%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         3.647     4.103    uart1/receiver/Q[3]
    SLICE_X11Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.255 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     4.522    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.854 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=59, routed)          2.972     7.826    tg/mem_reg[0][5]_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.950 r  tg/mem[123][6]_i_2/O
                         net (fo=11, routed)          2.428    10.378    tg/mem[123][6]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.502 r  tg/mem[90][6]_i_1/O
                         net (fo=7, routed)           0.379    10.881    tg/mem[90][6]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  tg/mem_reg[90][3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.600%)  route 0.111ns (40.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[0]/Q
                         net (fo=130, routed)         0.111     0.275    uart1/transmitter/D[0]
    SLICE_X1Y22          FDRE                                         r  uart1/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X7Y21          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[7]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[7]/Q
                         net (fo=1, routed)           0.164     0.305    uart1/transmitter/D[7]
    SLICE_X1Y22          FDRE                                         r  uart1/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart1/receiver/last_rec
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart1/receiver_n_15
    SLICE_X2Y24          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  uart1/transmitter/temp_reg[7]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.132     0.273    uart1/transmitter/data7
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.318 r  uart1/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.318    uart1/transmitter/bit_out_i_3_n_0
    SLICE_X2Y22          FDRE                                         r  uart1/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.252%)  route 0.178ns (55.748%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         0.178     0.319    uart1/transmitter/D[2]
    SLICE_X3Y22          FDRE                                         r  uart1/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.562%)  route 0.183ns (56.438%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=130, routed)         0.183     0.324    uart1/transmitter/D[3]
    SLICE_X3Y22          FDRE                                         r  uart1/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tg/itr_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tg/itr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDSE                         0.000     0.000 r  tg/itr_reg[0]/C
    SLICE_X6Y6           FDSE (Prop_fdse_C_Q)         0.164     0.164 r  tg/itr_reg[0]/Q
                         net (fo=114, routed)         0.116     0.280    tg/itr[0]
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  tg/itr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.325    tg/itr__0[4]
    SLICE_X7Y6           FDRE                                         r  tg/itr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.378%)  route 0.144ns (43.622%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[7]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.144     0.285    uart1/transmitter/count_reg[7]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.045     0.330 r  uart1/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.330    uart1/transmitter/p_0_in__1[7]
    SLICE_X0Y22          FDRE                                         r  uart1/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 3.986ns (65.917%)  route 2.061ns (34.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.061     7.675    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.205 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.205    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.851ns  (logic 3.959ns (67.674%)  route 1.891ns (32.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.618     5.139    vga/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.891     7.486    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.990 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.990    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.975ns (69.890%)  route 1.713ns (30.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.713     7.326    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.845 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.845    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.980ns (70.372%)  route 1.676ns (29.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.676     7.289    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.813 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.813    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.985ns (70.467%)  route 1.670ns (29.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.670     7.283    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.813 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.813    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.676     7.286    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.807 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.807    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.953ns (69.868%)  route 1.705ns (30.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    vga/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.705     7.302    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.798 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.798    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 3.959ns (70.261%)  route 1.676ns (29.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.676     7.283    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.786 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.786    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.961ns (70.401%)  route 1.666ns (29.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.666     7.279    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.784 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.784    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.951ns (70.219%)  route 1.676ns (29.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.676     7.280    rgb_reg_reg[11]_lopt_replica_6_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.775 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.775    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.118%)  route 0.113ns (37.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  vga/v_count_reg_reg[2]/Q
                         net (fo=12, routed)          0.113     1.718    vga/Q[2]
    SLICE_X5Y24          LUT4 (Prop_lut4_I2_O)        0.045     1.763 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    vga/v_count_next[0]_i_1_n_0
    SLICE_X5Y24          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.508%)  route 0.121ns (39.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[7]/Q
                         net (fo=25, routed)          0.121     1.726    vga/w_y[7]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.771    vga/v_count_next[8]_i_1_n_0
    SLICE_X5Y24          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga/h_count_reg_reg[9]/Q
                         net (fo=18, routed)          0.132     1.736    vga/w_x[9]
    SLICE_X4Y25          LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga/h_count_next_0[9]
    SLICE_X4Y25          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.464    vga/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     1.750    vga/Q[1]
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga/v_count_next[1]_i_1_n_0
    SLICE_X4Y23          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.140%)  route 0.145ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.464    vga/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga/v_count_reg_reg[8]/Q
                         net (fo=25, routed)          0.145     1.750    vga/w_y[8]
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga/v_count_next[2]_i_1_n_0
    SLICE_X4Y23          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.108%)  route 0.146ns (43.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.464    vga/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     1.751    vga/Q[1]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.796    vga/v_count_next[9]_i_2_n_0
    SLICE_X4Y23          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.189ns (56.671%)  route 0.145ns (43.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.464    vga/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     1.750    vga/Q[1]
    SLICE_X4Y23          LUT5 (Prop_lut5_I4_O)        0.048     1.798 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/v_count_next[4]_i_1_n_0
    SLICE_X4Y23          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.189%)  route 0.144ns (40.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.164     1.627 f  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.144     1.771    vga/h_count_reg_reg[6]_0[0]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga/h_count_next_0[0]
    SLICE_X7Y25          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.212ns (59.533%)  route 0.144ns (40.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.164     1.627 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.144     1.771    vga/h_count_reg_reg[6]_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.048     1.819 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga/h_count_next_0[1]
    SLICE_X7Y25          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.766%)  route 0.173ns (48.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.464    vga/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga/h_count_reg_reg[5]/Q
                         net (fo=119, routed)         0.173     1.778    vga/h_count_reg_reg[6]_0[4]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.045     1.823 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga/h_count_next_0[5]
    SLICE_X4Y26          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.456ns  (logic 1.893ns (22.387%)  route 6.563ns (77.613%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.220     8.456    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.453ns  (logic 1.893ns (22.395%)  route 6.560ns (77.605%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.217     8.453    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.349ns  (logic 1.893ns (22.674%)  route 6.456ns (77.326%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.113     8.349    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.343ns  (logic 1.893ns (22.690%)  route 6.450ns (77.310%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.107     8.343    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.339ns  (logic 1.893ns (22.701%)  route 6.446ns (77.299%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.103     8.339    rgb_next[11]
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.893ns (22.796%)  route 6.411ns (77.204%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.069     8.304    rgb_next[11]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.222ns  (logic 1.893ns (23.025%)  route 6.329ns (76.975%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.986     8.222    rgb_next[11]
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.893ns (23.090%)  route 6.306ns (76.910%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.963     8.199    rgb_next[11]
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.178ns  (logic 1.893ns (23.149%)  route 6.285ns (76.851%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.942     8.178    rgb_next[11]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.108ns  (logic 1.893ns (23.346%)  route 6.215ns (76.654%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tg/itr_reg[4]/Q
                         net (fo=110, routed)         3.822     4.278    vga/cursor_active0_carry[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.402 r  vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.402    tg/cursor_active1_inferred__1/i__carry__0_0[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  tg/cursor_active1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    tg/cursor_active1_inferred__1/i__carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  tg/cursor_active1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.061    tg/cursor_active1_inferred__1/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.290 r  tg/cursor_active1_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.766     6.057    vga/rgb_reg_reg[11]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.310     6.367 r  vga/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.745     7.111    vga/rgb_reg[11]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.873     8.108    rgb_next[11]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.062     0.190    vga/v_count_next[7]
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.848     1.975    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=2, routed)           0.114     0.242    vga/h_count_next[4]
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.978    vga/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.113     0.254    vga/v_count_next[2]
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.848     1.975    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next[9]
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.849     1.976    vga/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.280    vga/h_count_next[7]
    SLICE_X7Y24          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.848     1.975    vga/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.145     0.286    vga/h_count_next[3]
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.978    vga/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[3]_rep/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.157     0.298    vga/v_count_next[3]
    SLICE_X7Y22          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.978    vga/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=2, routed)           0.174     0.302    vga/h_count_next[4]
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.978    vga/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.512%)  route 0.176ns (55.488%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.176     0.317    vga/v_count_next[8]
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.849     1.976    vga/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.176     0.317    vga/v_count_next[6]
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.848     1.975    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[6]/C





