<!doctype html>
<head>
<meta charset="utf-8">
<title>BCM5703C</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="rm-class-AT24Cxxx.html">AT24Cxxx</a>
<a href="rm-class-BCM5704C.html">BCM5704C</a>
</div>
<div class="path">
<a href="index.html">Simics Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">5 Classes</a>
&nbsp;/&nbsp;</div>
<h1 id="BCM5703C"><a href="#BCM5703C">BCM5703C</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description">
<a href="#description">Description</a>
</h3>
The <tt>BCM5703C</tt> class models the Broadcom BCM5703C triple-speed 10/100/1000Base-T Ethernet LAN controller.
<h3 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h3>conf_object, log_object, pci_device, io_memory, ethernet_common
<h3 id="commands-for-this-class">
<a href="#commands-for-this-class">Commands for this class</a>
</h3>
<ul>
<li>
<a href="rm-cmd-BCM5703C.info.html">info</a>
 – print information about the object</li>
<li>
<a href="rm-cmd-BCM5703C.print-pci-config-regs.html">print-pci-config-regs</a>
 – <i>deprecated</i> print PCI configuration registers</li>
<li>
<a href="rm-cmd-BCM5703C.status.html">status</a>
 – print status of the object</li>
</ul>
<h3 id="attributes">
<a href="#attributes">Attributes</a>
</h3>
<dl>
<dt id="dt:pci_bus">
<i>pci_bus</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.</dd>
<dt id="dt:interrupt_pin">
<i>interrupt_pin</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>State of the interrupt pin.</dd>
<dt id="dt:config_registers">
<i>config_registers</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{64}]</code>
<br>The 64 PCI configuration registers, each 32 bits in size.</dd>
<dt id="dt:write_masks">
<i>write_masks</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>Write masks for all registered configuration registers. The format for each entry is (offset, mask).</dd>
<dt id="dt:mappings">
<i>mappings</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{5:8}]|[iiiiiiiio|nii]*]</code>
<br>List of all current PCI IO and memory mappings.</dd>
<dt id="dt:expansion_rom">
<i>expansion_rom</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|[oii]</code>
<br>ROM object, map size, and map function number for the Expansion ROM.</dd>
<dt id="dt:config_register_info">
<i>config_register_info</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[isii]*]</code>
<br>Register info for all registered configuration registers. The format for each entry is (offset, name, size, write-mask).</dd>
<dt id="dt:link">
<i>link</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The Ethernet link that the network device is connected to.</dd>
<dt id="dt:mac_address">
<i>mac_address</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|[i{6}]|n</code>
<br>Ethernet (MAC) address of the network interface.</dd>
<dt id="dt:model_crc">
<i>model_crc</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Deprecated. Do not use.</dd>
<dt id="dt:tx_bandwidth">
<i>tx_bandwidth</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The transmit bandwidth of the network interface in bits per second. The network interface will limit the rate at which it sends packets to remain below this bandwidth. Set to 0 for unlimited bandwidth.</dd>
<dt id="dt:tx_next_time">
<i>tx_next_time</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>The earliest time at which that the network interface may send another packet. Used for transmit bandwidth limitation.</dd>
<dt id="dt:network">
<i>network</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Obsolete attribute. Use link instead.</dd>
<dt id="dt:inject_packet">
<i>inject_packet</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>d</code>
<br>Attribute used to send a packet to the network device. Writing this attribute at any time injects a new packet into the device (without involving the network simulation). Injecting a packet copies the packet data, allowing the caller to reuse or dispose of the buffer used for creating the packet, after the attribute is written.</dd>
<dt id="dt:add_crc_on_inject">
<i>add_crc_on_inject</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Frames injected using the 'inject_packet' will get a correctly calculated CRC added at the end when this attribute is set to 1 (default). When set to 0, the user has to supply a CRC field with the injected frame. Note that you must always provide room for the CRC field, even when this attribute is set to 1.</dd>
<dt id="dt:bmcr">
<i>bmcr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:bmsr">
<i>bmsr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:anar">
<i>anar</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:anlpar">
<i>anlpar</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:aner">
<i>aner</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:mode">
<i>mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:poll_reg">
<i>poll_reg</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:cs_conf">
<i>cs_conf</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:tp10_conf">
<i>tp10_conf</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal Register</dd>
<dt id="dt:irq_mailbox_0">
<i>irq_mailbox_0</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:irq_mailbox_1">
<i>irq_mailbox_1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:irq_mailbox_2">
<i>irq_mailbox_2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:irq_mailbox_3">
<i>irq_mailbox_3</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:reload_statistics">
<i>reload_statistics</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_standard_ring_producer_idx">
<i>rx_standard_ring_producer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_jumbo_ring_producer_idx">
<i>rx_jumbo_ring_producer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_mini_ring_producer_idx">
<i>rx_mini_ring_producer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_standard_ring_consumer_idx">
<i>rx_standard_ring_consumer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_jumbo_ring_consumer_idx">
<i>rx_jumbo_ring_consumer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_mini_ring_consumer_idx">
<i>rx_mini_ring_consumer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mac_mode">
<i>mac_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mac_status">
<i>mac_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mac_event">
<i>mac_event</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:led_control">
<i>led_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:wol_pattern_pointer">
<i>wol_pattern_pointer</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:random_backoff">
<i>random_backoff</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mtu_size">
<i>mtu_size</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:gigabit_pcs_test">
<i>gigabit_pcs_test</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:xmit_auto_negotiation">
<i>xmit_auto_negotiation</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mi_status">
<i>mi_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mi_mode">
<i>mi_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:tx_mac_mode">
<i>tx_mac_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:tx_mac_lengths">
<i>tx_mac_lengths</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_mac_mode">
<i>rx_mac_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mac_hash_0">
<i>mac_hash_0</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mac_hash_1">
<i>mac_hash_1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mac_hash_2">
<i>mac_hash_2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mac_hash_3">
<i>mac_hash_3</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rules_conf">
<i>rules_conf</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:low_water_max_receive">
<i>low_water_max_receive</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:send_data_initiator_mode">
<i>send_data_initiator_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:send_data_stat_ctrl">
<i>send_data_stat_ctrl</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:send_data_stat_en">
<i>send_data_stat_en</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:send_data_completion_mode">
<i>send_data_completion_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:send_bd_ring_selector_mode">
<i>send_bd_ring_selector_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:send_bd_initiator_mode">
<i>send_bd_initiator_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:send_bd_completion_mode">
<i>send_bd_completion_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_list_place_mode">
<i>rx_list_place_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_list_place_lock">
<i>rx_list_place_lock</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_list_place">
<i>rx_list_place</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_list_place_stat_ctrl">
<i>rx_list_place_stat_ctrl</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_list_place_stat_en">
<i>rx_list_place_stat_en</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_bd_data_initiator_mode">
<i>rx_bd_data_initiator_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:jumb_rx_ring_host_addr_h">
<i>jumb_rx_ring_host_addr_h</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:jumb_rx_ring_host_addr_l">
<i>jumb_rx_ring_host_addr_l</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:jumb_rx_ring_length">
<i>jumb_rx_ring_length</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:jumb_rx_ring_flags">
<i>jumb_rx_ring_flags</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:jumb_rx_ring_nic_addr">
<i>jumb_rx_ring_nic_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:stnd_rx_ring_host_addr_h">
<i>stnd_rx_ring_host_addr_h</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:stnd_rx_ring_host_addr_l">
<i>stnd_rx_ring_host_addr_l</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:stnd_rx_ring_length">
<i>stnd_rx_ring_length</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:stnd_rx_ring_flags">
<i>stnd_rx_ring_flags</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:stnd_rx_ring_nic_addr">
<i>stnd_rx_ring_nic_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mini_rx_ring_host_addr_h">
<i>mini_rx_ring_host_addr_h</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mini_rx_ring_host_addr_l">
<i>mini_rx_ring_host_addr_l</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mini_rx_ring_length">
<i>mini_rx_ring_length</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mini_rx_ring_flags">
<i>mini_rx_ring_flags</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mini_rx_ring_nic_addr">
<i>mini_rx_ring_nic_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_data_completion_mode">
<i>rx_data_completion_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_bd_initiator_mode">
<i>rx_bd_initiator_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mini_rx_replenish">
<i>mini_rx_replenish</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:stnd_rx_replenish">
<i>stnd_rx_replenish</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:jumb_rx_replenish">
<i>jumb_rx_replenish</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_bd_completion_mode">
<i>rx_bd_completion_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_list_selector_mode">
<i>rx_list_selector_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mbuf_cluster_free_mode">
<i>mbuf_cluster_free_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:host_coalescing_mode">
<i>host_coalescing_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_coalescing_tick">
<i>rx_coalescing_tick</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:snd_coalescing_tick">
<i>snd_coalescing_tick</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_coalesced_bd_count">
<i>rx_coalesced_bd_count</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:snd_coalesced_bd_count">
<i>snd_coalesced_bd_count</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_coalescing_tick_irq">
<i>rx_coalescing_tick_irq</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:snd_coalescing_tick_irq">
<i>snd_coalescing_tick_irq</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_coalesced_bd_count_irq">
<i>rx_coalesced_bd_count_irq</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:snd_coalesced_bd_count_irq">
<i>snd_coalesced_bd_count_irq</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:statistics_tick">
<i>statistics_tick</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:statistics_host_address_h">
<i>statistics_host_address_h</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:statistics_host_address_l">
<i>statistics_host_address_l</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:status_host_address_h">
<i>status_host_address_h</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:status_host_address_l">
<i>status_host_address_l</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:statistics_nic_address">
<i>statistics_nic_address</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:status_nic_address">
<i>status_nic_address</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:arbiter_mode">
<i>arbiter_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:arbiter_trap_addr_l">
<i>arbiter_trap_addr_l</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:arbiter_trap_addr_h">
<i>arbiter_trap_addr_h</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:msi_mode">
<i>msi_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:dma_completion_mode">
<i>dma_completion_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mode_control">
<i>mode_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:host_config">
<i>host_config</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:local_control">
<i>local_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:nvram_command">
<i>nvram_command</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:seeprom_addr">
<i>seeprom_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:seeprom_data">
<i>seeprom_data</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:seeprom_control">
<i>seeprom_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mdi_control">
<i>mdi_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:asf_control">
<i>asf_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:smbus_input">
<i>smbus_input</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:smbus_output">
<i>smbus_output</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:nvram_addr">
<i>nvram_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:nvram_config1">
<i>nvram_config1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:nvram_sw_arb">
<i>nvram_sw_arb</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:read_dma_mode">
<i>read_dma_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:write_dma_mode">
<i>write_dma_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:buf_manager_mode">
<i>buf_manager_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mbuf_addr">
<i>mbuf_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mbuf_size">
<i>mbuf_size</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:dma_low_mark">
<i>dma_low_mark</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_low_mark">
<i>rx_low_mark</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mbuf_high_mark">
<i>mbuf_high_mark</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_mbuf_alloc_request">
<i>rx_mbuf_alloc_request</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:tx_mbuf_alloc_request">
<i>tx_mbuf_alloc_request</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:desc_low_mark">
<i>desc_low_mark</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:desc_high_mark">
<i>desc_high_mark</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:dma_desc_addr">
<i>dma_desc_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:dma_desc_size">
<i>dma_desc_size</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_flow_threshold">
<i>rx_flow_threshold</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:rx_risc_mode">
<i>rx_risc_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:tx_risc_mode">
<i>tx_risc_mode</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:tx_pc">
<i>tx_pc</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:read_fifo_addr">
<i>read_fifo_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:write_fifo_addr">
<i>write_fifo_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:next_mii_val">
<i>next_mii_val</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_dsp_addr">
<i>mii_dsp_addr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_dsp_data">
<i>mii_dsp_data</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_unknown_16">
<i>mii_unknown_16</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_aux_normal">
<i>mii_aux_normal</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_aux_10base_t">
<i>mii_aux_10base_t</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_aux_power">
<i>mii_aux_power</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_aux_misc_test1">
<i>mii_aux_misc_test1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_aux_misc_test2">
<i>mii_aux_misc_test2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_aux_misc_ctrl">
<i>mii_aux_misc_ctrl</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_irq_mask">
<i>mii_irq_mask</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_ext_ctrl">
<i>mii_ext_ctrl</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_rec_err_cnt">
<i>mii_rec_err_cnt</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_false_carr_cnt">
<i>mii_false_carr_cnt</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_1000_base_t_ctrl">
<i>mii_1000_base_t_ctrl</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:next_page_transmit">
<i>next_page_transmit</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_crc_counter">
<i>mii_crc_counter</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:mii_phy_test1">
<i>mii_phy_test1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal register.</dd>
<dt id="dt:firmware_loaded">
<i>firmware_loaded</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to 1 to fake the firmware load.</dd>
<dt id="dt:interrupt_state">
<i>interrupt_state</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal interrupt state.</dd>
<dt id="dt:memory">
<i>memory</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>d</code>
<br>Onboard memory image.</dd>
<dt id="dt:nvram">
<i>nvram</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>d</code>
<br>Onboard NVRAM image.</dd>
<dt id="dt:seeprom1">
<i>seeprom1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>d</code>
<br>Onboard SEEPROM device 1 image.</dd>
<dt id="dt:mac0">
<i>mac0</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 0 Address.</dd>
<dt id="dt:mac1">
<i>mac1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 1 Address.</dd>
<dt id="dt:mac2">
<i>mac2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 2 Address.</dd>
<dt id="dt:mac3">
<i>mac3</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 3 Address.</dd>
<dt id="dt:mac4">
<i>mac4</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 4 Address.</dd>
<dt id="dt:mac5">
<i>mac5</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 5 Address.</dd>
<dt id="dt:mac6">
<i>mac6</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 6 Address.</dd>
<dt id="dt:mac7">
<i>mac7</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 7 Address.</dd>
<dt id="dt:mac8">
<i>mac8</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 8 Address.</dd>
<dt id="dt:mac9">
<i>mac9</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 9 Address.</dd>
<dt id="dt:mac10">
<i>mac10</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 10 Address.</dd>
<dt id="dt:mac11">
<i>mac11</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 11 Address.</dd>
<dt id="dt:mac12">
<i>mac12</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 12 Address.</dd>
<dt id="dt:mac13">
<i>mac13</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 13 Address.</dd>
<dt id="dt:mac14">
<i>mac14</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 14 Address.</dd>
<dt id="dt:mac15">
<i>mac15</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{6}]</code>
<br>MAC 15 Address.</dd>
<dt id="dt:receive_rules_control">
<i>receive_rules_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>Unknown</code>
<br>List of 16 receive rules control registers</dd>
<dt id="dt:receive_rules_value">
<i>receive_rules_value</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>Unknown</code>
<br>List of 16 receive rules value/mask registers</dd>
<dt id="dt:general_mailbox">
<i>general_mailbox</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>Unknown</code>
<br>List of 8 general mailbox registers</dd>
<dt id="dt:rx_return_ring_consumer_idx">
<i>rx_return_ring_consumer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>Unknown</code>
<br>List of 16 return ring consumer index registers</dd>
<dt id="dt:send_host_ring_producer_idx">
<i>send_host_ring_producer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>Unknown</code>
<br>List of 16 send host ring producer index registers</dd>
<dt id="dt:send_nic_ring_producer_idx">
<i>send_nic_ring_producer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>Unknown</code>
<br>List of 16 send NIC ring producer index registers</dd>
<dt id="dt:rx_return_ring_producer_idx">
<i>rx_return_ring_producer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>Unknown</code>
<br>List of 16 return ring producer index registers</dd>
<dt id="dt:send_ring_consumer_idx">
<i>send_ring_consumer_idx</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>Unknown</code>
<br>List of 16 send ring consumer index registers</dd>
</dl>
<h3 id="provided-by">
<a href="#provided-by">Provided By</a>
</h3>
<a href="mod.BCM5703C.html">BCM5703C</a>
</section>
<div class="chain">
<a href="rm-class-AT24Cxxx.html">AT24Cxxx</a>
<a href="rm-class-BCM5704C.html">BCM5704C</a>
</div>