<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="ADC0" id="ADC0">
  
  
  <register acronym="ADC0_REVISION" description="Revision Register" id="ADC0_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description=" Scheme value" end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Always read as 0. [[br]]Writes have no affect." end="28" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" Function value" end="16" id="FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description=" RTL Version value" end="11" id="R_RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Major Revision value" end="8" id="X_MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description=" Custom Revision value" end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Minor Revision value" end="0" id="Y_MINOR" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="ADC0_SYSCONFIG" description="SysConfig Register" id="ADC0_SYSCONFIG" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description=" " end="2" id="IDLEMODE" rwaccess="RW" width="2">
    <bitenum description="Smart Idle with Wakeup" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Smart-Idle Mode" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="No Idle Mode (never acknowledges)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Force Idle (always acknowledges)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" " end="0" id="RESERVED_2" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC0_IRQSTS_RAW" description="IRQ status (unmasked)" id="ADC0_IRQSTS_RAW" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" " end="10" id="PEN_IRQ_SYNCHRONIZED" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" " end="9" id="PEN_UP_EVT" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" " end="8" id="OUT_OF_RANGE" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="FIFO1_UNDERFLOW" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" " end="6" id="FIFO1_OVERRUN" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" " end="5" id="FIFO1_THR" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" " end="4" id="FIFO0_UNDERFLOW" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="FIFO0_OVERRUN" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" " end="2" id="FIFO0_THR" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" " end="1" id="END_OF_SEQUENCE" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" " end="0" id="HW_PEN_EVT_ASYNCHRONOUS" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Set event (debug)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_IRQSTS" description="IRQ status (masked)" id="ADC0_IRQSTS" offset="0x28" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" " end="10" id="HW_PEN_EVT_SYNCHRONOUS" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" " end="9" id="PEN_UP_EVT" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" " end="8" id="OUT_OF_RANGE" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="FIFO1_UNDERFLOW" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" " end="6" id="FIFO1_OVERRUN" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" " end="5" id="FIFO1_THR" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" " end="4" id="FIFO0_UNDERFLOW" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="FIFO0_OVERRUN" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" " end="2" id="FIFO0_THR" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" " end="1" id="END_OF_SEQUENCE" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" " end="0" id="HW_PEN_EVT_ASYNCHRONOUS" rwaccess="RW" width="1">
    <bitenum description="Event pending" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Clear (raw) event" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_IRQEN_SET" description="IRQ enable set bits" id="ADC0_IRQEN_SET" offset="0x2C" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" " end="10" id="HW_PEN_EVT_SYNCHRONOUS" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" " end="9" id="PEN_UP_EVT" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" " end="8" id="OUT_OF_RANGE" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="FIFO1_UNDERFLOW" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" " end="6" id="FIFO1_OVERRUN" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" " end="5" id="FIFO1_THR" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" " end="4" id="FIFO0_UNDERFLOW" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="FIFO0_OVERRUN" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" " end="2" id="FIFO0_THR" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" " end="1" id="END_OF_SEQUENCE" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" " end="0" id="HW_PEN_EVT_ASYNCHRONOUS" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_IRQEN_CLR" description="IRQ enable clear bits" id="ADC0_IRQEN_CLR" offset="0x30" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" " end="10" id="HW_PEN_EVT_SYNCHRONOUS" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" " end="9" id="PEN_UP_EVT" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" " end="8" id="OUT_OF_RANGE" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="FIFO1_UNDERFLOW" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" " end="6" id="FIFO1_OVERRUN" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" " end="5" id="FIFO1_THR" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" " end="4" id="FIFO0_UNDERFLOW" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="FIFO0_OVERRUN" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" " end="2" id="FIFO0_THR" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" " end="1" id="END_OF_SEQUENCE" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" " end="0" id="HW_PEN_EVT_ASYNCHRONOUS" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_IRQWAKEUP" description="IRQ wakeup enable" id="ADC0_IRQWAKEUP" offset="0x34" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description=" Wakeup generation for HW Pen event." end="0" id="WAKEEN0" rwaccess="RW" width="1">
    <bitenum description="Wakeup enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Wakeup disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_DMAEN_SET" description="Per-Line DMA set" id="ADC0_DMAEN_SET" offset="0x38" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description=" Enable DMA request FIFO 1." end="1" id="EN_1" rwaccess="RW" width="1">
    <bitenum description="Enable DMA line" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="DMA line enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="DMA line disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Enable DMA request FIFO 0. [[br]] " end="0" id="EN_0" rwaccess="RW" width="1">
    <bitenum description="Enable DMA line" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="DMA line enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="DMA line disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_DMAEN_CLR" description="Per-Line DMA clr" id="ADC0_DMAEN_CLR" offset="0x3C" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description=" Disable DMA request FIFO 1. [[br]] " end="1" id="EN_1" rwaccess="RW" width="1">
    <bitenum description="Disable DMA line" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="DMA line enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="DMA line disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Disable DMA request FIFO 0. [[br]] " end="0" id="EN_0" rwaccess="RW" width="1">
    <bitenum description="Disable DMA line" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="DMA line enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="DMA line disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_CTRL" description="Control Register" id="ADC0_CTRL" offset="0x40" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" " end="9" id="HW_PREEMPT" rwaccess="RW" width="1">
    <bitenum description="SW steps are pre-empted by HW events" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SW steps are not pre-empted by HW events" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" " end="8" id="HW_EVT_MAPPING" rwaccess="RW" width="1">
    <bitenum description="Map HW event to HW event input" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Map HW event to Pen touch irq (from AFE)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="TOUCH_SCREEN_EN" rwaccess="RW" width="1">
    <bitenum description="Touchscreen transistors enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Touchscreen transistors disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" These two bits are sent directly to the AFE Pen Ctrl inputs. [[br]]Bit 6 controls the Wiper touch (5 wire modes). [[br]]Bit 5 controls the X+ touch (4 wire modes). [[br]]User also needs to make sure the ground path is connected properly for pen interrupt to occur (using the StepConfig registers). [[br]]Refer to section 4 interrupts for more information." end="5" id="AFE_PEN_CTRL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" ADC Power Down control." end="4" id="POWER_DOWN" rwaccess="RW" width="1">
    <bitenum description="Write 1 to power down AFE (the tsc_adc_ss enable (bit 0) should also be set to off)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="AFE is powered up (default)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Select Bias to AFE. [[br]]0 = Internal. [[br]]1 = Reserved." end="3" id="ADC_BIAS_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" StepConfig_WriteProtect_n is active low." end="2" id="STEPCONFIG_WRITEPROTECT_N" rwaccess="RW" width="1">
    <bitenum description="Step configuration registers are not protected (writable)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Step configuration registers are protected (not writable)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Writing 1 to this bit will store the Step ID number with the captured ADC data in the FIFO." end="1" id="STEP_ID_TAG" rwaccess="RW" width="1">
    <bitenum description="Store the channel ID tag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Write zeroes" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" TSC_ADC_SS module enable bit. [[br]]After programming all the steps and configuration registers, write a 1 to this bit to turn on TSC_ADC_SS. [[br]]Writing a 0 will disable the module (after the current conversion). " end="0" id="EN" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_ADCSTAT" description="General Status bits for Sequencer Status" id="ADC0_ADCSTAT" offset="0x44" width="32">
    
  <bitfield begin="31" description=" -" end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" PEN_IRQ[1] status" end="7" id="PEN_IRQ1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" PEN_IRQ[0] status" end="6" id="PEN_IRQ0" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description=" Status of OCP FSM and ADC FSM. [[br]] " end="5" id="FSM_BUSY" rwaccess="R" width="1">
    <bitenum description="Busy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Idle" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Encoded values:" end="0" id="STEP_ID" rwaccess="R" width="5">
    <bitenum description="Charge" id="en_18_0x11" token="en_18_0x11" value="0x11"></bitenum>
    <bitenum description="Idle" id="en_17_0x10" token="en_17_0x10" value="0x10"></bitenum>
    <bitenum description="Step 16" id="en_16_0xF" token="en_16_0xF" value="0xF"></bitenum>
    <bitenum description="Step 15" id="en_15_0xE" token="en_15_0xE" value="0xE"></bitenum>
    <bitenum description="Step 14" id="en_14_0xD" token="en_14_0xD" value="0xD"></bitenum>
    <bitenum description="Step 13" id="en_13_0xC" token="en_13_0xC" value="0xC"></bitenum>
    <bitenum description="Step 12" id="en_12_0xB" token="en_12_0xB" value="0xB"></bitenum>
    <bitenum description="Step 11" id="en_11_0xA" token="en_11_0xA" value="0xA"></bitenum>
    <bitenum description="Step 10" id="en_10_0x9" token="en_10_0x9" value="0x9"></bitenum>
    <bitenum description="Step 9" id="en_9_0x8" token="en_9_0x8" value="0x8"></bitenum>
    <bitenum description="Step 8" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Step 7" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Step 6" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Step 5" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Step 4" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Step 3" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Step 2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Step 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ADC0_ADCRANGE" description="High and Low Range Threshold for ADC Range Check" id="ADC0_ADCRANGE" offset="0x48" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" Sampled ADC data is compared to this value. [[br]]If the sampled data is greater than the value, then an interrupt is generated." end="16" id="HIGH_RANGE_DATA" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description=" Reserved." end="12" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Sampled ADC data is compared to this value. [[br]]If the sampled data is less than the value, then an interrupt is generated." end="0" id="LOW_RANGE_DATA" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="ADC0_ADC_CLKDIV" description="ADC clock divider register" id="ADC0_ADC_CLKDIV" offset="0x4C" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" The input ADC clock will be divided by this value and sent to the AFE. [[br]]Program to the value minus 1" end="0" id="ADC_CLKDIV" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="ADC0_ADC_MISC" description="AFE misc debug" id="ADC0_ADC_MISC" offset="0x50" width="32">
    
  <bitfield begin="31" description=" RESERVED." end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" Connected to AFE Spare Output pins. [[br]]Reserved in normal operation." end="4" id="AFE_SPARE_OUTPUT" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description=" Connected to AFE Spare Input pins. [[br]]Reserved in normal operation." end="0" id="AFE_SPARE_INPUT" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ADC0_STEPEN" description="Step Enable" id="ADC0_STEPEN" offset="0x54" width="32">
    
  <bitfield begin="31" description=" RESERVED." end="17" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description=" Enable step 16" end="16" id="STEP16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" Enable step 15" end="15" id="STEP15" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description=" Enable step 14" end="14" id="STEP14" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" Enable step 13" end="13" id="STEP13" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Enable step 12" end="12" id="STEP12" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Enable step 11" end="11" id="STEP11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" Enable step 10" end="10" id="STEP10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Enable step 9" end="9" id="STEP9" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Enable step 8" end="8" id="STEP8" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Enable step 7" end="7" id="STEP7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" Enable step 6" end="6" id="STEP6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" Enable step 5" end="5" id="STEP5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Enable step 4" end="4" id="STEP4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Enable step 3" end="3" id="STEP3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Enable step  2" end="2" id="STEP2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enable step  1" end="1" id="STEP1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enable TS Charge step" end="0" id="TS_CHARGE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC0_IDLECONFIG" description="Idle Step configuration" id="ADC0_IDLECONFIG" offset="0x58" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]] " end="25" id="DIFF_CNTRL" rwaccess="RW" width="1">
    <bitenum description="Differential Pair Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Single Ended" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins SW configuration." end="23" id="SEL_RFM_SWC" rwaccess="RW" width="2">
    <bitenum description="VREFN" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="YNLR" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="XNUR" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="VSSA_ADC" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins SW configuration. [[br]]Note values 1xxx (binary) = VREFN. " end="19" id="SEL_INP_SWC" rwaccess="RW" width="4">
    <bitenum description="VREFN" id="en_9_0x8" token="en_9_0x8" value="0x8"></bitenum>
    <bitenum description="Channel 8" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Channel 7" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Channel 6" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Channel 5" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Channel 4" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Channel 3" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Channel 2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Channel 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]Note all values 1xxx (binary) = VREFN. " end="15" id="SEL_INM_SWM" rwaccess="RW" width="4">
    <bitenum description="VREFN" id="en_9_0x8" token="en_9_0x8" value="0x8"></bitenum>
    <bitenum description="Channel 8" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Channel 7" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Channel 6" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Channel 5" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Channel 4" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Channel 3" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Channel 2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Channel 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins SW configuration. [[br]]Note all values 1xx (binary) = Reserved. " end="12" id="SEL_RFP_SWC" rwaccess="RW" width="3">
    <bitenum description="VREFP" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="YPLL" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="XPUL" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="VDDA_ADC" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" WPNSW pin SW configuration" end="11" id="WPNSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" YPNSW pin SW configuration" end="10" id="YPNSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" XNPSW pin SW  configuration" end="9" id="XNPSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" YNNSW pin SW configuration" end="8" id="YNNSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" YPPSW pin SW configuration" end="7" id="YPPSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" XNNSW pin SW configuration" end="6" id="XNNSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" XPPSW pin SW configuration" end="5" id="XPPSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" " end="0" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="ADC0_TS_CHARGE_STEPCONFIG" description="TS Charge StepConfiguration" id="ADC0_TS_CHARGE_STEPCONFIG" offset="0x5C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]] " end="25" id="DIFF_CNTRL" rwaccess="RW" width="1">
    <bitenum description="Differential Pair Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Single Ended" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins SW configuration." end="23" id="SEL_RFM_SWC" rwaccess="RW" width="2">
    <bitenum description="VREFN" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="YNLR" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="XNUR" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="VSSA_ADC" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins SW configuration. [[br]]Note all values 1xxx (binary) = VREFN. " end="19" id="SEL_INP_SWC" rwaccess="RW" width="4">
    <bitenum description="VREFN" id="en_9_0x8" token="en_9_0x8" value="0x8"></bitenum>
    <bitenum description="Channel 8" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Channel 7" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Channel 6" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Channel 5" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Channel 4" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Channel 3" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Channel 2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Channel 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]Note all values 1xxx (binary) = VREFN. " end="15" id="SEL_INM_SWM" rwaccess="RW" width="4">
    <bitenum description="VREFN" id="en_9_0x8" token="en_9_0x8" value="0x8"></bitenum>
    <bitenum description="Channel 8" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Channel 7" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Channel 6" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Channel 5" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Channel 4" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Channel 3" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Channel 2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Channel 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins SW configuration. [[br]]Note all values 1xx (binary) = INTREF. " end="12" id="SEL_RFP_SWC" rwaccess="RW" width="3">
    <bitenum description="INTREF" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="VREFP" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="YPLL" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="XPUL" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="VDDA_ADC" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" WPNSW pin SW configuration" end="11" id="WPNSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" YPNSW pin SW configuration" end="10" id="YPNSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" XNPSW pin SW configuration" end="9" id="XNPSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" YNNSW pin SW configuration" end="8" id="YNNSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" YPPSW pin SW configuration" end="7" id="YPPSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" XNNSW pin SW configuration" end="6" id="XNNSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" XPPSW pin SW configuration" end="5" id="XPPSW_SWC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" " end="0" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="ADC0_TS_CHARGE_DELAY" description="TS Charge Delay Register" id="ADC0_TS_CHARGE_DELAY" offset="0x60" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description=" Program the # of ADC clock cycles to wait between applying the step configuration registers and going back to the IDLE state. [[br]](Value must be greater than 0.)" end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC0_STEPCONFIG_0" description="" id="ADC0_STEPCONFIG_0" offset="0x64" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_0" description="" id="ADC0_STEPDELAY_0" offset="0x68" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_1" description="" id="ADC0_STEPCONFIG_1" offset="0x6C" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_1" description="" id="ADC0_STEPDELAY_1" offset="0x70" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_2" description="" id="ADC0_STEPCONFIG_2" offset="0x74" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_2" description="" id="ADC0_STEPDELAY_2" offset="0x78" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_3" description="" id="ADC0_STEPCONFIG_3" offset="0x7C" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_3" description="" id="ADC0_STEPDELAY_3" offset="0x80" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_4" description="" id="ADC0_STEPCONFIG_4" offset="0x84" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_4" description="" id="ADC0_STEPDELAY_4" offset="0x88" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_5" description="" id="ADC0_STEPCONFIG_5" offset="0x8C" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_5" description="" id="ADC0_STEPDELAY_5" offset="0x90" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_6" description="" id="ADC0_STEPCONFIG_6" offset="0x94" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_6" description="" id="ADC0_STEPDELAY_6" offset="0x98" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_7" description="" id="ADC0_STEPCONFIG_7" offset="0x9C" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_7" description="" id="ADC0_STEPDELAY_7" offset="0xA0" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_8" description="" id="ADC0_STEPCONFIG_8" offset="0xA4" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_8" description="" id="ADC0_STEPDELAY_8" offset="0xA8" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_9" description="" id="ADC0_STEPCONFIG_9" offset="0xAC" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_9" description="" id="ADC0_STEPDELAY_9" offset="0xB0" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_10" description="" id="ADC0_STEPCONFIG_10" offset="0xB4" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_10" description="" id="ADC0_STEPDELAY_10" offset="0xB8" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_11" description="" id="ADC0_STEPCONFIG_11" offset="0xBC" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_11" description="" id="ADC0_STEPDELAY_11" offset="0xC0" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_12" description="" id="ADC0_STEPCONFIG_12" offset="0xC4" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_12" description="" id="ADC0_STEPDELAY_12" offset="0xC8" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_13" description="" id="ADC0_STEPCONFIG_13" offset="0xCC" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_13" description="" id="ADC0_STEPDELAY_13" offset="0xD0" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_14" description="" id="ADC0_STEPCONFIG_14" offset="0xD4" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_14" description="" id="ADC0_STEPDELAY_14" offset="0xD8" width="32"></register>
  
  
  <register acronym="ADC0_STEPCONFIG_15" description="" id="ADC0_STEPCONFIG_15" offset="0xDC" width="32"></register>
  
  
  <register acronym="ADC0_STEPDELAY_15" description="" id="ADC0_STEPDELAY_15" offset="0xE0" width="32"></register>
  
  
  <register acronym="ADC0_FIFOCOUNT_0" description="" id="ADC0_FIFOCOUNT_0" offset="0xE4" width="32"></register>
  
  
  <register acronym="ADC0_FIFOTHR_0" description="" id="ADC0_FIFOTHR_0" offset="0xE8" width="32"></register>
  
  
  <register acronym="ADC0_DMAREQ_0" description="" id="ADC0_DMAREQ_0" offset="0xEC" width="32"></register>
  
  
  <register acronym="ADC0_FIFOCOUNT_1" description="" id="ADC0_FIFOCOUNT_1" offset="0xF0" width="32"></register>
  
  
  <register acronym="ADC0_FIFOTHR_1" description="" id="ADC0_FIFOTHR_1" offset="0xF4" width="32"></register>
  
  
  <register acronym="ADC0_DMAREQ_1" description="" id="ADC0_DMAREQ_1" offset="0xF8" width="32"></register>
  
  
  <register acronym="ADC0_FIFO0DATA" description="ADC_ FIFO0 _READ Data" id="ADC0_FIFO0DATA" offset="0x100" width="32">
    
  <bitfield begin="31" description=" RESERVED." end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Optional ID tag of channel that captured the data. [[br]]If tag option is disabled, these bits will be 0." end="16" id="ADCCHNLID" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" 12 bit sampled ADC converted data value stored in FIFO 0." end="0" id="ADCDATA" rwaccess="R" width="12"></bitfield>
  </register>
  
  
  <register acronym="ADC0_FIFO1DATA" description="ADC FIFO1_READ Data" id="ADC0_FIFO1DATA" offset="0x200" width="32">
    
  <bitfield begin="31" description=" RESERVED" end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Optional ID tag of channel that captured the data. [[br]]If tag option is disabled, these bits will be 0." end="16" id="ADCCHNLID" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="15" description=" RESERVED" end="12" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" 12 bit sampled ADC converted data value stored in FIFO 1." end="0" id="ADCDATA" rwaccess="R" width="12"></bitfield>
  </register>
</module>
