INFO: [VRFC 10-2263] Analyzing Verilog file "C:/conger/YONGA/verilog/vivado/testbench_ornegi/testbench_ornegi.srcs/sources_1/new/testbench_ornegi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-311] analyzing module arbiter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/conger/YONGA/verilog/vivado/testbench_ornegi/testbench_ornegi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
