<?xml version="1.0" encoding="UTF-8"?>
<module id="R4_SYS2" HW_revision="" XML_version="1" description="R4 System Registers Second Frame">
   
<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename: Hercules_SYS2_spec_4.0.1.xml                  -->
<!-- Version: 1.0                                          -->


   <register id="PLLCTL3" acronym="PLLCTL3" offset="0x00" width="32" description="PLL Control Register 3 ">
   </register>

   <register id="STCCLKDIV" acronym="STCCLKDIV" offset="0x08" width="32" description="CPU Logic BIST Clock Divider ">
   </register>
   
</module>
