###############################################################
#  Generated by:      Cadence Innovus 17.10-b016_1
#  OS:                Linux x86_64(Host ID vlsj-vinita)
#  Generated on:      Wed May 10 14:53:50 2017
#  Design:            DTMF_CHIP
#  Command:           defOut -floorplan -noStdCells DTMF_CHIP_io.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN DTMF_CHIP ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 235.620 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1019.585 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 235.200 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1011.360 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2509170 2492720 ) ;

ROW CORE_ROW_0 tsm3site 471240 470400 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_1 tsm3site 471240 480480 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_2 tsm3site 471240 490560 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_3 tsm3site 471240 500640 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_4 tsm3site 471240 510720 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_5 tsm3site 471240 520800 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_6 tsm3site 471240 530880 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_7 tsm3site 471240 540960 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_8 tsm3site 471240 551040 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_9 tsm3site 471240 561120 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_10 tsm3site 471240 571200 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_11 tsm3site 471240 581280 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_12 tsm3site 471240 591360 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_13 tsm3site 471240 601440 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_14 tsm3site 471240 611520 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_15 tsm3site 471240 621600 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_16 tsm3site 471240 631680 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_17 tsm3site 471240 641760 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_18 tsm3site 471240 651840 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_19 tsm3site 471240 661920 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_20 tsm3site 471240 672000 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_21 tsm3site 471240 682080 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_22 tsm3site 471240 692160 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_23 tsm3site 471240 702240 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_24 tsm3site 471240 712320 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_25 tsm3site 471240 722400 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_26 tsm3site 471240 732480 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_27 tsm3site 471240 742560 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_28 tsm3site 471240 752640 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_29 tsm3site 471240 762720 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_30 tsm3site 471240 772800 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_31 tsm3site 471240 782880 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_32 tsm3site 471240 792960 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_33 tsm3site 471240 803040 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_34 tsm3site 471240 813120 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_35 tsm3site 471240 823200 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_36 tsm3site 471240 833280 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_37 tsm3site 471240 843360 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_38 tsm3site 471240 853440 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_39 tsm3site 471240 863520 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_40 tsm3site 471240 873600 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_41 tsm3site 471240 883680 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_42 tsm3site 471240 893760 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_43 tsm3site 471240 903840 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_44 tsm3site 471240 913920 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_45 tsm3site 471240 924000 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_46 tsm3site 471240 934080 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_47 tsm3site 471240 944160 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_48 tsm3site 471240 954240 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_49 tsm3site 471240 964320 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_50 tsm3site 471240 974400 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_51 tsm3site 471240 984480 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_52 tsm3site 471240 994560 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_53 tsm3site 471240 1004640 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_54 tsm3site 471240 1014720 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_55 tsm3site 471240 1024800 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_56 tsm3site 471240 1034880 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_57 tsm3site 471240 1044960 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_58 tsm3site 471240 1055040 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_59 tsm3site 471240 1065120 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_60 tsm3site 471240 1075200 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_61 tsm3site 471240 1085280 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_62 tsm3site 471240 1095360 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_63 tsm3site 471240 1105440 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_64 tsm3site 471240 1115520 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_65 tsm3site 471240 1125600 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_66 tsm3site 471240 1135680 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_67 tsm3site 471240 1145760 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_68 tsm3site 471240 1155840 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_69 tsm3site 471240 1165920 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_70 tsm3site 471240 1176000 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_71 tsm3site 471240 1186080 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_72 tsm3site 471240 1196160 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_73 tsm3site 471240 1206240 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_74 tsm3site 471240 1216320 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_75 tsm3site 471240 1226400 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_76 tsm3site 471240 1236480 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_77 tsm3site 471240 1246560 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_78 tsm3site 471240 1256640 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_79 tsm3site 471240 1266720 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_80 tsm3site 471240 1276800 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_81 tsm3site 471240 1286880 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_82 tsm3site 471240 1296960 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_83 tsm3site 471240 1307040 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_84 tsm3site 471240 1317120 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_85 tsm3site 471240 1327200 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_86 tsm3site 471240 1337280 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_87 tsm3site 471240 1347360 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_88 tsm3site 471240 1357440 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_89 tsm3site 471240 1367520 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_90 tsm3site 471240 1377600 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_91 tsm3site 471240 1387680 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_92 tsm3site 471240 1397760 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_93 tsm3site 471240 1407840 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_94 tsm3site 471240 1417920 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_95 tsm3site 471240 1428000 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_96 tsm3site 471240 1438080 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_97 tsm3site 471240 1448160 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_98 tsm3site 471240 1458240 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_99 tsm3site 471240 1468320 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_100 tsm3site 471240 1478400 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_101 tsm3site 471240 1488480 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_102 tsm3site 471240 1498560 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_103 tsm3site 471240 1508640 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_104 tsm3site 471240 1518720 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_105 tsm3site 471240 1528800 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_106 tsm3site 471240 1538880 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_107 tsm3site 471240 1548960 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_108 tsm3site 471240 1559040 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_109 tsm3site 471240 1569120 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_110 tsm3site 471240 1579200 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_111 tsm3site 471240 1589280 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_112 tsm3site 471240 1599360 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_113 tsm3site 471240 1609440 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_114 tsm3site 471240 1619520 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_115 tsm3site 471240 1629600 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_116 tsm3site 471240 1639680 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_117 tsm3site 471240 1649760 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_118 tsm3site 471240 1659840 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_119 tsm3site 471240 1669920 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_120 tsm3site 471240 1680000 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_121 tsm3site 471240 1690080 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_122 tsm3site 471240 1700160 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_123 tsm3site 471240 1710240 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_124 tsm3site 471240 1720320 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_125 tsm3site 471240 1730400 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_126 tsm3site 471240 1740480 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_127 tsm3site 471240 1750560 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_128 tsm3site 471240 1760640 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_129 tsm3site 471240 1770720 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_130 tsm3site 471240 1780800 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_131 tsm3site 471240 1790880 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_132 tsm3site 471240 1800960 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_133 tsm3site 471240 1811040 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_134 tsm3site 471240 1821120 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_135 tsm3site 471240 1831200 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_136 tsm3site 471240 1841280 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_137 tsm3site 471240 1851360 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_138 tsm3site 471240 1861440 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_139 tsm3site 471240 1871520 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_140 tsm3site 471240 1881600 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_141 tsm3site 471240 1891680 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_142 tsm3site 471240 1901760 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_143 tsm3site 471240 1911840 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_144 tsm3site 471240 1921920 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_145 tsm3site 471240 1932000 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_146 tsm3site 471240 1942080 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_147 tsm3site 471240 1952160 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_148 tsm3site 471240 1962240 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_149 tsm3site 471240 1972320 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_150 tsm3site 471240 1982400 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_151 tsm3site 471240 1992480 N DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_152 tsm3site 471240 2002560 FS DO 1187 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_153 tsm3site 471240 2012640 N DO 1187 BY 1 STEP 1320 0
 ;

TRACKS Y 560 DO 2226 STEP 1120 LAYER Metal6 ;
TRACKS X 2640 DO 1266 STEP 1980 LAYER Metal6 ;
TRACKS X 660 DO 1901 STEP 1320 LAYER Metal5 ;
TRACKS Y 560 DO 2226 STEP 1120 LAYER Metal5 ;
TRACKS Y 560 DO 2226 STEP 1120 LAYER Metal4 ;
TRACKS X 660 DO 1901 STEP 1320 LAYER Metal4 ;
TRACKS X 660 DO 1901 STEP 1320 LAYER Metal3 ;
TRACKS Y 560 DO 2226 STEP 1120 LAYER Metal3 ;
TRACKS Y 560 DO 2226 STEP 1120 LAYER Metal2 ;
TRACKS X 660 DO 1901 STEP 1320 LAYER Metal2 ;
TRACKS X 660 DO 1901 STEP 1320 LAYER Metal1 ;
TRACKS Y 560 DO 2226 STEP 1120 LAYER Metal1 ;

GCELLGRID X 2508660 DO 2 STEP 510 ;
GCELLGRID X 660 DO 191 STEP 13200 ;
GCELLGRID X 0 DO 2 STEP 660 ;
GCELLGRID Y 2486960 DO 2 STEP 5760 ;
GCELLGRID Y 560 DO 223 STEP 11200 ;
GCELLGRID Y 0 DO 2 STEP 560 ;

COMPONENTS 75 ;
- IOPADS_INST/Pibiasip PDIDGZ + FIXED ( 0 934260 ) E
 ;
- IOPADS_INST/Ppllrstip PDIDGZ + FIXED ( 0 1297060 ) E
 ;
- IOPADS_INST/Prefclkip PDIDGZ + FIXED ( 0 1206360 ) E
 ;
- IOPADS_INST/Pintip PDIDGZ + FIXED ( 0 1569170 ) E
 ;
- IOPADS_INST/Presetip PDIDGZ + FIXED ( 0 1750590 ) E
 ;
- IOPADS_INST/Pspidip PDIDGZ + FIXED ( 0 1841300 ) E
 ;
- IOPADS_INST/Pspifsip PDIDGZ + FIXED ( 0 1932010 ) E
 ;
- IOPADS_INST/Ptestmdip PDIDGZ + FIXED ( 0 662130 ) E
 ;
- IOPADS_INST/Pscanin2ip PDIDGZ + FIXED ( 1581070 2022720 ) S
 ;
- IOPADS_INST/Pscanin1ip PDIDGZ + FIXED ( 0 1387760 ) E
 ;
- IOPADS_INST/Pscanckip PDIDGZ + FIXED ( 0 480710 ) E
 ;
- IOPADS_INST/Pscanenip PDIDGZ + FIXED ( 0 571420 ) E
 ;
- IOPADS_INST/Ptdspip00 PDIDGZ + FIXED ( 563600 0 ) N
 ;
- IOPADS_INST/Ptdspip01 PDIDGZ + FIXED ( 824000 0 ) N
 ;
- IOPADS_INST/Ptdspip02 PDIDGZ + FIXED ( 997600 0 ) N
 ;
- IOPADS_INST/Ptdspip03 PDIDGZ + FIXED ( 1171190 0 ) N
 ;
- IOPADS_INST/Ptdspip04 PDIDGZ + FIXED ( 1344770 0 ) N
 ;
- IOPADS_INST/Ptdspip05 PDIDGZ + FIXED ( 1691970 0 ) N
 ;
- IOPADS_INST/Ptdspip06 PDIDGZ + FIXED ( 1865570 0 ) N
 ;
- IOPADS_INST/Ptdspip07 PDIDGZ + FIXED ( 2039170 492050 ) W
 ;
- IOPADS_INST/Ptdspip08 PDIDGZ + FIXED ( 2039170 1920670 ) W
 ;
- IOPADS_INST/Ptdspip09 PDIDGZ + FIXED ( 1855930 2022720 ) S
 ;
- IOPADS_INST/Ptdspip10 PDIDGZ + FIXED ( 1489450 2022720 ) S
 ;
- IOPADS_INST/Ptdspip11 PDIDGZ + FIXED ( 1306210 2022720 ) S
 ;
- IOPADS_INST/Ptdspip12 PDIDGZ + FIXED ( 1122970 2022720 ) S
 ;
- IOPADS_INST/Ptdspip13 PDIDGZ + FIXED ( 939730 2022720 ) S
 ;
- IOPADS_INST/Ptdspip14 PDIDGZ + FIXED ( 664870 2022720 ) S
 ;
- IOPADS_INST/Ptdspip15 PDIDGZ + FIXED ( 481630 2022720 ) S
 ;
- IOPADS_INST/Pvcomop PDO04CDG + FIXED ( 0 1024960 ) E
 ;
- IOPADS_INST/Pscanout2op PDO04CDG + FIXED ( 1518370 0 ) N
 ;
- IOPADS_INST/Pscanout1op PDO04CDG + FIXED ( 2039170 798200 ) W
 ;
- IOPADS_INST/Pvcopop PDO04CDG + FIXED ( 0 1115660 ) E
 ;
- IOPADS_INST/Ptdigop0 PDO04CDG + FIXED ( 2039170 900240 ) W
 ;
- IOPADS_INST/Ptdigop1 PDO04CDG + FIXED ( 2039170 1002280 ) W
 ;
- IOPADS_INST/Ptdigop2 PDO04CDG + FIXED ( 2039170 1104320 ) W
 ;
- IOPADS_INST/Ptdigop3 PDO04CDG + FIXED ( 2039170 1206360 ) W
 ;
- IOPADS_INST/Ptdigop4 PDO04CDG + FIXED ( 2039170 1308400 ) W
 ;
- IOPADS_INST/Ptdigop5 PDO04CDG + FIXED ( 2039170 1410440 ) W
 ;
- IOPADS_INST/Ptdigop6 PDO04CDG + FIXED ( 2039170 1512480 ) W
 ;
- IOPADS_INST/Ptdigop7 PDO04CDG + FIXED ( 2039170 1716570 ) W
 ;
- IOPADS_INST/Ptdigfgop PDO04CDG + FIXED ( 2039170 594100 ) W
 ;
- IOPADS_INST/Ptdspop00 PDO04CDG + FIXED ( 476800 0 ) N
 ;
- IOPADS_INST/Ptdspop01 PDO04CDG + FIXED ( 650400 0 ) N
 ;
- IOPADS_INST/Ptdspop02 PDO04CDG + FIXED ( 910800 0 ) N
 ;
- IOPADS_INST/Ptdspop03 PDO04CDG + FIXED ( 1084400 0 ) N
 ;
- IOPADS_INST/Ptdspop04 PDO04CDG + FIXED ( 1257980 0 ) N
 ;
- IOPADS_INST/Ptdspop05 PDO04CDG + FIXED ( 1431570 0 ) N
 ;
- IOPADS_INST/Ptdspop06 PDO04CDG + FIXED ( 1778770 0 ) N
 ;
- IOPADS_INST/Ptdspop07 PDO04CDG + FIXED ( 1952370 0 ) N
 ;
- IOPADS_INST/Ptdspop08 PDO04CDG + FIXED ( 2039170 1818620 ) W
 ;
- IOPADS_INST/Ptdspop09 PDO04CDG + FIXED ( 1947550 2022720 ) S
 ;
- IOPADS_INST/Ptdspop10 PDO04CDG + FIXED ( 1764310 2022720 ) S
 ;
- IOPADS_INST/Ptdspop11 PDO04CDG + FIXED ( 1397830 2022720 ) S
 ;
- IOPADS_INST/Ptdspop12 PDO04CDG + FIXED ( 1214590 2022720 ) S
 ;
- IOPADS_INST/Ptdspop13 PDO04CDG + FIXED ( 1031350 2022720 ) S
 ;
- IOPADS_INST/Ptdspop14 PDO04CDG + FIXED ( 848110 2022720 ) S
 ;
- IOPADS_INST/Ptdspop15 PDO04CDG + FIXED ( 573250 2022720 ) S
 ;
- IOPADS_INST/Pcornerlr PCORNERDG + FIXED ( 2039170 0 ) W
 ;
- IOPADS_INST/Pcornerll PCORNERDG + FIXED ( 0 0 ) N
 ;
- IOPADS_INST/Pcornerur PCORNERDG + FIXED ( 2039170 2022720 ) S
 ;
- IOPADS_INST/Pcornerul PCORNERDG + FIXED ( 0 2022720 ) E
 ;
- IOPADS_INST/Pavss0 PVSS1DGZ + FIXED ( 0 843550 ) E
 ;
- IOPADS_INST/Pavdd0 PVDD1DGZ + FIXED ( 0 1478460 ) E
 ;
- IOPADS_INST/Pvdd3 PVDD1DGZ + FIXED ( 0 1659880 ) E
 ;
- IOPADS_INST/Pvdd2 PVDD1DGZ + FIXED ( 1672690 2022720 ) S
 ;
- IOPADS_INST/Pvdd1 PVDD1DGZ + FIXED ( 2039170 696150 ) W
 ;
- IOPADS_INST/Pvdd0 PVDD1DGZ + FIXED ( 737200 0 ) N
 ;
- IOPADS_INST/Pvss3 PVSS1DGZ + FIXED ( 756490 2022720 ) S
 ;
- IOPADS_INST/Pvss2 PVSS1DGZ + FIXED ( 0 752840 ) E
 ;
- IOPADS_INST/Pvss1 PVSS1DGZ + FIXED ( 2039170 1614520 ) W
 ;
- IOPADS_INST/Pvss0 PVSS1DGZ + FIXED ( 1605170 0 ) N
 ;
- DTMF_INST/PLLCLK_INST pllclk
 ;
- DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST ram_128x16A
 ;
- DTMF_INST/ARB_INST/ROM_512x16_0_INST rom_512x16A
 ;
- DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST ram_256x16A
 ;
END COMPONENTS

PINS 57 ;
- tdigit[7] + NET tdigit[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- tdigit[6] + NET tdigit[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- tdigit[5] + NET tdigit[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- tdigit[4] + NET tdigit[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- tdigit[3] + NET tdigit[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- tdigit[2] + NET tdigit[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- tdigit[1] + NET tdigit[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- tdigit[0] + NET tdigit[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- tdigit_flag + NET tdigit_flag + DIRECTION OUTPUT + USE SIGNAL
 ;
- reset + NET reset + DIRECTION INPUT + USE SIGNAL
 ;
- int + NET int + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_out[15] + NET port_pad_data_out[15] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[14] + NET port_pad_data_out[14] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[13] + NET port_pad_data_out[13] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[12] + NET port_pad_data_out[12] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[11] + NET port_pad_data_out[11] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[10] + NET port_pad_data_out[10] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[9] + NET port_pad_data_out[9] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[8] + NET port_pad_data_out[8] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[7] + NET port_pad_data_out[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[6] + NET port_pad_data_out[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[5] + NET port_pad_data_out[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[4] + NET port_pad_data_out[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[3] + NET port_pad_data_out[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[2] + NET port_pad_data_out[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[1] + NET port_pad_data_out[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_out[0] + NET port_pad_data_out[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- port_pad_data_in[15] + NET port_pad_data_in[15] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[14] + NET port_pad_data_in[14] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[13] + NET port_pad_data_in[13] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[12] + NET port_pad_data_in[12] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[11] + NET port_pad_data_in[11] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[10] + NET port_pad_data_in[10] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[9] + NET port_pad_data_in[9] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[8] + NET port_pad_data_in[8] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[7] + NET port_pad_data_in[7] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[6] + NET port_pad_data_in[6] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[5] + NET port_pad_data_in[5] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[4] + NET port_pad_data_in[4] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[3] + NET port_pad_data_in[3] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[2] + NET port_pad_data_in[2] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[1] + NET port_pad_data_in[1] + DIRECTION INPUT + USE SIGNAL
 ;
- port_pad_data_in[0] + NET port_pad_data_in[0] + DIRECTION INPUT + USE SIGNAL
 ;
- scan_en + NET scan_en + DIRECTION INPUT + USE SIGNAL
 ;
- scan_clk + NET scan_clk + DIRECTION INPUT + USE SIGNAL
 ;
- scan_in_1 + NET scan_in_1 + DIRECTION INPUT + USE SIGNAL
 ;
- scan_in_2 + NET scan_in_2 + DIRECTION INPUT + USE SIGNAL
 ;
- scan_out_1 + NET scan_out_1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- scan_out_2 + NET scan_out_2 + DIRECTION OUTPUT + USE SIGNAL
 ;
- test_mode + NET test_mode + DIRECTION INPUT + USE SIGNAL
 ;
- spi_data + NET spi_data + DIRECTION INPUT + USE SIGNAL
 ;
- spi_fs + NET spi_fs + DIRECTION INPUT + USE SIGNAL
 ;
- refclk + NET refclk + DIRECTION INPUT + USE SIGNAL
 ;
- vcop + NET vcop + DIRECTION OUTPUT + USE SIGNAL
 ;
- vcom + NET vcom + DIRECTION OUTPUT + USE SIGNAL
 ;
- pllrst + NET pllrst + DIRECTION INPUT + USE SIGNAL
 ;
- ibias + NET ibias + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- VDD
  + USE POWER
 ;
- VSS
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
