
HUPV-Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  080e0000  080e0000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f94  080e02cc  080e02cc  000102cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080e5260  080e5260  00015260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080e52cc  080e52cc  000152cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080e52d0  080e52d0  000152d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  24000000  080e52d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000188  24000010  080e52e4  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000198  080e52e4  00020198  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014d32  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002802  00000000  00000000  00034d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001288  00000000  00000000  00037578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001160  00000000  00000000  00038800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000335cc  00000000  00000000  00039960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00014552  00000000  00000000  0006cf2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014ec83  00000000  00000000  0008147e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001d0101  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004f24  00000000  00000000  001d0154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080e02cc <__do_global_dtors_aux>:
 80e02cc:	b510      	push	{r4, lr}
 80e02ce:	4c05      	ldr	r4, [pc, #20]	; (80e02e4 <__do_global_dtors_aux+0x18>)
 80e02d0:	7823      	ldrb	r3, [r4, #0]
 80e02d2:	b933      	cbnz	r3, 80e02e2 <__do_global_dtors_aux+0x16>
 80e02d4:	4b04      	ldr	r3, [pc, #16]	; (80e02e8 <__do_global_dtors_aux+0x1c>)
 80e02d6:	b113      	cbz	r3, 80e02de <__do_global_dtors_aux+0x12>
 80e02d8:	4804      	ldr	r0, [pc, #16]	; (80e02ec <__do_global_dtors_aux+0x20>)
 80e02da:	f3af 8000 	nop.w
 80e02de:	2301      	movs	r3, #1
 80e02e0:	7023      	strb	r3, [r4, #0]
 80e02e2:	bd10      	pop	{r4, pc}
 80e02e4:	24000010 	.word	0x24000010
 80e02e8:	00000000 	.word	0x00000000
 80e02ec:	080e5248 	.word	0x080e5248

080e02f0 <frame_dummy>:
 80e02f0:	b508      	push	{r3, lr}
 80e02f2:	4b03      	ldr	r3, [pc, #12]	; (80e0300 <frame_dummy+0x10>)
 80e02f4:	b11b      	cbz	r3, 80e02fe <frame_dummy+0xe>
 80e02f6:	4903      	ldr	r1, [pc, #12]	; (80e0304 <frame_dummy+0x14>)
 80e02f8:	4803      	ldr	r0, [pc, #12]	; (80e0308 <frame_dummy+0x18>)
 80e02fa:	f3af 8000 	nop.w
 80e02fe:	bd08      	pop	{r3, pc}
 80e0300:	00000000 	.word	0x00000000
 80e0304:	24000014 	.word	0x24000014
 80e0308:	080e5248 	.word	0x080e5248

080e030c <bootloader_start>:
void const __b_write_memory(fdcan_packet_t* packet);
void const __b_erase_memory(fdcan_packet_t* packet);
void const __b_go(fdcan_packet_t* packet);


void bootloader_start(){
 80e030c:	b580      	push	{r7, lr}
 80e030e:	b092      	sub	sp, #72	; 0x48
 80e0310:	af00      	add	r7, sp, #0
	fdcan_packet_t packet;
	__b_clean_fdcan_packet_all(&packet);
 80e0312:	1d3b      	adds	r3, r7, #4
 80e0314:	4618      	mov	r0, r3
 80e0316:	f000 fb03 	bl	80e0920 <__b_clean_fdcan_packet_all>

	while(1){
		if (__b_wait_until_fdcan_message_received() != BOOTLOADER_OK) {
 80e031a:	f000 fb1d 	bl	80e0958 <__b_wait_until_fdcan_message_received>
 80e031e:	4603      	mov	r3, r0
 80e0320:	2b00      	cmp	r3, #0
 80e0322:	d138      	bne.n	80e0396 <bootloader_start+0x8a>
			continue;
		}

		fdcan_read(&packet);
 80e0324:	1d3b      	adds	r3, r7, #4
 80e0326:	4618      	mov	r0, r3
 80e0328:	f000 fb6a 	bl	80e0a00 <fdcan_read>

		switch (packet.identifier) {
 80e032c:	88bb      	ldrh	r3, [r7, #4]
 80e032e:	2b50      	cmp	r3, #80	; 0x50
 80e0330:	d00e      	beq.n	80e0350 <bootloader_start+0x44>
 80e0332:	2b50      	cmp	r3, #80	; 0x50
 80e0334:	dc25      	bgt.n	80e0382 <bootloader_start+0x76>
 80e0336:	2b40      	cmp	r3, #64	; 0x40
 80e0338:	d00f      	beq.n	80e035a <bootloader_start+0x4e>
 80e033a:	2b40      	cmp	r3, #64	; 0x40
 80e033c:	dc21      	bgt.n	80e0382 <bootloader_start+0x76>
 80e033e:	2b30      	cmp	r3, #48	; 0x30
 80e0340:	d010      	beq.n	80e0364 <bootloader_start+0x58>
 80e0342:	2b30      	cmp	r3, #48	; 0x30
 80e0344:	dc1d      	bgt.n	80e0382 <bootloader_start+0x76>
 80e0346:	2b10      	cmp	r3, #16
 80e0348:	d016      	beq.n	80e0378 <bootloader_start+0x6c>
 80e034a:	2b20      	cmp	r3, #32
 80e034c:	d00f      	beq.n	80e036e <bootloader_start+0x62>
 80e034e:	e018      	b.n	80e0382 <bootloader_start+0x76>
			case GET_VERSION_ORDER:
				__b_get_version(&packet);
 80e0350:	1d3b      	adds	r3, r7, #4
 80e0352:	4618      	mov	r0, r3
 80e0354:	f000 f821 	bl	80e039a <__b_get_version>
				break;
 80e0358:	e018      	b.n	80e038c <bootloader_start+0x80>
			case READ_MEMORY_ORDER:
				__b_read_memory(&packet);
 80e035a:	1d3b      	adds	r3, r7, #4
 80e035c:	4618      	mov	r0, r3
 80e035e:	f000 f837 	bl	80e03d0 <__b_read_memory>
				break;
 80e0362:	e013      	b.n	80e038c <bootloader_start+0x80>
			case WRITE_MEMORY_ORDER:
				__b_write_memory(&packet);
 80e0364:	1d3b      	adds	r3, r7, #4
 80e0366:	4618      	mov	r0, r3
 80e0368:	f000 f904 	bl	80e0574 <__b_write_memory>
				break;
 80e036c:	e00e      	b.n	80e038c <bootloader_start+0x80>
			case ERASE_MEMORY_ORDER:
				__b_erase_memory(&packet);
 80e036e:	1d3b      	adds	r3, r7, #4
 80e0370:	4618      	mov	r0, r3
 80e0372:	f000 fa09 	bl	80e0788 <__b_erase_memory>
				break;
 80e0376:	e009      	b.n	80e038c <bootloader_start+0x80>
			case GO_ORDER:
				__b_go(&packet);
 80e0378:	1d3b      	adds	r3, r7, #4
 80e037a:	4618      	mov	r0, r3
 80e037c:	f000 fa2d 	bl	80e07da <__b_go>
				break;
 80e0380:	e004      	b.n	80e038c <bootloader_start+0x80>
			default:
				__b_send_nack(&packet);
 80e0382:	1d3b      	adds	r3, r7, #4
 80e0384:	4618      	mov	r0, r3
 80e0386:	f000 faa1 	bl	80e08cc <__b_send_nack>
				break;
 80e038a:	bf00      	nop
		}

		__b_clean_fdcan_packet_all(&packet);
 80e038c:	1d3b      	adds	r3, r7, #4
 80e038e:	4618      	mov	r0, r3
 80e0390:	f000 fac6 	bl	80e0920 <__b_clean_fdcan_packet_all>
 80e0394:	e7c1      	b.n	80e031a <bootloader_start+0xe>
			continue;
 80e0396:	bf00      	nop
		if (__b_wait_until_fdcan_message_received() != BOOTLOADER_OK) {
 80e0398:	e7bf      	b.n	80e031a <bootloader_start+0xe>

080e039a <__b_get_version>:
	}
}

void const __b_get_version(fdcan_packet_t* packet){
 80e039a:	b580      	push	{r7, lr}
 80e039c:	b082      	sub	sp, #8
 80e039e:	af00      	add	r7, sp, #0
 80e03a0:	6078      	str	r0, [r7, #4]
	__b_send_ack(packet);
 80e03a2:	6878      	ldr	r0, [r7, #4]
 80e03a4:	f000 fa81 	bl	80e08aa <__b_send_ack>

	packet->data[0] = BOOTLOADER_VERSION;
 80e03a8:	687b      	ldr	r3, [r7, #4]
 80e03aa:	2205      	movs	r2, #5
 80e03ac:	709a      	strb	r2, [r3, #2]
	if (fdcan_transmit(packet) != FDCAN_OK) {
 80e03ae:	6878      	ldr	r0, [r7, #4]
 80e03b0:	f000 faec 	bl	80e098c <fdcan_transmit>
 80e03b4:	4603      	mov	r3, r0
 80e03b6:	2b00      	cmp	r3, #0
 80e03b8:	d003      	beq.n	80e03c2 <__b_get_version+0x28>
		__b_send_nack(packet);
 80e03ba:	6878      	ldr	r0, [r7, #4]
 80e03bc:	f000 fa86 	bl	80e08cc <__b_send_nack>
		return;
 80e03c0:	e002      	b.n	80e03c8 <__b_get_version+0x2e>
	}

	__b_send_ack(packet);
 80e03c2:	6878      	ldr	r0, [r7, #4]
 80e03c4:	f000 fa71 	bl	80e08aa <__b_send_ack>
}
 80e03c8:	3708      	adds	r7, #8
 80e03ca:	46bd      	mov	sp, r7
 80e03cc:	bd80      	pop	{r7, pc}
	...

080e03d0 <__b_read_memory>:

void const __b_read_memory(fdcan_packet_t* packet){
 80e03d0:	b580      	push	{r7, lr}
 80e03d2:	f5ad 3d00 	sub.w	sp, sp, #131072	; 0x20000
 80e03d6:	b086      	sub	sp, #24
 80e03d8:	af00      	add	r7, sp, #0
 80e03da:	f107 0318 	add.w	r3, r7, #24
 80e03de:	f843 0c14 	str.w	r0, [r3, #-20]
	uint32_t buffer[SECTOR_SIZE_IN_32BITS_WORDS];
	sector_t sector;
	uint32_t address;
	uint16_t i, counter = 0;
 80e03e2:	2300      	movs	r3, #0
 80e03e4:	4a5e      	ldr	r2, [pc, #376]	; (80e0560 <__b_read_memory+0x190>)
 80e03e6:	443a      	add	r2, r7
 80e03e8:	8013      	strh	r3, [r2, #0]

	sector = packet->data[0];
 80e03ea:	f107 0318 	add.w	r3, r7, #24
 80e03ee:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e03f2:	789b      	ldrb	r3, [r3, #2]
 80e03f4:	4a5b      	ldr	r2, [pc, #364]	; (80e0564 <__b_read_memory+0x194>)
 80e03f6:	443a      	add	r2, r7
 80e03f8:	6013      	str	r3, [r2, #0]
	address = flash_get_sector_starting_address(sector);
 80e03fa:	4b5a      	ldr	r3, [pc, #360]	; (80e0564 <__b_read_memory+0x194>)
 80e03fc:	443b      	add	r3, r7
 80e03fe:	6818      	ldr	r0, [r3, #0]
 80e0400:	f000 fc68 	bl	80e0cd4 <flash_get_sector_starting_address>
 80e0404:	4b58      	ldr	r3, [pc, #352]	; (80e0568 <__b_read_memory+0x198>)
 80e0406:	443b      	add	r3, r7
 80e0408:	6018      	str	r0, [r3, #0]

	if (address == FLASH_SECTOR_ERROR || sector >= FLASH_PROTECTED_SECTOR2) {
 80e040a:	4b57      	ldr	r3, [pc, #348]	; (80e0568 <__b_read_memory+0x198>)
 80e040c:	443b      	add	r3, r7
 80e040e:	681b      	ldr	r3, [r3, #0]
 80e0410:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80e0414:	d004      	beq.n	80e0420 <__b_read_memory+0x50>
 80e0416:	4b53      	ldr	r3, [pc, #332]	; (80e0564 <__b_read_memory+0x194>)
 80e0418:	443b      	add	r3, r7
 80e041a:	681b      	ldr	r3, [r3, #0]
 80e041c:	2b06      	cmp	r3, #6
 80e041e:	d906      	bls.n	80e042e <__b_read_memory+0x5e>
		__b_send_nack(packet);
 80e0420:	f107 0318 	add.w	r3, r7, #24
 80e0424:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0428:	f000 fa50 	bl	80e08cc <__b_send_nack>
		return;
 80e042c:	e093      	b.n	80e0556 <__b_read_memory+0x186>
	}

	if (flash_read(address, buffer, SECTOR_SIZE_IN_32BITS_WORDS) != FLASH_OK) {
 80e042e:	4b4f      	ldr	r3, [pc, #316]	; (80e056c <__b_read_memory+0x19c>)
 80e0430:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80e0434:	f103 0318 	add.w	r3, r3, #24
 80e0438:	443b      	add	r3, r7
 80e043a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80e043e:	4619      	mov	r1, r3
 80e0440:	4b49      	ldr	r3, [pc, #292]	; (80e0568 <__b_read_memory+0x198>)
 80e0442:	443b      	add	r3, r7
 80e0444:	6818      	ldr	r0, [r3, #0]
 80e0446:	f000 fb0f 	bl	80e0a68 <flash_read>
 80e044a:	4603      	mov	r3, r0
 80e044c:	2b00      	cmp	r3, #0
 80e044e:	d006      	beq.n	80e045e <__b_read_memory+0x8e>
		__b_send_nack(packet);
 80e0450:	f107 0318 	add.w	r3, r7, #24
 80e0454:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0458:	f000 fa38 	bl	80e08cc <__b_send_nack>
		return;
 80e045c:	e07b      	b.n	80e0556 <__b_read_memory+0x186>
	}

	__b_send_ack(packet);
 80e045e:	f107 0318 	add.w	r3, r7, #24
 80e0462:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0466:	f000 fa20 	bl	80e08aa <__b_send_ack>

	if (__b_wait_for_ack(packet->identifier) != BOOTLOADER_OK) {
 80e046a:	f107 0318 	add.w	r3, r7, #24
 80e046e:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e0472:	881b      	ldrh	r3, [r3, #0]
 80e0474:	b2db      	uxtb	r3, r3
 80e0476:	4618      	mov	r0, r3
 80e0478:	f000 f9f5 	bl	80e0866 <__b_wait_for_ack>
 80e047c:	4603      	mov	r3, r0
 80e047e:	2b00      	cmp	r3, #0
 80e0480:	d006      	beq.n	80e0490 <__b_read_memory+0xc0>
		__b_send_nack(packet);
 80e0482:	f107 0318 	add.w	r3, r7, #24
 80e0486:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e048a:	f000 fa1f 	bl	80e08cc <__b_send_nack>
		return;
 80e048e:	e062      	b.n	80e0556 <__b_read_memory+0x186>
	}

	for (i = 0; i < SECTOR_SIZE_IN_32BITS_WORDS; i +=16) {
 80e0490:	2300      	movs	r3, #0
 80e0492:	4a37      	ldr	r2, [pc, #220]	; (80e0570 <__b_read_memory+0x1a0>)
 80e0494:	443a      	add	r2, r7
 80e0496:	8013      	strh	r3, [r2, #0]
 80e0498:	e051      	b.n	80e053e <__b_read_memory+0x16e>
		__b_data_copy_to_packet(packet, ((uint8_t*)&(buffer[i])));
 80e049a:	4b35      	ldr	r3, [pc, #212]	; (80e0570 <__b_read_memory+0x1a0>)
 80e049c:	443b      	add	r3, r7
 80e049e:	881a      	ldrh	r2, [r3, #0]
 80e04a0:	4b32      	ldr	r3, [pc, #200]	; (80e056c <__b_read_memory+0x19c>)
 80e04a2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80e04a6:	f103 0318 	add.w	r3, r3, #24
 80e04aa:	443b      	add	r3, r7
 80e04ac:	0092      	lsls	r2, r2, #2
 80e04ae:	4413      	add	r3, r2
 80e04b0:	f107 0218 	add.w	r2, r7, #24
 80e04b4:	4619      	mov	r1, r3
 80e04b6:	f852 0c14 	ldr.w	r0, [r2, #-20]
 80e04ba:	f000 f999 	bl	80e07f0 <__b_data_copy_to_packet>
		if (fdcan_transmit(packet) != FDCAN_OK) {
 80e04be:	f107 0318 	add.w	r3, r7, #24
 80e04c2:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e04c6:	f000 fa61 	bl	80e098c <fdcan_transmit>
 80e04ca:	4603      	mov	r3, r0
 80e04cc:	2b00      	cmp	r3, #0
 80e04ce:	d006      	beq.n	80e04de <__b_read_memory+0x10e>
			__b_send_nack(packet);
 80e04d0:	f107 0318 	add.w	r3, r7, #24
 80e04d4:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e04d8:	f000 f9f8 	bl	80e08cc <__b_send_nack>
			return;
 80e04dc:	e03b      	b.n	80e0556 <__b_read_memory+0x186>
		}
		if (counter >= BOOTLOADER_BLOCK_SIZE) {
 80e04de:	4b20      	ldr	r3, [pc, #128]	; (80e0560 <__b_read_memory+0x190>)
 80e04e0:	443b      	add	r3, r7
 80e04e2:	881b      	ldrh	r3, [r3, #0]
 80e04e4:	2b07      	cmp	r3, #7
 80e04e6:	d91c      	bls.n	80e0522 <__b_read_memory+0x152>
			__b_send_ack(packet);
 80e04e8:	f107 0318 	add.w	r3, r7, #24
 80e04ec:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e04f0:	f000 f9db 	bl	80e08aa <__b_send_ack>
			if (__b_wait_for_ack(packet->identifier) != BOOTLOADER_OK) {
 80e04f4:	f107 0318 	add.w	r3, r7, #24
 80e04f8:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e04fc:	881b      	ldrh	r3, [r3, #0]
 80e04fe:	b2db      	uxtb	r3, r3
 80e0500:	4618      	mov	r0, r3
 80e0502:	f000 f9b0 	bl	80e0866 <__b_wait_for_ack>
 80e0506:	4603      	mov	r3, r0
 80e0508:	2b00      	cmp	r3, #0
 80e050a:	d006      	beq.n	80e051a <__b_read_memory+0x14a>
				__b_send_nack(packet);
 80e050c:	f107 0318 	add.w	r3, r7, #24
 80e0510:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0514:	f000 f9da 	bl	80e08cc <__b_send_nack>
				return;
 80e0518:	e01d      	b.n	80e0556 <__b_read_memory+0x186>
			}
			counter = 0;
 80e051a:	2300      	movs	r3, #0
 80e051c:	4a10      	ldr	r2, [pc, #64]	; (80e0560 <__b_read_memory+0x190>)
 80e051e:	443a      	add	r2, r7
 80e0520:	8013      	strh	r3, [r2, #0]
		}
		counter++;
 80e0522:	4b0f      	ldr	r3, [pc, #60]	; (80e0560 <__b_read_memory+0x190>)
 80e0524:	443b      	add	r3, r7
 80e0526:	881b      	ldrh	r3, [r3, #0]
 80e0528:	3301      	adds	r3, #1
 80e052a:	4a0d      	ldr	r2, [pc, #52]	; (80e0560 <__b_read_memory+0x190>)
 80e052c:	443a      	add	r2, r7
 80e052e:	8013      	strh	r3, [r2, #0]
	for (i = 0; i < SECTOR_SIZE_IN_32BITS_WORDS; i +=16) {
 80e0530:	4b0f      	ldr	r3, [pc, #60]	; (80e0570 <__b_read_memory+0x1a0>)
 80e0532:	443b      	add	r3, r7
 80e0534:	881b      	ldrh	r3, [r3, #0]
 80e0536:	3310      	adds	r3, #16
 80e0538:	4a0d      	ldr	r2, [pc, #52]	; (80e0570 <__b_read_memory+0x1a0>)
 80e053a:	443a      	add	r2, r7
 80e053c:	8013      	strh	r3, [r2, #0]
 80e053e:	4b0c      	ldr	r3, [pc, #48]	; (80e0570 <__b_read_memory+0x1a0>)
 80e0540:	443b      	add	r3, r7
 80e0542:	f9b3 3000 	ldrsh.w	r3, [r3]
 80e0546:	2b00      	cmp	r3, #0
 80e0548:	daa7      	bge.n	80e049a <__b_read_memory+0xca>
		//HAL_Delay(1);
	}

	__b_send_ack(packet);
 80e054a:	f107 0318 	add.w	r3, r7, #24
 80e054e:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0552:	f000 f9aa 	bl	80e08aa <__b_send_ack>
}
 80e0556:	f507 3700 	add.w	r7, r7, #131072	; 0x20000
 80e055a:	3718      	adds	r7, #24
 80e055c:	46bd      	mov	sp, r7
 80e055e:	bd80      	pop	{r7, pc}
 80e0560:	00020014 	.word	0x00020014
 80e0564:	00020010 	.word	0x00020010
 80e0568:	0002000c 	.word	0x0002000c
 80e056c:	fffdfff4 	.word	0xfffdfff4
 80e0570:	00020016 	.word	0x00020016

080e0574 <__b_write_memory>:

void const __b_write_memory(fdcan_packet_t* packet){
 80e0574:	b580      	push	{r7, lr}
 80e0576:	f5ad 3d00 	sub.w	sp, sp, #131072	; 0x20000
 80e057a:	b086      	sub	sp, #24
 80e057c:	af00      	add	r7, sp, #0
 80e057e:	f107 0318 	add.w	r3, r7, #24
 80e0582:	f843 0c14 	str.w	r0, [r3, #-20]
	uint32_t buffer[SECTOR_SIZE_IN_32BITS_WORDS];
	sector_t sector;
	uint32_t address;
	uint16_t i, counter = 1;
 80e0586:	2301      	movs	r3, #1
 80e0588:	4a79      	ldr	r2, [pc, #484]	; (80e0770 <__b_write_memory+0x1fc>)
 80e058a:	443a      	add	r2, r7
 80e058c:	8013      	strh	r3, [r2, #0]

	sector = packet->data[0];
 80e058e:	f107 0318 	add.w	r3, r7, #24
 80e0592:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e0596:	789b      	ldrb	r3, [r3, #2]
 80e0598:	4a76      	ldr	r2, [pc, #472]	; (80e0774 <__b_write_memory+0x200>)
 80e059a:	443a      	add	r2, r7
 80e059c:	6013      	str	r3, [r2, #0]
	uint32_t max_address =(packet->data[1] << 24 |packet->data[2] << 16 |packet->data[3] << 8|packet->data[4]);
 80e059e:	f107 0318 	add.w	r3, r7, #24
 80e05a2:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e05a6:	78db      	ldrb	r3, [r3, #3]
 80e05a8:	061a      	lsls	r2, r3, #24
 80e05aa:	f107 0318 	add.w	r3, r7, #24
 80e05ae:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e05b2:	791b      	ldrb	r3, [r3, #4]
 80e05b4:	041b      	lsls	r3, r3, #16
 80e05b6:	431a      	orrs	r2, r3
 80e05b8:	f107 0318 	add.w	r3, r7, #24
 80e05bc:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e05c0:	795b      	ldrb	r3, [r3, #5]
 80e05c2:	021b      	lsls	r3, r3, #8
 80e05c4:	4313      	orrs	r3, r2
 80e05c6:	f107 0218 	add.w	r2, r7, #24
 80e05ca:	f852 2c14 	ldr.w	r2, [r2, #-20]
 80e05ce:	7992      	ldrb	r2, [r2, #6]
 80e05d0:	4313      	orrs	r3, r2
 80e05d2:	4a69      	ldr	r2, [pc, #420]	; (80e0778 <__b_write_memory+0x204>)
 80e05d4:	443a      	add	r2, r7
 80e05d6:	6013      	str	r3, [r2, #0]
	max_address = (max_address/4);
 80e05d8:	4b67      	ldr	r3, [pc, #412]	; (80e0778 <__b_write_memory+0x204>)
 80e05da:	443b      	add	r3, r7
 80e05dc:	681b      	ldr	r3, [r3, #0]
 80e05de:	089b      	lsrs	r3, r3, #2
 80e05e0:	4a65      	ldr	r2, [pc, #404]	; (80e0778 <__b_write_memory+0x204>)
 80e05e2:	443a      	add	r2, r7
 80e05e4:	6013      	str	r3, [r2, #0]
	address = flash_get_sector_starting_address(sector);
 80e05e6:	4b63      	ldr	r3, [pc, #396]	; (80e0774 <__b_write_memory+0x200>)
 80e05e8:	443b      	add	r3, r7
 80e05ea:	6818      	ldr	r0, [r3, #0]
 80e05ec:	f000 fb72 	bl	80e0cd4 <flash_get_sector_starting_address>
 80e05f0:	4b62      	ldr	r3, [pc, #392]	; (80e077c <__b_write_memory+0x208>)
 80e05f2:	443b      	add	r3, r7
 80e05f4:	6018      	str	r0, [r3, #0]

	if (address == FLASH_SECTOR_ERROR || sector >= FLASH_PROTECTED_SECTOR1) {
 80e05f6:	4b61      	ldr	r3, [pc, #388]	; (80e077c <__b_write_memory+0x208>)
 80e05f8:	443b      	add	r3, r7
 80e05fa:	681b      	ldr	r3, [r3, #0]
 80e05fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80e0600:	d004      	beq.n	80e060c <__b_write_memory+0x98>
 80e0602:	4b5c      	ldr	r3, [pc, #368]	; (80e0774 <__b_write_memory+0x200>)
 80e0604:	443b      	add	r3, r7
 80e0606:	681b      	ldr	r3, [r3, #0]
 80e0608:	2b05      	cmp	r3, #5
 80e060a:	d906      	bls.n	80e061a <__b_write_memory+0xa6>
		__b_send_nack(packet);
 80e060c:	f107 0318 	add.w	r3, r7, #24
 80e0610:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0614:	f000 f95a 	bl	80e08cc <__b_send_nack>
		return;
 80e0618:	e0a4      	b.n	80e0764 <__b_write_memory+0x1f0>
	}

	__b_send_ack(packet);
 80e061a:	f107 0318 	add.w	r3, r7, #24
 80e061e:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0622:	f000 f942 	bl	80e08aa <__b_send_ack>

	if (__b_wait_for_ack(packet->identifier) != BOOTLOADER_OK) {
 80e0626:	f107 0318 	add.w	r3, r7, #24
 80e062a:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e062e:	881b      	ldrh	r3, [r3, #0]
 80e0630:	b2db      	uxtb	r3, r3
 80e0632:	4618      	mov	r0, r3
 80e0634:	f000 f917 	bl	80e0866 <__b_wait_for_ack>
 80e0638:	4603      	mov	r3, r0
 80e063a:	2b00      	cmp	r3, #0
 80e063c:	d006      	beq.n	80e064c <__b_write_memory+0xd8>
		__b_send_nack(packet);
 80e063e:	f107 0318 	add.w	r3, r7, #24
 80e0642:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0646:	f000 f941 	bl	80e08cc <__b_send_nack>
		return;
 80e064a:	e08b      	b.n	80e0764 <__b_write_memory+0x1f0>
	}

	for (i = 0; i < max_address; i +=16) {
 80e064c:	2300      	movs	r3, #0
 80e064e:	4a4c      	ldr	r2, [pc, #304]	; (80e0780 <__b_write_memory+0x20c>)
 80e0650:	443a      	add	r2, r7
 80e0652:	8013      	strh	r3, [r2, #0]
 80e0654:	e068      	b.n	80e0728 <__b_write_memory+0x1b4>
		__b_wait_until_fdcan_message_received();
 80e0656:	f000 f97f 	bl	80e0958 <__b_wait_until_fdcan_message_received>
		if (fdcan_read(packet) != FDCAN_OK) {
 80e065a:	f107 0318 	add.w	r3, r7, #24
 80e065e:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0662:	f000 f9cd 	bl	80e0a00 <fdcan_read>
 80e0666:	4603      	mov	r3, r0
 80e0668:	2b00      	cmp	r3, #0
 80e066a:	d006      	beq.n	80e067a <__b_write_memory+0x106>
			__b_send_nack(packet);
 80e066c:	f107 0318 	add.w	r3, r7, #24
 80e0670:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0674:	f000 f92a 	bl	80e08cc <__b_send_nack>
			return;
 80e0678:	e074      	b.n	80e0764 <__b_write_memory+0x1f0>
		}

		if (packet->identifier != WRITE_MEMORY_ORDER) {
 80e067a:	f107 0318 	add.w	r3, r7, #24
 80e067e:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e0682:	881b      	ldrh	r3, [r3, #0]
 80e0684:	2b30      	cmp	r3, #48	; 0x30
 80e0686:	d00c      	beq.n	80e06a2 <__b_write_memory+0x12e>
			packet->identifier = WRITE_MEMORY_ORDER;
 80e0688:	f107 0318 	add.w	r3, r7, #24
 80e068c:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e0690:	2230      	movs	r2, #48	; 0x30
 80e0692:	801a      	strh	r2, [r3, #0]
			__b_send_nack(packet);
 80e0694:	f107 0318 	add.w	r3, r7, #24
 80e0698:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e069c:	f000 f916 	bl	80e08cc <__b_send_nack>
			return;
 80e06a0:	e060      	b.n	80e0764 <__b_write_memory+0x1f0>
		}

		__b_data_copy_from_packet(packet, ((uint8_t*)&(buffer[i])));
 80e06a2:	4b37      	ldr	r3, [pc, #220]	; (80e0780 <__b_write_memory+0x20c>)
 80e06a4:	443b      	add	r3, r7
 80e06a6:	881a      	ldrh	r2, [r3, #0]
 80e06a8:	4b36      	ldr	r3, [pc, #216]	; (80e0784 <__b_write_memory+0x210>)
 80e06aa:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80e06ae:	f103 0318 	add.w	r3, r3, #24
 80e06b2:	443b      	add	r3, r7
 80e06b4:	0092      	lsls	r2, r2, #2
 80e06b6:	4413      	add	r3, r2
 80e06b8:	f107 0218 	add.w	r2, r7, #24
 80e06bc:	4619      	mov	r1, r3
 80e06be:	f852 0c14 	ldr.w	r0, [r2, #-20]
 80e06c2:	f000 f8b3 	bl	80e082c <__b_data_copy_from_packet>

		if (counter >= BOOTLOADER_BLOCK_SIZE) {
 80e06c6:	4b2a      	ldr	r3, [pc, #168]	; (80e0770 <__b_write_memory+0x1fc>)
 80e06c8:	443b      	add	r3, r7
 80e06ca:	881b      	ldrh	r3, [r3, #0]
 80e06cc:	2b07      	cmp	r3, #7
 80e06ce:	d91d      	bls.n	80e070c <__b_write_memory+0x198>
			__b_send_ack(packet);
 80e06d0:	f107 0318 	add.w	r3, r7, #24
 80e06d4:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e06d8:	f000 f8e7 	bl	80e08aa <__b_send_ack>
			if (__b_wait_for_ack(packet->identifier) != BOOTLOADER_OK) {
 80e06dc:	f107 0318 	add.w	r3, r7, #24
 80e06e0:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80e06e4:	881b      	ldrh	r3, [r3, #0]
 80e06e6:	b2db      	uxtb	r3, r3
 80e06e8:	4618      	mov	r0, r3
 80e06ea:	f000 f8bc 	bl	80e0866 <__b_wait_for_ack>
 80e06ee:	4603      	mov	r3, r0
 80e06f0:	2b00      	cmp	r3, #0
 80e06f2:	d006      	beq.n	80e0702 <__b_write_memory+0x18e>
				__b_send_nack(packet);
 80e06f4:	f107 0318 	add.w	r3, r7, #24
 80e06f8:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e06fc:	f000 f8e6 	bl	80e08cc <__b_send_nack>
				return;
 80e0700:	e030      	b.n	80e0764 <__b_write_memory+0x1f0>
			}
			counter = 1;
 80e0702:	2301      	movs	r3, #1
 80e0704:	4a1a      	ldr	r2, [pc, #104]	; (80e0770 <__b_write_memory+0x1fc>)
 80e0706:	443a      	add	r2, r7
 80e0708:	8013      	strh	r3, [r2, #0]
 80e070a:	e006      	b.n	80e071a <__b_write_memory+0x1a6>
		}else{
			counter++;
 80e070c:	4b18      	ldr	r3, [pc, #96]	; (80e0770 <__b_write_memory+0x1fc>)
 80e070e:	443b      	add	r3, r7
 80e0710:	881b      	ldrh	r3, [r3, #0]
 80e0712:	3301      	adds	r3, #1
 80e0714:	4a16      	ldr	r2, [pc, #88]	; (80e0770 <__b_write_memory+0x1fc>)
 80e0716:	443a      	add	r2, r7
 80e0718:	8013      	strh	r3, [r2, #0]
	for (i = 0; i < max_address; i +=16) {
 80e071a:	4b19      	ldr	r3, [pc, #100]	; (80e0780 <__b_write_memory+0x20c>)
 80e071c:	443b      	add	r3, r7
 80e071e:	881b      	ldrh	r3, [r3, #0]
 80e0720:	3310      	adds	r3, #16
 80e0722:	4a17      	ldr	r2, [pc, #92]	; (80e0780 <__b_write_memory+0x20c>)
 80e0724:	443a      	add	r2, r7
 80e0726:	8013      	strh	r3, [r2, #0]
 80e0728:	4b15      	ldr	r3, [pc, #84]	; (80e0780 <__b_write_memory+0x20c>)
 80e072a:	443b      	add	r3, r7
 80e072c:	881b      	ldrh	r3, [r3, #0]
 80e072e:	4a12      	ldr	r2, [pc, #72]	; (80e0778 <__b_write_memory+0x204>)
 80e0730:	443a      	add	r2, r7
 80e0732:	6812      	ldr	r2, [r2, #0]
 80e0734:	429a      	cmp	r2, r3
 80e0736:	d88e      	bhi.n	80e0656 <__b_write_memory+0xe2>
		}

	}

	flash_write(address, buffer, (max_address*4));
 80e0738:	4b0f      	ldr	r3, [pc, #60]	; (80e0778 <__b_write_memory+0x204>)
 80e073a:	443b      	add	r3, r7
 80e073c:	681b      	ldr	r3, [r3, #0]
 80e073e:	009a      	lsls	r2, r3, #2
 80e0740:	4b10      	ldr	r3, [pc, #64]	; (80e0784 <__b_write_memory+0x210>)
 80e0742:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80e0746:	f103 0318 	add.w	r3, r3, #24
 80e074a:	443b      	add	r3, r7
 80e074c:	4619      	mov	r1, r3
 80e074e:	4b0b      	ldr	r3, [pc, #44]	; (80e077c <__b_write_memory+0x208>)
 80e0750:	443b      	add	r3, r7
 80e0752:	6818      	ldr	r0, [r3, #0]
 80e0754:	f000 f9b8 	bl	80e0ac8 <flash_write>

	__b_send_ack(packet);
 80e0758:	f107 0318 	add.w	r3, r7, #24
 80e075c:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80e0760:	f000 f8a3 	bl	80e08aa <__b_send_ack>
}
 80e0764:	f507 3700 	add.w	r7, r7, #131072	; 0x20000
 80e0768:	3718      	adds	r7, #24
 80e076a:	46bd      	mov	sp, r7
 80e076c:	bd80      	pop	{r7, pc}
 80e076e:	bf00      	nop
 80e0770:	00020014 	.word	0x00020014
 80e0774:	00020010 	.word	0x00020010
 80e0778:	0002000c 	.word	0x0002000c
 80e077c:	00020008 	.word	0x00020008
 80e0780:	00020016 	.word	0x00020016
 80e0784:	fffdfff0 	.word	0xfffdfff0

080e0788 <__b_erase_memory>:

void const __b_erase_memory(fdcan_packet_t* packet){
 80e0788:	b580      	push	{r7, lr}
 80e078a:	b084      	sub	sp, #16
 80e078c:	af00      	add	r7, sp, #0
 80e078e:	6078      	str	r0, [r7, #4]
	sector_t sector1, sector2;

	sector1 = packet->data[0];
 80e0790:	687b      	ldr	r3, [r7, #4]
 80e0792:	789b      	ldrb	r3, [r3, #2]
 80e0794:	60fb      	str	r3, [r7, #12]
	sector2 = packet->data[1];
 80e0796:	687b      	ldr	r3, [r7, #4]
 80e0798:	78db      	ldrb	r3, [r3, #3]
 80e079a:	60bb      	str	r3, [r7, #8]

	if (sector1 > sector2 || sector1 < FLASH_SECTOR_0 || sector2 > FLASH_MAX_SECTOR) {
 80e079c:	68fa      	ldr	r2, [r7, #12]
 80e079e:	68bb      	ldr	r3, [r7, #8]
 80e07a0:	429a      	cmp	r2, r3
 80e07a2:	d802      	bhi.n	80e07aa <__b_erase_memory+0x22>
 80e07a4:	68bb      	ldr	r3, [r7, #8]
 80e07a6:	2b05      	cmp	r3, #5
 80e07a8:	d903      	bls.n	80e07b2 <__b_erase_memory+0x2a>
		__b_send_nack(packet);
 80e07aa:	6878      	ldr	r0, [r7, #4]
 80e07ac:	f000 f88e 	bl	80e08cc <__b_send_nack>
		return;
 80e07b0:	e010      	b.n	80e07d4 <__b_erase_memory+0x4c>
	}

	__b_send_ack(packet);
 80e07b2:	6878      	ldr	r0, [r7, #4]
 80e07b4:	f000 f879 	bl	80e08aa <__b_send_ack>


	if(flash_erase(sector1, sector2) != FLASH_OK){
 80e07b8:	68b9      	ldr	r1, [r7, #8]
 80e07ba:	68f8      	ldr	r0, [r7, #12]
 80e07bc:	f000 f9e4 	bl	80e0b88 <flash_erase>
 80e07c0:	4603      	mov	r3, r0
 80e07c2:	2b00      	cmp	r3, #0
 80e07c4:	d003      	beq.n	80e07ce <__b_erase_memory+0x46>
		__b_send_nack(packet);
 80e07c6:	6878      	ldr	r0, [r7, #4]
 80e07c8:	f000 f880 	bl	80e08cc <__b_send_nack>
		return;
 80e07cc:	e002      	b.n	80e07d4 <__b_erase_memory+0x4c>
	}

	__b_send_ack(packet);
 80e07ce:	6878      	ldr	r0, [r7, #4]
 80e07d0:	f000 f86b 	bl	80e08aa <__b_send_ack>
}
 80e07d4:	3710      	adds	r7, #16
 80e07d6:	46bd      	mov	sp, r7
 80e07d8:	bd80      	pop	{r7, pc}

080e07da <__b_go>:

void const __b_go(fdcan_packet_t* packet){
 80e07da:	b580      	push	{r7, lr}
 80e07dc:	b082      	sub	sp, #8
 80e07de:	af00      	add	r7, sp, #0
 80e07e0:	6078      	str	r0, [r7, #4]
	__b_send_nack(packet);
 80e07e2:	6878      	ldr	r0, [r7, #4]
 80e07e4:	f000 f872 	bl	80e08cc <__b_send_nack>
}
 80e07e8:	bf00      	nop
 80e07ea:	3708      	adds	r7, #8
 80e07ec:	46bd      	mov	sp, r7
 80e07ee:	bd80      	pop	{r7, pc}

080e07f0 <__b_data_copy_to_packet>:

void const __b_data_copy_to_packet(fdcan_packet_t* packet, uint8_t* data){
 80e07f0:	b480      	push	{r7}
 80e07f2:	b085      	sub	sp, #20
 80e07f4:	af00      	add	r7, sp, #0
 80e07f6:	6078      	str	r0, [r7, #4]
 80e07f8:	6039      	str	r1, [r7, #0]
	uint8_t i;

	for (i = 0; i < 64; ++i) {
 80e07fa:	2300      	movs	r3, #0
 80e07fc:	73fb      	strb	r3, [r7, #15]
 80e07fe:	e00b      	b.n	80e0818 <__b_data_copy_to_packet+0x28>
		packet->data[i] = data[i];
 80e0800:	7bfb      	ldrb	r3, [r7, #15]
 80e0802:	683a      	ldr	r2, [r7, #0]
 80e0804:	441a      	add	r2, r3
 80e0806:	7bfb      	ldrb	r3, [r7, #15]
 80e0808:	7811      	ldrb	r1, [r2, #0]
 80e080a:	687a      	ldr	r2, [r7, #4]
 80e080c:	4413      	add	r3, r2
 80e080e:	460a      	mov	r2, r1
 80e0810:	709a      	strb	r2, [r3, #2]
	for (i = 0; i < 64; ++i) {
 80e0812:	7bfb      	ldrb	r3, [r7, #15]
 80e0814:	3301      	adds	r3, #1
 80e0816:	73fb      	strb	r3, [r7, #15]
 80e0818:	7bfb      	ldrb	r3, [r7, #15]
 80e081a:	2b3f      	cmp	r3, #63	; 0x3f
 80e081c:	d9f0      	bls.n	80e0800 <__b_data_copy_to_packet+0x10>
	}
}
 80e081e:	bf00      	nop
 80e0820:	bf00      	nop
 80e0822:	3714      	adds	r7, #20
 80e0824:	46bd      	mov	sp, r7
 80e0826:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e082a:	4770      	bx	lr

080e082c <__b_data_copy_from_packet>:

void const __b_data_copy_from_packet(fdcan_packet_t* packet, uint8_t* data){
 80e082c:	b480      	push	{r7}
 80e082e:	b085      	sub	sp, #20
 80e0830:	af00      	add	r7, sp, #0
 80e0832:	6078      	str	r0, [r7, #4]
 80e0834:	6039      	str	r1, [r7, #0]
	uint8_t i;

	for (i = 0; i < 64; ++i) {
 80e0836:	2300      	movs	r3, #0
 80e0838:	73fb      	strb	r3, [r7, #15]
 80e083a:	e00a      	b.n	80e0852 <__b_data_copy_from_packet+0x26>
		data[i] = packet->data[i];
 80e083c:	7bfa      	ldrb	r2, [r7, #15]
 80e083e:	7bfb      	ldrb	r3, [r7, #15]
 80e0840:	6839      	ldr	r1, [r7, #0]
 80e0842:	440b      	add	r3, r1
 80e0844:	6879      	ldr	r1, [r7, #4]
 80e0846:	440a      	add	r2, r1
 80e0848:	7892      	ldrb	r2, [r2, #2]
 80e084a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 64; ++i) {
 80e084c:	7bfb      	ldrb	r3, [r7, #15]
 80e084e:	3301      	adds	r3, #1
 80e0850:	73fb      	strb	r3, [r7, #15]
 80e0852:	7bfb      	ldrb	r3, [r7, #15]
 80e0854:	2b3f      	cmp	r3, #63	; 0x3f
 80e0856:	d9f1      	bls.n	80e083c <__b_data_copy_from_packet+0x10>
	}
}
 80e0858:	bf00      	nop
 80e085a:	bf00      	nop
 80e085c:	3714      	adds	r7, #20
 80e085e:	46bd      	mov	sp, r7
 80e0860:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e0864:	4770      	bx	lr

080e0866 <__b_wait_for_ack>:

bootloader_error_t const __b_wait_for_ack(bootloader_order_t order){
 80e0866:	b580      	push	{r7, lr}
 80e0868:	b094      	sub	sp, #80	; 0x50
 80e086a:	af00      	add	r7, sp, #0
 80e086c:	4603      	mov	r3, r0
 80e086e:	71fb      	strb	r3, [r7, #7]
	if (__b_wait_until_fdcan_message_received() != BOOTLOADER_OK) {
 80e0870:	f000 f872 	bl	80e0958 <__b_wait_until_fdcan_message_received>
 80e0874:	4603      	mov	r3, r0
 80e0876:	2b00      	cmp	r3, #0
 80e0878:	d001      	beq.n	80e087e <__b_wait_for_ack+0x18>
		return BOOTLOADER_ERROR;
 80e087a:	2301      	movs	r3, #1
 80e087c:	e011      	b.n	80e08a2 <__b_wait_for_ack+0x3c>
	}

	fdcan_packet_t packet;
	fdcan_read(&packet);
 80e087e:	f107 030c 	add.w	r3, r7, #12
 80e0882:	4618      	mov	r0, r3
 80e0884:	f000 f8bc 	bl	80e0a00 <fdcan_read>
	if (packet.identifier != order) {
 80e0888:	89ba      	ldrh	r2, [r7, #12]
 80e088a:	79fb      	ldrb	r3, [r7, #7]
 80e088c:	b29b      	uxth	r3, r3
 80e088e:	429a      	cmp	r2, r3
 80e0890:	d001      	beq.n	80e0896 <__b_wait_for_ack+0x30>
		return BOOTLOADER_ERROR;
 80e0892:	2301      	movs	r3, #1
 80e0894:	e005      	b.n	80e08a2 <__b_wait_for_ack+0x3c>
	}

	if (packet.data[0] != BOOTLOADER_ACK) {
 80e0896:	7bbb      	ldrb	r3, [r7, #14]
 80e0898:	2b79      	cmp	r3, #121	; 0x79
 80e089a:	d001      	beq.n	80e08a0 <__b_wait_for_ack+0x3a>
		return BOOTLOADER_ERROR;
 80e089c:	2301      	movs	r3, #1
 80e089e:	e000      	b.n	80e08a2 <__b_wait_for_ack+0x3c>
	}

	return BOOTLOADER_OK;
 80e08a0:	2300      	movs	r3, #0
}
 80e08a2:	4618      	mov	r0, r3
 80e08a4:	3750      	adds	r7, #80	; 0x50
 80e08a6:	46bd      	mov	sp, r7
 80e08a8:	bd80      	pop	{r7, pc}

080e08aa <__b_send_ack>:

void const __b_send_ack(fdcan_packet_t* packet){
 80e08aa:	b580      	push	{r7, lr}
 80e08ac:	b082      	sub	sp, #8
 80e08ae:	af00      	add	r7, sp, #0
 80e08b0:	6078      	str	r0, [r7, #4]
	__b_clean_fdcan_packet_data(packet);
 80e08b2:	6878      	ldr	r0, [r7, #4]
 80e08b4:	f000 f81b 	bl	80e08ee <__b_clean_fdcan_packet_data>
	packet->data[0] = BOOTLOADER_ACK;
 80e08b8:	687b      	ldr	r3, [r7, #4]
 80e08ba:	2279      	movs	r2, #121	; 0x79
 80e08bc:	709a      	strb	r2, [r3, #2]
	fdcan_transmit(packet);
 80e08be:	6878      	ldr	r0, [r7, #4]
 80e08c0:	f000 f864 	bl	80e098c <fdcan_transmit>
}
 80e08c4:	bf00      	nop
 80e08c6:	3708      	adds	r7, #8
 80e08c8:	46bd      	mov	sp, r7
 80e08ca:	bd80      	pop	{r7, pc}

080e08cc <__b_send_nack>:

void const __b_send_nack(fdcan_packet_t* packet){
 80e08cc:	b580      	push	{r7, lr}
 80e08ce:	b082      	sub	sp, #8
 80e08d0:	af00      	add	r7, sp, #0
 80e08d2:	6078      	str	r0, [r7, #4]
	__b_clean_fdcan_packet_data(packet);
 80e08d4:	6878      	ldr	r0, [r7, #4]
 80e08d6:	f000 f80a 	bl	80e08ee <__b_clean_fdcan_packet_data>
	packet->data[0] = BOOTLOADER_NACK;
 80e08da:	687b      	ldr	r3, [r7, #4]
 80e08dc:	221f      	movs	r2, #31
 80e08de:	709a      	strb	r2, [r3, #2]
	fdcan_transmit(packet);
 80e08e0:	6878      	ldr	r0, [r7, #4]
 80e08e2:	f000 f853 	bl	80e098c <fdcan_transmit>
}
 80e08e6:	bf00      	nop
 80e08e8:	3708      	adds	r7, #8
 80e08ea:	46bd      	mov	sp, r7
 80e08ec:	bd80      	pop	{r7, pc}

080e08ee <__b_clean_fdcan_packet_data>:
	uint32_t address = data[0] << 24 | data[1] << 16 | data[2] << 8 | data[3];

	return address;
}

void const __b_clean_fdcan_packet_data(fdcan_packet_t* packet){
 80e08ee:	b480      	push	{r7}
 80e08f0:	b085      	sub	sp, #20
 80e08f2:	af00      	add	r7, sp, #0
 80e08f4:	6078      	str	r0, [r7, #4]
	uint16_t i;

	for (i = 0; i < 64; ++i) {
 80e08f6:	2300      	movs	r3, #0
 80e08f8:	81fb      	strh	r3, [r7, #14]
 80e08fa:	e007      	b.n	80e090c <__b_clean_fdcan_packet_data+0x1e>
		packet->data[i] = 0;
 80e08fc:	89fb      	ldrh	r3, [r7, #14]
 80e08fe:	687a      	ldr	r2, [r7, #4]
 80e0900:	4413      	add	r3, r2
 80e0902:	2200      	movs	r2, #0
 80e0904:	709a      	strb	r2, [r3, #2]
	for (i = 0; i < 64; ++i) {
 80e0906:	89fb      	ldrh	r3, [r7, #14]
 80e0908:	3301      	adds	r3, #1
 80e090a:	81fb      	strh	r3, [r7, #14]
 80e090c:	89fb      	ldrh	r3, [r7, #14]
 80e090e:	2b3f      	cmp	r3, #63	; 0x3f
 80e0910:	d9f4      	bls.n	80e08fc <__b_clean_fdcan_packet_data+0xe>
	}
}
 80e0912:	bf00      	nop
 80e0914:	bf00      	nop
 80e0916:	3714      	adds	r7, #20
 80e0918:	46bd      	mov	sp, r7
 80e091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e091e:	4770      	bx	lr

080e0920 <__b_clean_fdcan_packet_all>:

void const __b_clean_fdcan_packet_all(fdcan_packet_t* packet){
 80e0920:	b480      	push	{r7}
 80e0922:	b085      	sub	sp, #20
 80e0924:	af00      	add	r7, sp, #0
 80e0926:	6078      	str	r0, [r7, #4]
	uint16_t i;

	for (i = 0; i < 64; ++i) {
 80e0928:	2300      	movs	r3, #0
 80e092a:	81fb      	strh	r3, [r7, #14]
 80e092c:	e007      	b.n	80e093e <__b_clean_fdcan_packet_all+0x1e>
		packet->data[i] = 0;
 80e092e:	89fb      	ldrh	r3, [r7, #14]
 80e0930:	687a      	ldr	r2, [r7, #4]
 80e0932:	4413      	add	r3, r2
 80e0934:	2200      	movs	r2, #0
 80e0936:	709a      	strb	r2, [r3, #2]
	for (i = 0; i < 64; ++i) {
 80e0938:	89fb      	ldrh	r3, [r7, #14]
 80e093a:	3301      	adds	r3, #1
 80e093c:	81fb      	strh	r3, [r7, #14]
 80e093e:	89fb      	ldrh	r3, [r7, #14]
 80e0940:	2b3f      	cmp	r3, #63	; 0x3f
 80e0942:	d9f4      	bls.n	80e092e <__b_clean_fdcan_packet_all+0xe>
	}

	packet->identifier = 0;
 80e0944:	687b      	ldr	r3, [r7, #4]
 80e0946:	2200      	movs	r2, #0
 80e0948:	801a      	strh	r2, [r3, #0]
}
 80e094a:	bf00      	nop
 80e094c:	3714      	adds	r7, #20
 80e094e:	46bd      	mov	sp, r7
 80e0950:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e0954:	4770      	bx	lr
	...

080e0958 <__b_wait_until_fdcan_message_received>:


bootloader_error_t const __b_wait_until_fdcan_message_received(void){
 80e0958:	b580      	push	{r7, lr}
 80e095a:	af00      	add	r7, sp, #0
	htim23.Instance->CNT = 0;
 80e095c:	4b0a      	ldr	r3, [pc, #40]	; (80e0988 <__b_wait_until_fdcan_message_received+0x30>)
 80e095e:	681b      	ldr	r3, [r3, #0]
 80e0960:	2200      	movs	r2, #0
 80e0962:	625a      	str	r2, [r3, #36]	; 0x24
	while(!fdcan_test()){
 80e0964:	e008      	b.n	80e0978 <__b_wait_until_fdcan_message_received+0x20>
		if (htim23.Instance->CNT > BOOTLOADER_MAX_TIMEOUT * 10) {
 80e0966:	4b08      	ldr	r3, [pc, #32]	; (80e0988 <__b_wait_until_fdcan_message_received+0x30>)
 80e0968:	681b      	ldr	r3, [r3, #0]
 80e096a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e096c:	f644 6220 	movw	r2, #20000	; 0x4e20
 80e0970:	4293      	cmp	r3, r2
 80e0972:	d901      	bls.n	80e0978 <__b_wait_until_fdcan_message_received+0x20>
			return BOOTLOADER_ERROR;
 80e0974:	2301      	movs	r3, #1
 80e0976:	e005      	b.n	80e0984 <__b_wait_until_fdcan_message_received+0x2c>
	while(!fdcan_test()){
 80e0978:	f000 f862 	bl	80e0a40 <fdcan_test>
 80e097c:	4603      	mov	r3, r0
 80e097e:	2b00      	cmp	r3, #0
 80e0980:	d0f1      	beq.n	80e0966 <__b_wait_until_fdcan_message_received+0xe>
		}
	}

	return BOOTLOADER_OK;
 80e0982:	2300      	movs	r3, #0
}
 80e0984:	4618      	mov	r0, r3
 80e0986:	bd80      	pop	{r7, pc}
 80e0988:	2400012c 	.word	0x2400012c

080e098c <fdcan_transmit>:

extern FDCAN_HandleTypeDef hfdcan1;
FDCAN_TxHeaderTypeDef tx_header;
FDCAN_RxHeaderTypeDef rx_header_buffer;

fdcan_error_t const fdcan_transmit(fdcan_packet_t* packet){
 80e098c:	b580      	push	{r7, lr}
 80e098e:	b082      	sub	sp, #8
 80e0990:	af00      	add	r7, sp, #0
 80e0992:	6078      	str	r0, [r7, #4]

		tx_header.Identifier = (uint32_t)packet->identifier;
 80e0994:	687b      	ldr	r3, [r7, #4]
 80e0996:	881b      	ldrh	r3, [r3, #0]
 80e0998:	461a      	mov	r2, r3
 80e099a:	4b17      	ldr	r3, [pc, #92]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e099c:	601a      	str	r2, [r3, #0]
		tx_header.IdType = FDCAN_EXTENDED_ID;
 80e099e:	4b16      	ldr	r3, [pc, #88]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80e09a4:	605a      	str	r2, [r3, #4]
		tx_header.TxFrameType = FDCAN_DATA_FRAME;
 80e09a6:	4b14      	ldr	r3, [pc, #80]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09a8:	2200      	movs	r2, #0
 80e09aa:	609a      	str	r2, [r3, #8]
		tx_header.DataLength = FDCAN_DLC_BYTES_64;
 80e09ac:	4b12      	ldr	r3, [pc, #72]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09ae:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 80e09b2:	60da      	str	r2, [r3, #12]
		tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80e09b4:	4b10      	ldr	r3, [pc, #64]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09b6:	2200      	movs	r2, #0
 80e09b8:	611a      	str	r2, [r3, #16]
		tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 80e09ba:	4b0f      	ldr	r3, [pc, #60]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09bc:	2200      	movs	r2, #0
 80e09be:	615a      	str	r2, [r3, #20]
		tx_header.FDFormat = FDCAN_FD_CAN;
 80e09c0:	4b0d      	ldr	r3, [pc, #52]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09c2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80e09c6:	619a      	str	r2, [r3, #24]
		tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80e09c8:	4b0b      	ldr	r3, [pc, #44]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09ca:	2200      	movs	r2, #0
 80e09cc:	61da      	str	r2, [r3, #28]
		tx_header.MessageMarker = 0;
 80e09ce:	4b0a      	ldr	r3, [pc, #40]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09d0:	2200      	movs	r2, #0
 80e09d2:	621a      	str	r2, [r3, #32]

	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, packet->data) != HAL_OK) {
 80e09d4:	687b      	ldr	r3, [r7, #4]
 80e09d6:	3302      	adds	r3, #2
 80e09d8:	461a      	mov	r2, r3
 80e09da:	4907      	ldr	r1, [pc, #28]	; (80e09f8 <fdcan_transmit+0x6c>)
 80e09dc:	4807      	ldr	r0, [pc, #28]	; (80e09fc <fdcan_transmit+0x70>)
 80e09de:	f001 f8e0 	bl	80e1ba2 <HAL_FDCAN_AddMessageToTxFifoQ>
 80e09e2:	4603      	mov	r3, r0
 80e09e4:	2b00      	cmp	r3, #0
 80e09e6:	d001      	beq.n	80e09ec <fdcan_transmit+0x60>
		return FDCAN_ERROR;
 80e09e8:	23ff      	movs	r3, #255	; 0xff
 80e09ea:	e000      	b.n	80e09ee <fdcan_transmit+0x62>
	}

	return FDCAN_OK;
 80e09ec:	2300      	movs	r3, #0
}
 80e09ee:	4618      	mov	r0, r3
 80e09f0:	3708      	adds	r7, #8
 80e09f2:	46bd      	mov	sp, r7
 80e09f4:	bd80      	pop	{r7, pc}
 80e09f6:	bf00      	nop
 80e09f8:	2400002c 	.word	0x2400002c
 80e09fc:	2400008c 	.word	0x2400008c

080e0a00 <fdcan_read>:

fdcan_error_t const fdcan_read(fdcan_packet_t* packet){
 80e0a00:	b580      	push	{r7, lr}
 80e0a02:	b082      	sub	sp, #8
 80e0a04:	af00      	add	r7, sp, #0
 80e0a06:	6078      	str	r0, [r7, #4]
	if(!fdcan_test()) {
 80e0a08:	f000 f81a 	bl	80e0a40 <fdcan_test>
 80e0a0c:	4603      	mov	r3, r0
 80e0a0e:	2b00      	cmp	r3, #0
 80e0a10:	d101      	bne.n	80e0a16 <fdcan_read+0x16>
		return FDCAN_EMPTY;
 80e0a12:	2301      	movs	r3, #1
 80e0a14:	e00c      	b.n	80e0a30 <fdcan_read+0x30>
	}

	HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rx_header_buffer, packet->data);
 80e0a16:	687b      	ldr	r3, [r7, #4]
 80e0a18:	3302      	adds	r3, #2
 80e0a1a:	4a07      	ldr	r2, [pc, #28]	; (80e0a38 <fdcan_read+0x38>)
 80e0a1c:	2140      	movs	r1, #64	; 0x40
 80e0a1e:	4807      	ldr	r0, [pc, #28]	; (80e0a3c <fdcan_read+0x3c>)
 80e0a20:	f001 f91a 	bl	80e1c58 <HAL_FDCAN_GetRxMessage>

	packet->identifier = rx_header_buffer.Identifier;
 80e0a24:	4b04      	ldr	r3, [pc, #16]	; (80e0a38 <fdcan_read+0x38>)
 80e0a26:	681b      	ldr	r3, [r3, #0]
 80e0a28:	b29a      	uxth	r2, r3
 80e0a2a:	687b      	ldr	r3, [r7, #4]
 80e0a2c:	801a      	strh	r2, [r3, #0]
	return FDCAN_OK;
 80e0a2e:	2300      	movs	r3, #0
}
 80e0a30:	4618      	mov	r0, r3
 80e0a32:	3708      	adds	r7, #8
 80e0a34:	46bd      	mov	sp, r7
 80e0a36:	bd80      	pop	{r7, pc}
 80e0a38:	24000050 	.word	0x24000050
 80e0a3c:	2400008c 	.word	0x2400008c

080e0a40 <fdcan_test>:

int const fdcan_test(void){
 80e0a40:	b480      	push	{r7}
 80e0a42:	af00      	add	r7, sp, #0
	return !((hfdcan1.Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U);
 80e0a44:	4b07      	ldr	r3, [pc, #28]	; (80e0a64 <fdcan_test+0x24>)
 80e0a46:	681b      	ldr	r3, [r3, #0]
 80e0a48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e0a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80e0a50:	2b00      	cmp	r3, #0
 80e0a52:	bf14      	ite	ne
 80e0a54:	2301      	movne	r3, #1
 80e0a56:	2300      	moveq	r3, #0
 80e0a58:	b2db      	uxtb	r3, r3
}
 80e0a5a:	4618      	mov	r0, r3
 80e0a5c:	46bd      	mov	sp, r7
 80e0a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e0a62:	4770      	bx	lr
 80e0a64:	2400008c 	.word	0x2400008c

080e0a68 <flash_read>:
* Function prototypes
****************************************************************************************/
sector_t const __flash_get_sector(const uint32_t address);
uint32_t const flash_get_sector_starting_address(const sector_t sector);

flash_error const flash_read(uint32_t source_addr, uint32_t* result, uint32_t number_of_words){
 80e0a68:	b580      	push	{r7, lr}
 80e0a6a:	b086      	sub	sp, #24
 80e0a6c:	af00      	add	r7, sp, #0
 80e0a6e:	60f8      	str	r0, [r7, #12]
 80e0a70:	60b9      	str	r1, [r7, #8]
 80e0a72:	607a      	str	r2, [r7, #4]
	if (source_addr < FLASH_START_ADDRESS || source_addr > FLASH_CODE_END_ADDRESS) {
 80e0a74:	68fb      	ldr	r3, [r7, #12]
 80e0a76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80e0a7a:	d303      	bcc.n	80e0a84 <flash_read+0x1c>
 80e0a7c:	68fb      	ldr	r3, [r7, #12]
 80e0a7e:	4a11      	ldr	r2, [pc, #68]	; (80e0ac4 <flash_read+0x5c>)
 80e0a80:	4293      	cmp	r3, r2
 80e0a82:	d901      	bls.n	80e0a88 <flash_read+0x20>
		return FLASH_PROTECTED_MEM;
 80e0a84:	2301      	movs	r3, #1
 80e0a86:	e018      	b.n	80e0aba <flash_read+0x52>
	}

	HAL_FLASH_Unlock();
 80e0a88:	f001 fd40 	bl	80e250c <HAL_FLASH_Unlock>
	uint32_t i;
	for (i = 0; i < number_of_words; i++) {
 80e0a8c:	2300      	movs	r3, #0
 80e0a8e:	617b      	str	r3, [r7, #20]
 80e0a90:	e00c      	b.n	80e0aac <flash_read+0x44>
		*result = *(__IO uint32_t *)(source_addr);
 80e0a92:	68fb      	ldr	r3, [r7, #12]
 80e0a94:	681a      	ldr	r2, [r3, #0]
 80e0a96:	68bb      	ldr	r3, [r7, #8]
 80e0a98:	601a      	str	r2, [r3, #0]
		source_addr += 4;
 80e0a9a:	68fb      	ldr	r3, [r7, #12]
 80e0a9c:	3304      	adds	r3, #4
 80e0a9e:	60fb      	str	r3, [r7, #12]
		result++;
 80e0aa0:	68bb      	ldr	r3, [r7, #8]
 80e0aa2:	3304      	adds	r3, #4
 80e0aa4:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < number_of_words; i++) {
 80e0aa6:	697b      	ldr	r3, [r7, #20]
 80e0aa8:	3301      	adds	r3, #1
 80e0aaa:	617b      	str	r3, [r7, #20]
 80e0aac:	697a      	ldr	r2, [r7, #20]
 80e0aae:	687b      	ldr	r3, [r7, #4]
 80e0ab0:	429a      	cmp	r2, r3
 80e0ab2:	d3ee      	bcc.n	80e0a92 <flash_read+0x2a>
	}
	HAL_FLASH_Lock();
 80e0ab4:	f001 fd4c 	bl	80e2550 <HAL_FLASH_Lock>

	return FLASH_OK;
 80e0ab8:	2300      	movs	r3, #0
}
 80e0aba:	4618      	mov	r0, r3
 80e0abc:	3718      	adds	r7, #24
 80e0abe:	46bd      	mov	sp, r7
 80e0ac0:	bd80      	pop	{r7, pc}
 80e0ac2:	bf00      	nop
 80e0ac4:	080bffff 	.word	0x080bffff

080e0ac8 <flash_write>:

flash_error const flash_write(uint32_t dest_addr, uint32_t* data, uint32_t number_of_words){
 80e0ac8:	b580      	push	{r7, lr}
 80e0aca:	b08a      	sub	sp, #40	; 0x28
 80e0acc:	af00      	add	r7, sp, #0
 80e0ace:	60f8      	str	r0, [r7, #12]
 80e0ad0:	60b9      	str	r1, [r7, #8]
 80e0ad2:	607a      	str	r2, [r7, #4]
	if (dest_addr < FLASH_SECTOR0_START_ADDRESS || dest_addr > FLASH_CODE_END_ADDRESS) {
 80e0ad4:	68fb      	ldr	r3, [r7, #12]
 80e0ad6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80e0ada:	d303      	bcc.n	80e0ae4 <flash_write+0x1c>
 80e0adc:	68fb      	ldr	r3, [r7, #12]
 80e0ade:	4a29      	ldr	r2, [pc, #164]	; (80e0b84 <flash_write+0xbc>)
 80e0ae0:	4293      	cmp	r3, r2
 80e0ae2:	d901      	bls.n	80e0ae8 <flash_write+0x20>
		return FLASH_PROTECTED_MEM;
 80e0ae4:	2301      	movs	r3, #1
 80e0ae6:	e048      	b.n	80e0b7a <flash_write+0xb2>
	}

	uint32_t index = 0;
 80e0ae8:	2300      	movs	r3, #0
 80e0aea:	627b      	str	r3, [r7, #36]	; 0x24

	sector_t start_sector =__flash_get_sector(dest_addr);;
 80e0aec:	68f8      	ldr	r0, [r7, #12]
 80e0aee:	f000 f87f 	bl	80e0bf0 <__flash_get_sector>
 80e0af2:	61f8      	str	r0, [r7, #28]
	uint32_t start_sector_addr = flash_get_sector_starting_address(start_sector);
 80e0af4:	69f8      	ldr	r0, [r7, #28]
 80e0af6:	f000 f8ed 	bl	80e0cd4 <flash_get_sector_starting_address>
 80e0afa:	6238      	str	r0, [r7, #32]

	uint32_t end_address = dest_addr + ((number_of_words * FLASH_32BITS_WORLD) - FLASH_32BITS_WORLD);
 80e0afc:	687a      	ldr	r2, [r7, #4]
 80e0afe:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80e0b02:	4413      	add	r3, r2
 80e0b04:	009b      	lsls	r3, r3, #2
 80e0b06:	68fa      	ldr	r2, [r7, #12]
 80e0b08:	4413      	add	r3, r2
 80e0b0a:	61bb      	str	r3, [r7, #24]
	uint32_t end_sector = __flash_get_sector(end_address);
 80e0b0c:	69b8      	ldr	r0, [r7, #24]
 80e0b0e:	f000 f86f 	bl	80e0bf0 <__flash_get_sector>
 80e0b12:	6178      	str	r0, [r7, #20]
	uint32_t write_number = (number_of_words/4);
 80e0b14:	687b      	ldr	r3, [r7, #4]
 80e0b16:	089b      	lsrs	r3, r3, #2
 80e0b18:	613b      	str	r3, [r7, #16]

	if (flash_erase(start_sector, end_sector) != FLASH_OK) {
 80e0b1a:	6979      	ldr	r1, [r7, #20]
 80e0b1c:	69f8      	ldr	r0, [r7, #28]
 80e0b1e:	f000 f833 	bl	80e0b88 <flash_erase>
 80e0b22:	4603      	mov	r3, r0
 80e0b24:	2b00      	cmp	r3, #0
 80e0b26:	d001      	beq.n	80e0b2c <flash_write+0x64>
		return FLASH_ERROR;
 80e0b28:	23ff      	movs	r3, #255	; 0xff
 80e0b2a:	e026      	b.n	80e0b7a <flash_write+0xb2>
	}

	HAL_FLASH_Unlock();
 80e0b2c:	f001 fcee 	bl	80e250c <HAL_FLASH_Unlock>
	while(index < write_number){
 80e0b30:	e01c      	b.n	80e0b6c <flash_write+0xa4>
		if (start_sector_addr > FLASH_CODE_END_ADDRESS) {
 80e0b32:	6a3b      	ldr	r3, [r7, #32]
 80e0b34:	4a13      	ldr	r2, [pc, #76]	; (80e0b84 <flash_write+0xbc>)
 80e0b36:	4293      	cmp	r3, r2
 80e0b38:	d901      	bls.n	80e0b3e <flash_write+0x76>
			return FLASH_PROTECTED_MEM;
 80e0b3a:	2301      	movs	r3, #1
 80e0b3c:	e01d      	b.n	80e0b7a <flash_write+0xb2>
		}

		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, start_sector_addr, (uint32_t)&data[index]) == HAL_OK) {
 80e0b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e0b40:	009b      	lsls	r3, r3, #2
 80e0b42:	68ba      	ldr	r2, [r7, #8]
 80e0b44:	4413      	add	r3, r2
 80e0b46:	461a      	mov	r2, r3
 80e0b48:	6a39      	ldr	r1, [r7, #32]
 80e0b4a:	2001      	movs	r0, #1
 80e0b4c:	f001 fc70 	bl	80e2430 <HAL_FLASH_Program>
 80e0b50:	4603      	mov	r3, r0
 80e0b52:	2b00      	cmp	r3, #0
 80e0b54:	d106      	bne.n	80e0b64 <flash_write+0x9c>
			start_sector_addr += FLASH_WORD_SIZE;
 80e0b56:	6a3b      	ldr	r3, [r7, #32]
 80e0b58:	3320      	adds	r3, #32
 80e0b5a:	623b      	str	r3, [r7, #32]
			index += FLASH_WORD_SIZE / FLASH_32BITS_WORLD;
 80e0b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e0b5e:	3308      	adds	r3, #8
 80e0b60:	627b      	str	r3, [r7, #36]	; 0x24
 80e0b62:	e003      	b.n	80e0b6c <flash_write+0xa4>
		}else{
			HAL_FLASH_Lock();
 80e0b64:	f001 fcf4 	bl	80e2550 <HAL_FLASH_Lock>
			return FLASH_ERROR;;
 80e0b68:	23ff      	movs	r3, #255	; 0xff
 80e0b6a:	e006      	b.n	80e0b7a <flash_write+0xb2>
	while(index < write_number){
 80e0b6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80e0b6e:	693b      	ldr	r3, [r7, #16]
 80e0b70:	429a      	cmp	r2, r3
 80e0b72:	d3de      	bcc.n	80e0b32 <flash_write+0x6a>
		}
	}
	HAL_FLASH_Lock();
 80e0b74:	f001 fcec 	bl	80e2550 <HAL_FLASH_Lock>

	return FLASH_OK;
 80e0b78:	2300      	movs	r3, #0
}
 80e0b7a:	4618      	mov	r0, r3
 80e0b7c:	3728      	adds	r7, #40	; 0x28
 80e0b7e:	46bd      	mov	sp, r7
 80e0b80:	bd80      	pop	{r7, pc}
 80e0b82:	bf00      	nop
 80e0b84:	080bffff 	.word	0x080bffff

080e0b88 <flash_erase>:

flash_error const flash_erase(const sector_t start_sector, const sector_t end_sector){
 80e0b88:	b580      	push	{r7, lr}
 80e0b8a:	b084      	sub	sp, #16
 80e0b8c:	af00      	add	r7, sp, #0
 80e0b8e:	6078      	str	r0, [r7, #4]
 80e0b90:	6039      	str	r1, [r7, #0]
	if (start_sector < FLASH_SECTOR_0 || end_sector >= FLASH_PROTECTED_SECTOR1) {
 80e0b92:	683b      	ldr	r3, [r7, #0]
 80e0b94:	2b05      	cmp	r3, #5
 80e0b96:	d901      	bls.n	80e0b9c <flash_erase+0x14>
		return FLASH_PROTECTED_MEM;
 80e0b98:	2301      	movs	r3, #1
 80e0b9a:	e023      	b.n	80e0be4 <flash_erase+0x5c>
	}

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t sectorError;

	EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 80e0b9c:	4b13      	ldr	r3, [pc, #76]	; (80e0bec <flash_erase+0x64>)
 80e0b9e:	2200      	movs	r2, #0
 80e0ba0:	601a      	str	r2, [r3, #0]
	EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 80e0ba2:	4b12      	ldr	r3, [pc, #72]	; (80e0bec <flash_erase+0x64>)
 80e0ba4:	2220      	movs	r2, #32
 80e0ba6:	611a      	str	r2, [r3, #16]
	EraseInitStruct.Sector        = start_sector;
 80e0ba8:	4a10      	ldr	r2, [pc, #64]	; (80e0bec <flash_erase+0x64>)
 80e0baa:	687b      	ldr	r3, [r7, #4]
 80e0bac:	6093      	str	r3, [r2, #8]
	EraseInitStruct.Banks    	  = FLASH_BANK_1;
 80e0bae:	4b0f      	ldr	r3, [pc, #60]	; (80e0bec <flash_erase+0x64>)
 80e0bb0:	2201      	movs	r2, #1
 80e0bb2:	605a      	str	r2, [r3, #4]
	EraseInitStruct.NbSectors     = (end_sector - start_sector) + 1;
 80e0bb4:	683a      	ldr	r2, [r7, #0]
 80e0bb6:	687b      	ldr	r3, [r7, #4]
 80e0bb8:	1ad3      	subs	r3, r2, r3
 80e0bba:	3301      	adds	r3, #1
 80e0bbc:	4a0b      	ldr	r2, [pc, #44]	; (80e0bec <flash_erase+0x64>)
 80e0bbe:	60d3      	str	r3, [r2, #12]

	HAL_FLASH_Unlock();
 80e0bc0:	f001 fca4 	bl	80e250c <HAL_FLASH_Unlock>

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &sectorError) != HAL_OK)
 80e0bc4:	f107 030c 	add.w	r3, r7, #12
 80e0bc8:	4619      	mov	r1, r3
 80e0bca:	4808      	ldr	r0, [pc, #32]	; (80e0bec <flash_erase+0x64>)
 80e0bcc:	f001 fd2e 	bl	80e262c <HAL_FLASHEx_Erase>
 80e0bd0:	4603      	mov	r3, r0
 80e0bd2:	2b00      	cmp	r3, #0
 80e0bd4:	d003      	beq.n	80e0bde <flash_erase+0x56>
	{
		HAL_FLASH_Lock();
 80e0bd6:	f001 fcbb 	bl	80e2550 <HAL_FLASH_Lock>
		return FLASH_ERROR;
 80e0bda:	23ff      	movs	r3, #255	; 0xff
 80e0bdc:	e002      	b.n	80e0be4 <flash_erase+0x5c>
	}

	HAL_FLASH_Lock();
 80e0bde:	f001 fcb7 	bl	80e2550 <HAL_FLASH_Lock>

	return FLASH_OK;
 80e0be2:	2300      	movs	r3, #0
}
 80e0be4:	4618      	mov	r0, r3
 80e0be6:	3710      	adds	r7, #16
 80e0be8:	46bd      	mov	sp, r7
 80e0bea:	bd80      	pop	{r7, pc}
 80e0bec:	24000078 	.word	0x24000078

080e0bf0 <__flash_get_sector>:


sector_t const __flash_get_sector(const uint32_t address){
 80e0bf0:	b480      	push	{r7}
 80e0bf2:	b085      	sub	sp, #20
 80e0bf4:	af00      	add	r7, sp, #0
 80e0bf6:	6078      	str	r0, [r7, #4]
	sector_t sector = (sector_t)FLASH_SECTOR_0;
 80e0bf8:	2300      	movs	r3, #0
 80e0bfa:	60fb      	str	r3, [r7, #12]

	/* BANK 1 */
	if((address >= 0x08000000) && (address < 0x08020000))
 80e0bfc:	687b      	ldr	r3, [r7, #4]
 80e0bfe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80e0c02:	d306      	bcc.n	80e0c12 <__flash_get_sector+0x22>
 80e0c04:	687b      	ldr	r3, [r7, #4]
 80e0c06:	4a2c      	ldr	r2, [pc, #176]	; (80e0cb8 <__flash_get_sector+0xc8>)
 80e0c08:	4293      	cmp	r3, r2
 80e0c0a:	d802      	bhi.n	80e0c12 <__flash_get_sector+0x22>
	{
		sector = FLASH_SECTOR_0;
 80e0c0c:	2300      	movs	r3, #0
 80e0c0e:	60fb      	str	r3, [r7, #12]
 80e0c10:	e04b      	b.n	80e0caa <__flash_get_sector+0xba>
	}
	else if((address >= 0x08020000) && (address < 0x08040000))
 80e0c12:	687b      	ldr	r3, [r7, #4]
 80e0c14:	4a28      	ldr	r2, [pc, #160]	; (80e0cb8 <__flash_get_sector+0xc8>)
 80e0c16:	4293      	cmp	r3, r2
 80e0c18:	d906      	bls.n	80e0c28 <__flash_get_sector+0x38>
 80e0c1a:	687b      	ldr	r3, [r7, #4]
 80e0c1c:	4a27      	ldr	r2, [pc, #156]	; (80e0cbc <__flash_get_sector+0xcc>)
 80e0c1e:	4293      	cmp	r3, r2
 80e0c20:	d802      	bhi.n	80e0c28 <__flash_get_sector+0x38>
	{
		sector = FLASH_SECTOR_1;
 80e0c22:	2301      	movs	r3, #1
 80e0c24:	60fb      	str	r3, [r7, #12]
 80e0c26:	e040      	b.n	80e0caa <__flash_get_sector+0xba>
	}
	else if((address >= 0x08040000) && (address < 0x08060000))
 80e0c28:	687b      	ldr	r3, [r7, #4]
 80e0c2a:	4a24      	ldr	r2, [pc, #144]	; (80e0cbc <__flash_get_sector+0xcc>)
 80e0c2c:	4293      	cmp	r3, r2
 80e0c2e:	d906      	bls.n	80e0c3e <__flash_get_sector+0x4e>
 80e0c30:	687b      	ldr	r3, [r7, #4]
 80e0c32:	4a23      	ldr	r2, [pc, #140]	; (80e0cc0 <__flash_get_sector+0xd0>)
 80e0c34:	4293      	cmp	r3, r2
 80e0c36:	d802      	bhi.n	80e0c3e <__flash_get_sector+0x4e>
	{
		sector = FLASH_SECTOR_2;
 80e0c38:	2302      	movs	r3, #2
 80e0c3a:	60fb      	str	r3, [r7, #12]
 80e0c3c:	e035      	b.n	80e0caa <__flash_get_sector+0xba>
	}
	else if((address >= 0x08060000) && (address < 0x08080000))
 80e0c3e:	687b      	ldr	r3, [r7, #4]
 80e0c40:	4a1f      	ldr	r2, [pc, #124]	; (80e0cc0 <__flash_get_sector+0xd0>)
 80e0c42:	4293      	cmp	r3, r2
 80e0c44:	d906      	bls.n	80e0c54 <__flash_get_sector+0x64>
 80e0c46:	687b      	ldr	r3, [r7, #4]
 80e0c48:	4a1e      	ldr	r2, [pc, #120]	; (80e0cc4 <__flash_get_sector+0xd4>)
 80e0c4a:	4293      	cmp	r3, r2
 80e0c4c:	d802      	bhi.n	80e0c54 <__flash_get_sector+0x64>
	{
		sector = FLASH_SECTOR_3;
 80e0c4e:	2303      	movs	r3, #3
 80e0c50:	60fb      	str	r3, [r7, #12]
 80e0c52:	e02a      	b.n	80e0caa <__flash_get_sector+0xba>
	}
	else if((address >= 0x08080000) && (address < 0x080A0000))
 80e0c54:	687b      	ldr	r3, [r7, #4]
 80e0c56:	4a1b      	ldr	r2, [pc, #108]	; (80e0cc4 <__flash_get_sector+0xd4>)
 80e0c58:	4293      	cmp	r3, r2
 80e0c5a:	d906      	bls.n	80e0c6a <__flash_get_sector+0x7a>
 80e0c5c:	687b      	ldr	r3, [r7, #4]
 80e0c5e:	4a1a      	ldr	r2, [pc, #104]	; (80e0cc8 <__flash_get_sector+0xd8>)
 80e0c60:	4293      	cmp	r3, r2
 80e0c62:	d802      	bhi.n	80e0c6a <__flash_get_sector+0x7a>
	{
		sector = FLASH_SECTOR_4;
 80e0c64:	2304      	movs	r3, #4
 80e0c66:	60fb      	str	r3, [r7, #12]
 80e0c68:	e01f      	b.n	80e0caa <__flash_get_sector+0xba>
	}
	else if((address >= 0x080A0000) && (address < 0x080C0000))
 80e0c6a:	687b      	ldr	r3, [r7, #4]
 80e0c6c:	4a16      	ldr	r2, [pc, #88]	; (80e0cc8 <__flash_get_sector+0xd8>)
 80e0c6e:	4293      	cmp	r3, r2
 80e0c70:	d906      	bls.n	80e0c80 <__flash_get_sector+0x90>
 80e0c72:	687b      	ldr	r3, [r7, #4]
 80e0c74:	4a15      	ldr	r2, [pc, #84]	; (80e0ccc <__flash_get_sector+0xdc>)
 80e0c76:	4293      	cmp	r3, r2
 80e0c78:	d802      	bhi.n	80e0c80 <__flash_get_sector+0x90>
	{
		sector = FLASH_SECTOR_5;
 80e0c7a:	2305      	movs	r3, #5
 80e0c7c:	60fb      	str	r3, [r7, #12]
 80e0c7e:	e014      	b.n	80e0caa <__flash_get_sector+0xba>
	}
	else if((address >= 0x080C0000) && (address < 0x080E0000))
 80e0c80:	687b      	ldr	r3, [r7, #4]
 80e0c82:	4a12      	ldr	r2, [pc, #72]	; (80e0ccc <__flash_get_sector+0xdc>)
 80e0c84:	4293      	cmp	r3, r2
 80e0c86:	d906      	bls.n	80e0c96 <__flash_get_sector+0xa6>
 80e0c88:	687b      	ldr	r3, [r7, #4]
 80e0c8a:	4a11      	ldr	r2, [pc, #68]	; (80e0cd0 <__flash_get_sector+0xe0>)
 80e0c8c:	4293      	cmp	r3, r2
 80e0c8e:	d802      	bhi.n	80e0c96 <__flash_get_sector+0xa6>
	{
		sector = FLASH_SECTOR_6;
 80e0c90:	2306      	movs	r3, #6
 80e0c92:	60fb      	str	r3, [r7, #12]
 80e0c94:	e009      	b.n	80e0caa <__flash_get_sector+0xba>
	}
	else if((address >= 0x080E0000) && (address < 0x08100000))
 80e0c96:	687b      	ldr	r3, [r7, #4]
 80e0c98:	4a0d      	ldr	r2, [pc, #52]	; (80e0cd0 <__flash_get_sector+0xe0>)
 80e0c9a:	4293      	cmp	r3, r2
 80e0c9c:	d905      	bls.n	80e0caa <__flash_get_sector+0xba>
 80e0c9e:	687b      	ldr	r3, [r7, #4]
 80e0ca0:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 80e0ca4:	d201      	bcs.n	80e0caa <__flash_get_sector+0xba>
	{
		sector = FLASH_SECTOR_7;
 80e0ca6:	2307      	movs	r3, #7
 80e0ca8:	60fb      	str	r3, [r7, #12]
	}

	return sector;
 80e0caa:	68fb      	ldr	r3, [r7, #12]
}
 80e0cac:	4618      	mov	r0, r3
 80e0cae:	3714      	adds	r7, #20
 80e0cb0:	46bd      	mov	sp, r7
 80e0cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e0cb6:	4770      	bx	lr
 80e0cb8:	0801ffff 	.word	0x0801ffff
 80e0cbc:	0803ffff 	.word	0x0803ffff
 80e0cc0:	0805ffff 	.word	0x0805ffff
 80e0cc4:	0807ffff 	.word	0x0807ffff
 80e0cc8:	0809ffff 	.word	0x0809ffff
 80e0ccc:	080bffff 	.word	0x080bffff
 80e0cd0:	080dffff 	.word	0x080dffff

080e0cd4 <flash_get_sector_starting_address>:

uint32_t const flash_get_sector_starting_address(const sector_t sector){
 80e0cd4:	b480      	push	{r7}
 80e0cd6:	b085      	sub	sp, #20
 80e0cd8:	af00      	add	r7, sp, #0
 80e0cda:	6078      	str	r0, [r7, #4]
	uint32_t address;
	switch ((uint32_t)sector) {
 80e0cdc:	687b      	ldr	r3, [r7, #4]
 80e0cde:	2b07      	cmp	r3, #7
 80e0ce0:	d82b      	bhi.n	80e0d3a <flash_get_sector_starting_address+0x66>
 80e0ce2:	a201      	add	r2, pc, #4	; (adr r2, 80e0ce8 <flash_get_sector_starting_address+0x14>)
 80e0ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e0ce8:	080e0d09 	.word	0x080e0d09
 80e0cec:	080e0d11 	.word	0x080e0d11
 80e0cf0:	080e0d17 	.word	0x080e0d17
 80e0cf4:	080e0d1d 	.word	0x080e0d1d
 80e0cf8:	080e0d23 	.word	0x080e0d23
 80e0cfc:	080e0d29 	.word	0x080e0d29
 80e0d00:	080e0d2f 	.word	0x080e0d2f
 80e0d04:	080e0d35 	.word	0x080e0d35
		case FLASH_SECTOR_0:
			address = FLASH_SECTOR0_START_ADDRESS;
 80e0d08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80e0d0c:	60fb      	str	r3, [r7, #12]
			break;
 80e0d0e:	e018      	b.n	80e0d42 <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_1:
			address = FLASH_SECTOR1_START_ADDRESS;
 80e0d10:	4b0f      	ldr	r3, [pc, #60]	; (80e0d50 <flash_get_sector_starting_address+0x7c>)
 80e0d12:	60fb      	str	r3, [r7, #12]
			break;
 80e0d14:	e015      	b.n	80e0d42 <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_2:
			address = FLASH_SECTOR2_START_ADDRESS;
 80e0d16:	4b0f      	ldr	r3, [pc, #60]	; (80e0d54 <flash_get_sector_starting_address+0x80>)
 80e0d18:	60fb      	str	r3, [r7, #12]
			break;
 80e0d1a:	e012      	b.n	80e0d42 <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_3:
			address = FLASH_SECTOR3_START_ADDRESS;
 80e0d1c:	4b0e      	ldr	r3, [pc, #56]	; (80e0d58 <flash_get_sector_starting_address+0x84>)
 80e0d1e:	60fb      	str	r3, [r7, #12]
			break;
 80e0d20:	e00f      	b.n	80e0d42 <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_4:
			address = FLASH_SECTOR4_START_ADDRESS;
 80e0d22:	4b0e      	ldr	r3, [pc, #56]	; (80e0d5c <flash_get_sector_starting_address+0x88>)
 80e0d24:	60fb      	str	r3, [r7, #12]
			break;
 80e0d26:	e00c      	b.n	80e0d42 <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_5:
			address = FLASH_SECTOR5_START_ADDRESS;
 80e0d28:	4b0d      	ldr	r3, [pc, #52]	; (80e0d60 <flash_get_sector_starting_address+0x8c>)
 80e0d2a:	60fb      	str	r3, [r7, #12]
			break;
 80e0d2c:	e009      	b.n	80e0d42 <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_6:
			address = FLASH_SECTOR6_START_ADDRESS;
 80e0d2e:	4b0d      	ldr	r3, [pc, #52]	; (80e0d64 <flash_get_sector_starting_address+0x90>)
 80e0d30:	60fb      	str	r3, [r7, #12]
			break;
 80e0d32:	e006      	b.n	80e0d42 <flash_get_sector_starting_address+0x6e>
		case FLASH_SECTOR_7:
			address = FLASH_SECTOR7_START_ADDRESS;
 80e0d34:	4b0c      	ldr	r3, [pc, #48]	; (80e0d68 <flash_get_sector_starting_address+0x94>)
 80e0d36:	60fb      	str	r3, [r7, #12]
			break;
 80e0d38:	e003      	b.n	80e0d42 <flash_get_sector_starting_address+0x6e>
		default:
			address = FLASH_SECTOR_ERROR;
 80e0d3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80e0d3e:	60fb      	str	r3, [r7, #12]
			break;
 80e0d40:	bf00      	nop
	}

	return address;
 80e0d42:	68fb      	ldr	r3, [r7, #12]
}
 80e0d44:	4618      	mov	r0, r3
 80e0d46:	3714      	adds	r7, #20
 80e0d48:	46bd      	mov	sp, r7
 80e0d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e0d4e:	4770      	bx	lr
 80e0d50:	08020000 	.word	0x08020000
 80e0d54:	08040000 	.word	0x08040000
 80e0d58:	08060000 	.word	0x08060000
 80e0d5c:	08080000 	.word	0x08080000
 80e0d60:	080a0000 	.word	0x080a0000
 80e0d64:	080c0000 	.word	0x080c0000
 80e0d68:	080e0000 	.word	0x080e0000

080e0d6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80e0d6c:	b580      	push	{r7, lr}
 80e0d6e:	b086      	sub	sp, #24
 80e0d70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80e0d72:	f000 fb97 	bl	80e14a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80e0d76:	f000 f845 	bl	80e0e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80e0d7a:	f000 f971 	bl	80e1060 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80e0d7e:	f000 f8b9 	bl	80e0ef4 <MX_FDCAN1_Init>
  MX_TIM23_Init();
 80e0d82:	f000 f91d 	bl	80e0fc0 <MX_TIM23_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim23);
 80e0d86:	481b      	ldr	r0, [pc, #108]	; (80e0df4 <main+0x88>)
 80e0d88:	f003 fece 	bl	80e4b28 <HAL_TIM_Base_Start>
  HAL_FDCAN_Start(&hfdcan1);
 80e0d8c:	481a      	ldr	r0, [pc, #104]	; (80e0df8 <main+0x8c>)
 80e0d8e:	f000 fedd 	bl	80e1b4c <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80e0d92:	2200      	movs	r2, #0
 80e0d94:	2101      	movs	r1, #1
 80e0d96:	4818      	ldr	r0, [pc, #96]	; (80e0df8 <main+0x8c>)
 80e0d98:	f001 f8cc 	bl	80e1f34 <HAL_FDCAN_ActivateNotification>

  __HAL_RCC_GPIOG_CLK_ENABLE(); //LEd de indicacion
 80e0d9c:	4b17      	ldr	r3, [pc, #92]	; (80e0dfc <main+0x90>)
 80e0d9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e0da2:	4a16      	ldr	r2, [pc, #88]	; (80e0dfc <main+0x90>)
 80e0da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80e0da8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e0dac:	4b13      	ldr	r3, [pc, #76]	; (80e0dfc <main+0x90>)
 80e0dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e0db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80e0db6:	603b      	str	r3, [r7, #0]
 80e0db8:	683b      	ldr	r3, [r7, #0]

  	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80e0dba:	1d3b      	adds	r3, r7, #4
 80e0dbc:	2200      	movs	r2, #0
 80e0dbe:	601a      	str	r2, [r3, #0]
 80e0dc0:	605a      	str	r2, [r3, #4]
 80e0dc2:	609a      	str	r2, [r3, #8]
 80e0dc4:	60da      	str	r2, [r3, #12]
 80e0dc6:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80e0dc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80e0dcc:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80e0dce:	2301      	movs	r3, #1
 80e0dd0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80e0dd2:	2300      	movs	r3, #0
 80e0dd4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80e0dd6:	2300      	movs	r3, #0
 80e0dd8:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80e0dda:	1d3b      	adds	r3, r7, #4
 80e0ddc:	4619      	mov	r1, r3
 80e0dde:	4808      	ldr	r0, [pc, #32]	; (80e0e00 <main+0x94>)
 80e0de0:	f001 fcf8 	bl	80e27d4 <HAL_GPIO_Init>


    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, GPIO_PIN_SET);
 80e0de4:	2201      	movs	r2, #1
 80e0de6:	2120      	movs	r1, #32
 80e0de8:	4805      	ldr	r0, [pc, #20]	; (80e0e00 <main+0x94>)
 80e0dea:	f001 fe9b 	bl	80e2b24 <HAL_GPIO_WritePin>

  bootloader_start();
 80e0dee:	f7ff fa8d 	bl	80e030c <bootloader_start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80e0df2:	e7fe      	b.n	80e0df2 <main+0x86>
 80e0df4:	2400012c 	.word	0x2400012c
 80e0df8:	2400008c 	.word	0x2400008c
 80e0dfc:	58024400 	.word	0x58024400
 80e0e00:	58021800 	.word	0x58021800

080e0e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80e0e04:	b580      	push	{r7, lr}
 80e0e06:	b09c      	sub	sp, #112	; 0x70
 80e0e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80e0e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80e0e0e:	224c      	movs	r2, #76	; 0x4c
 80e0e10:	2100      	movs	r1, #0
 80e0e12:	4618      	mov	r0, r3
 80e0e14:	f004 fa10 	bl	80e5238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80e0e18:	1d3b      	adds	r3, r7, #4
 80e0e1a:	2220      	movs	r2, #32
 80e0e1c:	2100      	movs	r1, #0
 80e0e1e:	4618      	mov	r0, r3
 80e0e20:	f004 fa0a 	bl	80e5238 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80e0e24:	2002      	movs	r0, #2
 80e0e26:	f001 feb1 	bl	80e2b8c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80e0e2a:	2300      	movs	r3, #0
 80e0e2c:	603b      	str	r3, [r7, #0]
 80e0e2e:	4b2f      	ldr	r3, [pc, #188]	; (80e0eec <SystemClock_Config+0xe8>)
 80e0e30:	699b      	ldr	r3, [r3, #24]
 80e0e32:	4a2e      	ldr	r2, [pc, #184]	; (80e0eec <SystemClock_Config+0xe8>)
 80e0e34:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80e0e38:	6193      	str	r3, [r2, #24]
 80e0e3a:	4b2c      	ldr	r3, [pc, #176]	; (80e0eec <SystemClock_Config+0xe8>)
 80e0e3c:	699b      	ldr	r3, [r3, #24]
 80e0e3e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80e0e42:	603b      	str	r3, [r7, #0]
 80e0e44:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80e0e46:	bf00      	nop
 80e0e48:	4b28      	ldr	r3, [pc, #160]	; (80e0eec <SystemClock_Config+0xe8>)
 80e0e4a:	699b      	ldr	r3, [r3, #24]
 80e0e4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e0e50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e0e54:	d1f8      	bne.n	80e0e48 <SystemClock_Config+0x44>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80e0e56:	4b26      	ldr	r3, [pc, #152]	; (80e0ef0 <SystemClock_Config+0xec>)
 80e0e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e0e5a:	f023 0303 	bic.w	r3, r3, #3
 80e0e5e:	4a24      	ldr	r2, [pc, #144]	; (80e0ef0 <SystemClock_Config+0xec>)
 80e0e60:	f043 0302 	orr.w	r3, r3, #2
 80e0e64:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80e0e66:	2301      	movs	r3, #1
 80e0e68:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80e0e6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80e0e6e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80e0e70:	2302      	movs	r3, #2
 80e0e72:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80e0e74:	2302      	movs	r3, #2
 80e0e76:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80e0e78:	2302      	movs	r3, #2
 80e0e7a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 80e0e7c:	232c      	movs	r3, #44	; 0x2c
 80e0e7e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80e0e80:	2301      	movs	r3, #1
 80e0e82:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80e0e84:	2304      	movs	r3, #4
 80e0e86:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80e0e88:	2302      	movs	r3, #2
 80e0e8a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80e0e8c:	230c      	movs	r3, #12
 80e0e8e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80e0e90:	2300      	movs	r3, #0
 80e0e92:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80e0e94:	2300      	movs	r3, #0
 80e0e96:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80e0e98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80e0e9c:	4618      	mov	r0, r3
 80e0e9e:	f001 feaf 	bl	80e2c00 <HAL_RCC_OscConfig>
 80e0ea2:	4603      	mov	r3, r0
 80e0ea4:	2b00      	cmp	r3, #0
 80e0ea6:	d001      	beq.n	80e0eac <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80e0ea8:	f000 f95c 	bl	80e1164 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80e0eac:	233f      	movs	r3, #63	; 0x3f
 80e0eae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80e0eb0:	2303      	movs	r3, #3
 80e0eb2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80e0eb4:	2300      	movs	r3, #0
 80e0eb6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80e0eb8:	2308      	movs	r3, #8
 80e0eba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80e0ebc:	2340      	movs	r3, #64	; 0x40
 80e0ebe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80e0ec0:	2340      	movs	r3, #64	; 0x40
 80e0ec2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80e0ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80e0ec8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80e0eca:	2340      	movs	r3, #64	; 0x40
 80e0ecc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80e0ece:	1d3b      	adds	r3, r7, #4
 80e0ed0:	2103      	movs	r1, #3
 80e0ed2:	4618      	mov	r0, r3
 80e0ed4:	f002 fa42 	bl	80e335c <HAL_RCC_ClockConfig>
 80e0ed8:	4603      	mov	r3, r0
 80e0eda:	2b00      	cmp	r3, #0
 80e0edc:	d001      	beq.n	80e0ee2 <SystemClock_Config+0xde>
  {
    Error_Handler();
 80e0ede:	f000 f941 	bl	80e1164 <Error_Handler>
  }
}
 80e0ee2:	bf00      	nop
 80e0ee4:	3770      	adds	r7, #112	; 0x70
 80e0ee6:	46bd      	mov	sp, r7
 80e0ee8:	bd80      	pop	{r7, pc}
 80e0eea:	bf00      	nop
 80e0eec:	58024800 	.word	0x58024800
 80e0ef0:	58024400 	.word	0x58024400

080e0ef4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80e0ef4:	b580      	push	{r7, lr}
 80e0ef6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
	  hfdcan1.Instance = FDCAN1;
 80e0ef8:	4b2f      	ldr	r3, [pc, #188]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0efa:	4a30      	ldr	r2, [pc, #192]	; (80e0fbc <MX_FDCAN1_Init+0xc8>)
 80e0efc:	601a      	str	r2, [r3, #0]
	  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 80e0efe:	4b2e      	ldr	r3, [pc, #184]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f00:	f44f 7280 	mov.w	r2, #256	; 0x100
 80e0f04:	609a      	str	r2, [r3, #8]
	  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80e0f06:	4b2c      	ldr	r3, [pc, #176]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f08:	2200      	movs	r2, #0
 80e0f0a:	60da      	str	r2, [r3, #12]
	  hfdcan1.Init.AutoRetransmission = DISABLE;
 80e0f0c:	4b2a      	ldr	r3, [pc, #168]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f0e:	2200      	movs	r2, #0
 80e0f10:	741a      	strb	r2, [r3, #16]
	  hfdcan1.Init.TransmitPause = DISABLE;
 80e0f12:	4b29      	ldr	r3, [pc, #164]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f14:	2200      	movs	r2, #0
 80e0f16:	745a      	strb	r2, [r3, #17]
	  hfdcan1.Init.ProtocolException = DISABLE;
 80e0f18:	4b27      	ldr	r3, [pc, #156]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f1a:	2200      	movs	r2, #0
 80e0f1c:	749a      	strb	r2, [r3, #18]
	  hfdcan1.Init.NominalPrescaler = 1;
 80e0f1e:	4b26      	ldr	r3, [pc, #152]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f20:	2201      	movs	r2, #1
 80e0f22:	615a      	str	r2, [r3, #20]
	  hfdcan1.Init.NominalSyncJumpWidth = 4;
 80e0f24:	4b24      	ldr	r3, [pc, #144]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f26:	2204      	movs	r2, #4
 80e0f28:	619a      	str	r2, [r3, #24]
	  hfdcan1.Init.NominalTimeSeg1 = 15;
 80e0f2a:	4b23      	ldr	r3, [pc, #140]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f2c:	220f      	movs	r2, #15
 80e0f2e:	61da      	str	r2, [r3, #28]
	  hfdcan1.Init.NominalTimeSeg2 = 4;
 80e0f30:	4b21      	ldr	r3, [pc, #132]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f32:	2204      	movs	r2, #4
 80e0f34:	621a      	str	r2, [r3, #32]
	  hfdcan1.Init.DataPrescaler = 11;
 80e0f36:	4b20      	ldr	r3, [pc, #128]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f38:	220b      	movs	r2, #11
 80e0f3a:	625a      	str	r2, [r3, #36]	; 0x24
	  hfdcan1.Init.DataSyncJumpWidth = 4;
 80e0f3c:	4b1e      	ldr	r3, [pc, #120]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f3e:	2204      	movs	r2, #4
 80e0f40:	629a      	str	r2, [r3, #40]	; 0x28
	  hfdcan1.Init.DataTimeSeg1 = 17;
 80e0f42:	4b1d      	ldr	r3, [pc, #116]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f44:	2211      	movs	r2, #17
 80e0f46:	62da      	str	r2, [r3, #44]	; 0x2c
	  hfdcan1.Init.DataTimeSeg2 = 8;
 80e0f48:	4b1b      	ldr	r3, [pc, #108]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f4a:	2208      	movs	r2, #8
 80e0f4c:	631a      	str	r2, [r3, #48]	; 0x30
	  hfdcan1.Init.MessageRAMOffset = 0;
 80e0f4e:	4b1a      	ldr	r3, [pc, #104]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f50:	2200      	movs	r2, #0
 80e0f52:	635a      	str	r2, [r3, #52]	; 0x34
	  hfdcan1.Init.StdFiltersNbr = 0;
 80e0f54:	4b18      	ldr	r3, [pc, #96]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f56:	2200      	movs	r2, #0
 80e0f58:	639a      	str	r2, [r3, #56]	; 0x38
	  hfdcan1.Init.ExtFiltersNbr = 0;
 80e0f5a:	4b17      	ldr	r3, [pc, #92]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f5c:	2200      	movs	r2, #0
 80e0f5e:	63da      	str	r2, [r3, #60]	; 0x3c
	  hfdcan1.Init.RxFifo0ElmtsNbr = 16;
 80e0f60:	4b15      	ldr	r3, [pc, #84]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f62:	2210      	movs	r2, #16
 80e0f64:	641a      	str	r2, [r3, #64]	; 0x40
	  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_64;
 80e0f66:	4b14      	ldr	r3, [pc, #80]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f68:	2212      	movs	r2, #18
 80e0f6a:	645a      	str	r2, [r3, #68]	; 0x44
	  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80e0f6c:	4b12      	ldr	r3, [pc, #72]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f6e:	2200      	movs	r2, #0
 80e0f70:	649a      	str	r2, [r3, #72]	; 0x48
	  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_64;
 80e0f72:	4b11      	ldr	r3, [pc, #68]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f74:	2212      	movs	r2, #18
 80e0f76:	64da      	str	r2, [r3, #76]	; 0x4c
	  hfdcan1.Init.RxBuffersNbr = 0;
 80e0f78:	4b0f      	ldr	r3, [pc, #60]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f7a:	2200      	movs	r2, #0
 80e0f7c:	651a      	str	r2, [r3, #80]	; 0x50
	  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_64;
 80e0f7e:	4b0e      	ldr	r3, [pc, #56]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f80:	2212      	movs	r2, #18
 80e0f82:	655a      	str	r2, [r3, #84]	; 0x54
	  hfdcan1.Init.TxEventsNbr = 0;
 80e0f84:	4b0c      	ldr	r3, [pc, #48]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f86:	2200      	movs	r2, #0
 80e0f88:	659a      	str	r2, [r3, #88]	; 0x58
	  hfdcan1.Init.TxBuffersNbr = 0;
 80e0f8a:	4b0b      	ldr	r3, [pc, #44]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f8c:	2200      	movs	r2, #0
 80e0f8e:	65da      	str	r2, [r3, #92]	; 0x5c
	  hfdcan1.Init.TxFifoQueueElmtsNbr = 16;
 80e0f90:	4b09      	ldr	r3, [pc, #36]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f92:	2210      	movs	r2, #16
 80e0f94:	661a      	str	r2, [r3, #96]	; 0x60
	  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80e0f96:	4b08      	ldr	r3, [pc, #32]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f98:	2200      	movs	r2, #0
 80e0f9a:	665a      	str	r2, [r3, #100]	; 0x64
	  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_64;
 80e0f9c:	4b06      	ldr	r3, [pc, #24]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0f9e:	2212      	movs	r2, #18
 80e0fa0:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80e0fa2:	4805      	ldr	r0, [pc, #20]	; (80e0fb8 <MX_FDCAN1_Init+0xc4>)
 80e0fa4:	f000 fbf4 	bl	80e1790 <HAL_FDCAN_Init>
 80e0fa8:	4603      	mov	r3, r0
 80e0faa:	2b00      	cmp	r3, #0
 80e0fac:	d001      	beq.n	80e0fb2 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80e0fae:	f000 f8d9 	bl	80e1164 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80e0fb2:	bf00      	nop
 80e0fb4:	bd80      	pop	{r7, pc}
 80e0fb6:	bf00      	nop
 80e0fb8:	2400008c 	.word	0x2400008c
 80e0fbc:	4000a000 	.word	0x4000a000

080e0fc0 <MX_TIM23_Init>:
  * @brief TIM23 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM23_Init(void)
{
 80e0fc0:	b580      	push	{r7, lr}
 80e0fc2:	b088      	sub	sp, #32
 80e0fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM23_Init 0 */

  /* USER CODE END TIM23_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80e0fc6:	f107 0310 	add.w	r3, r7, #16
 80e0fca:	2200      	movs	r2, #0
 80e0fcc:	601a      	str	r2, [r3, #0]
 80e0fce:	605a      	str	r2, [r3, #4]
 80e0fd0:	609a      	str	r2, [r3, #8]
 80e0fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80e0fd4:	1d3b      	adds	r3, r7, #4
 80e0fd6:	2200      	movs	r2, #0
 80e0fd8:	601a      	str	r2, [r3, #0]
 80e0fda:	605a      	str	r2, [r3, #4]
 80e0fdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM23_Init 1 */

  /* USER CODE END TIM23_Init 1 */
  htim23.Instance = TIM23;
 80e0fde:	4b1e      	ldr	r3, [pc, #120]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e0fe0:	4a1e      	ldr	r2, [pc, #120]	; (80e105c <MX_TIM23_Init+0x9c>)
 80e0fe2:	601a      	str	r2, [r3, #0]
  htim23.Init.Prescaler = 55000;
 80e0fe4:	4b1c      	ldr	r3, [pc, #112]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e0fe6:	f24d 62d8 	movw	r2, #55000	; 0xd6d8
 80e0fea:	605a      	str	r2, [r3, #4]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 80e0fec:	4b1a      	ldr	r3, [pc, #104]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e0fee:	2200      	movs	r2, #0
 80e0ff0:	609a      	str	r2, [r3, #8]
  htim23.Init.Period = 4294967295;
 80e0ff2:	4b19      	ldr	r3, [pc, #100]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e0ff4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80e0ff8:	60da      	str	r2, [r3, #12]
  htim23.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80e0ffa:	4b17      	ldr	r3, [pc, #92]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e0ffc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80e1000:	611a      	str	r2, [r3, #16]
  htim23.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80e1002:	4b15      	ldr	r3, [pc, #84]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e1004:	2200      	movs	r2, #0
 80e1006:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim23) != HAL_OK)
 80e1008:	4813      	ldr	r0, [pc, #76]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e100a:	f003 fd35 	bl	80e4a78 <HAL_TIM_Base_Init>
 80e100e:	4603      	mov	r3, r0
 80e1010:	2b00      	cmp	r3, #0
 80e1012:	d001      	beq.n	80e1018 <MX_TIM23_Init+0x58>
  {
    Error_Handler();
 80e1014:	f000 f8a6 	bl	80e1164 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80e1018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80e101c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim23, &sClockSourceConfig) != HAL_OK)
 80e101e:	f107 0310 	add.w	r3, r7, #16
 80e1022:	4619      	mov	r1, r3
 80e1024:	480c      	ldr	r0, [pc, #48]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e1026:	f003 fdfd 	bl	80e4c24 <HAL_TIM_ConfigClockSource>
 80e102a:	4603      	mov	r3, r0
 80e102c:	2b00      	cmp	r3, #0
 80e102e:	d001      	beq.n	80e1034 <MX_TIM23_Init+0x74>
  {
    Error_Handler();
 80e1030:	f000 f898 	bl	80e1164 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80e1034:	2300      	movs	r3, #0
 80e1036:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80e1038:	2300      	movs	r3, #0
 80e103a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim23, &sMasterConfig) != HAL_OK)
 80e103c:	1d3b      	adds	r3, r7, #4
 80e103e:	4619      	mov	r1, r3
 80e1040:	4805      	ldr	r0, [pc, #20]	; (80e1058 <MX_TIM23_Init+0x98>)
 80e1042:	f004 f82b 	bl	80e509c <HAL_TIMEx_MasterConfigSynchronization>
 80e1046:	4603      	mov	r3, r0
 80e1048:	2b00      	cmp	r3, #0
 80e104a:	d001      	beq.n	80e1050 <MX_TIM23_Init+0x90>
  {
    Error_Handler();
 80e104c:	f000 f88a 	bl	80e1164 <Error_Handler>
  }
  /* USER CODE BEGIN TIM23_Init 2 */

  /* USER CODE END TIM23_Init 2 */

}
 80e1050:	bf00      	nop
 80e1052:	3720      	adds	r7, #32
 80e1054:	46bd      	mov	sp, r7
 80e1056:	bd80      	pop	{r7, pc}
 80e1058:	2400012c 	.word	0x2400012c
 80e105c:	4000e000 	.word	0x4000e000

080e1060 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80e1060:	b580      	push	{r7, lr}
 80e1062:	b08c      	sub	sp, #48	; 0x30
 80e1064:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80e1066:	f107 031c 	add.w	r3, r7, #28
 80e106a:	2200      	movs	r2, #0
 80e106c:	601a      	str	r2, [r3, #0]
 80e106e:	605a      	str	r2, [r3, #4]
 80e1070:	609a      	str	r2, [r3, #8]
 80e1072:	60da      	str	r2, [r3, #12]
 80e1074:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80e1076:	4b39      	ldr	r3, [pc, #228]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e1078:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e107c:	4a37      	ldr	r2, [pc, #220]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e107e:	f043 0304 	orr.w	r3, r3, #4
 80e1082:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e1086:	4b35      	ldr	r3, [pc, #212]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e1088:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e108c:	f003 0304 	and.w	r3, r3, #4
 80e1090:	61bb      	str	r3, [r7, #24]
 80e1092:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80e1094:	4b31      	ldr	r3, [pc, #196]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e1096:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e109a:	4a30      	ldr	r2, [pc, #192]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e109c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80e10a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e10a4:	4b2d      	ldr	r3, [pc, #180]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e10aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80e10ae:	617b      	str	r3, [r7, #20]
 80e10b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80e10b2:	4b2a      	ldr	r3, [pc, #168]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e10b8:	4a28      	ldr	r2, [pc, #160]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80e10be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e10c2:	4b26      	ldr	r3, [pc, #152]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e10c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80e10cc:	613b      	str	r3, [r7, #16]
 80e10ce:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80e10d0:	4b22      	ldr	r3, [pc, #136]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e10d6:	4a21      	ldr	r2, [pc, #132]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10d8:	f043 0301 	orr.w	r3, r3, #1
 80e10dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e10e0:	4b1e      	ldr	r3, [pc, #120]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e10e6:	f003 0301 	and.w	r3, r3, #1
 80e10ea:	60fb      	str	r3, [r7, #12]
 80e10ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80e10ee:	4b1b      	ldr	r3, [pc, #108]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e10f4:	4a19      	ldr	r2, [pc, #100]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e10f6:	f043 0308 	orr.w	r3, r3, #8
 80e10fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e10fe:	4b17      	ldr	r3, [pc, #92]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e1100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1104:	f003 0308 	and.w	r3, r3, #8
 80e1108:	60bb      	str	r3, [r7, #8]
 80e110a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80e110c:	4b13      	ldr	r3, [pc, #76]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e110e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1112:	4a12      	ldr	r2, [pc, #72]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e1114:	f043 0302 	orr.w	r3, r3, #2
 80e1118:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e111c:	4b0f      	ldr	r3, [pc, #60]	; (80e115c <MX_GPIO_Init+0xfc>)
 80e111e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1122:	f003 0302 	and.w	r3, r3, #2
 80e1126:	607b      	str	r3, [r7, #4]
 80e1128:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED_SLEEP_Pin|LED_FLASH_Pin|LED_CAN_Pin|LED_FAULT_Pin
 80e112a:	2200      	movs	r2, #0
 80e112c:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 80e1130:	480b      	ldr	r0, [pc, #44]	; (80e1160 <MX_GPIO_Init+0x100>)
 80e1132:	f001 fcf7 	bl	80e2b24 <HAL_GPIO_WritePin>
                          |LED_OPERATIONAL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_SLEEP_Pin LED_FLASH_Pin LED_CAN_Pin LED_FAULT_Pin
                           LED_OPERATIONAL_Pin */
  GPIO_InitStruct.Pin = LED_SLEEP_Pin|LED_FLASH_Pin|LED_CAN_Pin|LED_FAULT_Pin
 80e1136:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 80e113a:	61fb      	str	r3, [r7, #28]
                          |LED_OPERATIONAL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80e113c:	2301      	movs	r3, #1
 80e113e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80e1140:	2300      	movs	r3, #0
 80e1142:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80e1144:	2300      	movs	r3, #0
 80e1146:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80e1148:	f107 031c 	add.w	r3, r7, #28
 80e114c:	4619      	mov	r1, r3
 80e114e:	4804      	ldr	r0, [pc, #16]	; (80e1160 <MX_GPIO_Init+0x100>)
 80e1150:	f001 fb40 	bl	80e27d4 <HAL_GPIO_Init>

}
 80e1154:	bf00      	nop
 80e1156:	3730      	adds	r7, #48	; 0x30
 80e1158:	46bd      	mov	sp, r7
 80e115a:	bd80      	pop	{r7, pc}
 80e115c:	58024400 	.word	0x58024400
 80e1160:	58021800 	.word	0x58021800

080e1164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80e1164:	b580      	push	{r7, lr}
 80e1166:	b082      	sub	sp, #8
 80e1168:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80e116a:	b672      	cpsid	i
}
 80e116c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 80e116e:	2180      	movs	r1, #128	; 0x80
 80e1170:	4807      	ldr	r0, [pc, #28]	; (80e1190 <Error_Handler+0x2c>)
 80e1172:	f001 fcf0 	bl	80e2b56 <HAL_GPIO_TogglePin>
	  uint32_t i;
	  for (i = 0; i < 10000000; ++i) {
 80e1176:	2300      	movs	r3, #0
 80e1178:	607b      	str	r3, [r7, #4]
 80e117a:	e003      	b.n	80e1184 <Error_Handler+0x20>
		  __NOP();
 80e117c:	bf00      	nop
	  for (i = 0; i < 10000000; ++i) {
 80e117e:	687b      	ldr	r3, [r7, #4]
 80e1180:	3301      	adds	r3, #1
 80e1182:	607b      	str	r3, [r7, #4]
 80e1184:	687b      	ldr	r3, [r7, #4]
 80e1186:	4a03      	ldr	r2, [pc, #12]	; (80e1194 <Error_Handler+0x30>)
 80e1188:	4293      	cmp	r3, r2
 80e118a:	d3f7      	bcc.n	80e117c <Error_Handler+0x18>
  {
 80e118c:	e7ef      	b.n	80e116e <Error_Handler+0xa>
 80e118e:	bf00      	nop
 80e1190:	58021800 	.word	0x58021800
 80e1194:	00989680 	.word	0x00989680

080e1198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80e1198:	b480      	push	{r7}
 80e119a:	b083      	sub	sp, #12
 80e119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80e119e:	4b0a      	ldr	r3, [pc, #40]	; (80e11c8 <HAL_MspInit+0x30>)
 80e11a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80e11a4:	4a08      	ldr	r2, [pc, #32]	; (80e11c8 <HAL_MspInit+0x30>)
 80e11a6:	f043 0302 	orr.w	r3, r3, #2
 80e11aa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80e11ae:	4b06      	ldr	r3, [pc, #24]	; (80e11c8 <HAL_MspInit+0x30>)
 80e11b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80e11b4:	f003 0302 	and.w	r3, r3, #2
 80e11b8:	607b      	str	r3, [r7, #4]
 80e11ba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80e11bc:	bf00      	nop
 80e11be:	370c      	adds	r7, #12
 80e11c0:	46bd      	mov	sp, r7
 80e11c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e11c6:	4770      	bx	lr
 80e11c8:	58024400 	.word	0x58024400

080e11cc <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80e11cc:	b580      	push	{r7, lr}
 80e11ce:	b0b6      	sub	sp, #216	; 0xd8
 80e11d0:	af00      	add	r7, sp, #0
 80e11d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80e11d4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80e11d8:	2200      	movs	r2, #0
 80e11da:	601a      	str	r2, [r3, #0]
 80e11dc:	605a      	str	r2, [r3, #4]
 80e11de:	609a      	str	r2, [r3, #8]
 80e11e0:	60da      	str	r2, [r3, #12]
 80e11e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80e11e4:	f107 0310 	add.w	r3, r7, #16
 80e11e8:	22b4      	movs	r2, #180	; 0xb4
 80e11ea:	2100      	movs	r1, #0
 80e11ec:	4618      	mov	r0, r3
 80e11ee:	f004 f823 	bl	80e5238 <memset>
  if(hfdcan->Instance==FDCAN1)
 80e11f2:	687b      	ldr	r3, [r7, #4]
 80e11f4:	681b      	ldr	r3, [r3, #0]
 80e11f6:	4a2d      	ldr	r2, [pc, #180]	; (80e12ac <HAL_FDCAN_MspInit+0xe0>)
 80e11f8:	4293      	cmp	r3, r2
 80e11fa:	d152      	bne.n	80e12a2 <HAL_FDCAN_MspInit+0xd6>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80e11fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80e1200:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 25;
 80e1202:	2319      	movs	r3, #25
 80e1204:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 200;
 80e1206:	23c8      	movs	r3, #200	; 0xc8
 80e1208:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80e120a:	2302      	movs	r3, #2
 80e120c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 10;
 80e120e:	230a      	movs	r3, #10
 80e1210:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80e1212:	2302      	movs	r3, #2
 80e1214:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 80e1216:	2300      	movs	r3, #0
 80e1218:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80e121a:	2320      	movs	r3, #32
 80e121c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80e121e:	2300      	movs	r3, #0
 80e1220:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 80e1222:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80e1226:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80e1228:	f107 0310 	add.w	r3, r7, #16
 80e122c:	4618      	mov	r0, r3
 80e122e:	f002 fbc5 	bl	80e39bc <HAL_RCCEx_PeriphCLKConfig>
 80e1232:	4603      	mov	r3, r0
 80e1234:	2b00      	cmp	r3, #0
 80e1236:	d001      	beq.n	80e123c <HAL_FDCAN_MspInit+0x70>
    {
      Error_Handler();
 80e1238:	f7ff ff94 	bl	80e1164 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80e123c:	4b1c      	ldr	r3, [pc, #112]	; (80e12b0 <HAL_FDCAN_MspInit+0xe4>)
 80e123e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80e1242:	4a1b      	ldr	r2, [pc, #108]	; (80e12b0 <HAL_FDCAN_MspInit+0xe4>)
 80e1244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80e1248:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80e124c:	4b18      	ldr	r3, [pc, #96]	; (80e12b0 <HAL_FDCAN_MspInit+0xe4>)
 80e124e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80e1252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e1256:	60fb      	str	r3, [r7, #12]
 80e1258:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80e125a:	4b15      	ldr	r3, [pc, #84]	; (80e12b0 <HAL_FDCAN_MspInit+0xe4>)
 80e125c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1260:	4a13      	ldr	r2, [pc, #76]	; (80e12b0 <HAL_FDCAN_MspInit+0xe4>)
 80e1262:	f043 0308 	orr.w	r3, r3, #8
 80e1266:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80e126a:	4b11      	ldr	r3, [pc, #68]	; (80e12b0 <HAL_FDCAN_MspInit+0xe4>)
 80e126c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80e1270:	f003 0308 	and.w	r3, r3, #8
 80e1274:	60bb      	str	r3, [r7, #8]
 80e1276:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80e1278:	2303      	movs	r3, #3
 80e127a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80e127e:	2302      	movs	r3, #2
 80e1280:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80e1284:	2300      	movs	r3, #0
 80e1286:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80e128a:	2300      	movs	r3, #0
 80e128c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80e1290:	2309      	movs	r3, #9
 80e1292:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80e1296:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80e129a:	4619      	mov	r1, r3
 80e129c:	4805      	ldr	r0, [pc, #20]	; (80e12b4 <HAL_FDCAN_MspInit+0xe8>)
 80e129e:	f001 fa99 	bl	80e27d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80e12a2:	bf00      	nop
 80e12a4:	37d8      	adds	r7, #216	; 0xd8
 80e12a6:	46bd      	mov	sp, r7
 80e12a8:	bd80      	pop	{r7, pc}
 80e12aa:	bf00      	nop
 80e12ac:	4000a000 	.word	0x4000a000
 80e12b0:	58024400 	.word	0x58024400
 80e12b4:	58020c00 	.word	0x58020c00

080e12b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80e12b8:	b480      	push	{r7}
 80e12ba:	b085      	sub	sp, #20
 80e12bc:	af00      	add	r7, sp, #0
 80e12be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM23)
 80e12c0:	687b      	ldr	r3, [r7, #4]
 80e12c2:	681b      	ldr	r3, [r3, #0]
 80e12c4:	4a0b      	ldr	r2, [pc, #44]	; (80e12f4 <HAL_TIM_Base_MspInit+0x3c>)
 80e12c6:	4293      	cmp	r3, r2
 80e12c8:	d10e      	bne.n	80e12e8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM23_MspInit 0 */

  /* USER CODE END TIM23_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM23_CLK_ENABLE();
 80e12ca:	4b0b      	ldr	r3, [pc, #44]	; (80e12f8 <HAL_TIM_Base_MspInit+0x40>)
 80e12cc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80e12d0:	4a09      	ldr	r2, [pc, #36]	; (80e12f8 <HAL_TIM_Base_MspInit+0x40>)
 80e12d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80e12d6:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80e12da:	4b07      	ldr	r3, [pc, #28]	; (80e12f8 <HAL_TIM_Base_MspInit+0x40>)
 80e12dc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80e12e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80e12e4:	60fb      	str	r3, [r7, #12]
 80e12e6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM23_MspInit 1 */

  /* USER CODE END TIM23_MspInit 1 */
  }

}
 80e12e8:	bf00      	nop
 80e12ea:	3714      	adds	r7, #20
 80e12ec:	46bd      	mov	sp, r7
 80e12ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e12f2:	4770      	bx	lr
 80e12f4:	4000e000 	.word	0x4000e000
 80e12f8:	58024400 	.word	0x58024400

080e12fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80e12fc:	b480      	push	{r7}
 80e12fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80e1300:	e7fe      	b.n	80e1300 <NMI_Handler+0x4>
	...

080e1304 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80e1304:	b580      	push	{r7, lr}
 80e1306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, GPIO_PIN_SET);
 80e1308:	2201      	movs	r2, #1
 80e130a:	2180      	movs	r1, #128	; 0x80
 80e130c:	4801      	ldr	r0, [pc, #4]	; (80e1314 <HardFault_Handler+0x10>)
 80e130e:	f001 fc09 	bl	80e2b24 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80e1312:	e7fe      	b.n	80e1312 <HardFault_Handler+0xe>
 80e1314:	58021800 	.word	0x58021800

080e1318 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80e1318:	b480      	push	{r7}
 80e131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80e131c:	e7fe      	b.n	80e131c <MemManage_Handler+0x4>

080e131e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80e131e:	b480      	push	{r7}
 80e1320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80e1322:	e7fe      	b.n	80e1322 <BusFault_Handler+0x4>

080e1324 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80e1324:	b480      	push	{r7}
 80e1326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80e1328:	e7fe      	b.n	80e1328 <UsageFault_Handler+0x4>

080e132a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80e132a:	b480      	push	{r7}
 80e132c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80e132e:	bf00      	nop
 80e1330:	46bd      	mov	sp, r7
 80e1332:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1336:	4770      	bx	lr

080e1338 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80e1338:	b480      	push	{r7}
 80e133a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80e133c:	bf00      	nop
 80e133e:	46bd      	mov	sp, r7
 80e1340:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1344:	4770      	bx	lr

080e1346 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80e1346:	b480      	push	{r7}
 80e1348:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80e134a:	bf00      	nop
 80e134c:	46bd      	mov	sp, r7
 80e134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1352:	4770      	bx	lr

080e1354 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80e1354:	b580      	push	{r7, lr}
 80e1356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80e1358:	f000 f916 	bl	80e1588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80e135c:	bf00      	nop
 80e135e:	bd80      	pop	{r7, pc}

080e1360 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80e1360:	b480      	push	{r7}
 80e1362:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80e1364:	4b32      	ldr	r3, [pc, #200]	; (80e1430 <SystemInit+0xd0>)
 80e1366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80e136a:	4a31      	ldr	r2, [pc, #196]	; (80e1430 <SystemInit+0xd0>)
 80e136c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80e1370:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80e1374:	4b2f      	ldr	r3, [pc, #188]	; (80e1434 <SystemInit+0xd4>)
 80e1376:	681b      	ldr	r3, [r3, #0]
 80e1378:	f003 030f 	and.w	r3, r3, #15
 80e137c:	2b06      	cmp	r3, #6
 80e137e:	d807      	bhi.n	80e1390 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80e1380:	4b2c      	ldr	r3, [pc, #176]	; (80e1434 <SystemInit+0xd4>)
 80e1382:	681b      	ldr	r3, [r3, #0]
 80e1384:	f023 030f 	bic.w	r3, r3, #15
 80e1388:	4a2a      	ldr	r2, [pc, #168]	; (80e1434 <SystemInit+0xd4>)
 80e138a:	f043 0307 	orr.w	r3, r3, #7
 80e138e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80e1390:	4b29      	ldr	r3, [pc, #164]	; (80e1438 <SystemInit+0xd8>)
 80e1392:	681b      	ldr	r3, [r3, #0]
 80e1394:	4a28      	ldr	r2, [pc, #160]	; (80e1438 <SystemInit+0xd8>)
 80e1396:	f043 0301 	orr.w	r3, r3, #1
 80e139a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80e139c:	4b26      	ldr	r3, [pc, #152]	; (80e1438 <SystemInit+0xd8>)
 80e139e:	2200      	movs	r2, #0
 80e13a0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80e13a2:	4b25      	ldr	r3, [pc, #148]	; (80e1438 <SystemInit+0xd8>)
 80e13a4:	681a      	ldr	r2, [r3, #0]
 80e13a6:	4924      	ldr	r1, [pc, #144]	; (80e1438 <SystemInit+0xd8>)
 80e13a8:	4b24      	ldr	r3, [pc, #144]	; (80e143c <SystemInit+0xdc>)
 80e13aa:	4013      	ands	r3, r2
 80e13ac:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80e13ae:	4b21      	ldr	r3, [pc, #132]	; (80e1434 <SystemInit+0xd4>)
 80e13b0:	681b      	ldr	r3, [r3, #0]
 80e13b2:	f003 0308 	and.w	r3, r3, #8
 80e13b6:	2b00      	cmp	r3, #0
 80e13b8:	d007      	beq.n	80e13ca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80e13ba:	4b1e      	ldr	r3, [pc, #120]	; (80e1434 <SystemInit+0xd4>)
 80e13bc:	681b      	ldr	r3, [r3, #0]
 80e13be:	f023 030f 	bic.w	r3, r3, #15
 80e13c2:	4a1c      	ldr	r2, [pc, #112]	; (80e1434 <SystemInit+0xd4>)
 80e13c4:	f043 0307 	orr.w	r3, r3, #7
 80e13c8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80e13ca:	4b1b      	ldr	r3, [pc, #108]	; (80e1438 <SystemInit+0xd8>)
 80e13cc:	2200      	movs	r2, #0
 80e13ce:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80e13d0:	4b19      	ldr	r3, [pc, #100]	; (80e1438 <SystemInit+0xd8>)
 80e13d2:	2200      	movs	r2, #0
 80e13d4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80e13d6:	4b18      	ldr	r3, [pc, #96]	; (80e1438 <SystemInit+0xd8>)
 80e13d8:	2200      	movs	r2, #0
 80e13da:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80e13dc:	4b16      	ldr	r3, [pc, #88]	; (80e1438 <SystemInit+0xd8>)
 80e13de:	4a18      	ldr	r2, [pc, #96]	; (80e1440 <SystemInit+0xe0>)
 80e13e0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80e13e2:	4b15      	ldr	r3, [pc, #84]	; (80e1438 <SystemInit+0xd8>)
 80e13e4:	4a17      	ldr	r2, [pc, #92]	; (80e1444 <SystemInit+0xe4>)
 80e13e6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80e13e8:	4b13      	ldr	r3, [pc, #76]	; (80e1438 <SystemInit+0xd8>)
 80e13ea:	4a17      	ldr	r2, [pc, #92]	; (80e1448 <SystemInit+0xe8>)
 80e13ec:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80e13ee:	4b12      	ldr	r3, [pc, #72]	; (80e1438 <SystemInit+0xd8>)
 80e13f0:	2200      	movs	r2, #0
 80e13f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80e13f4:	4b10      	ldr	r3, [pc, #64]	; (80e1438 <SystemInit+0xd8>)
 80e13f6:	4a14      	ldr	r2, [pc, #80]	; (80e1448 <SystemInit+0xe8>)
 80e13f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80e13fa:	4b0f      	ldr	r3, [pc, #60]	; (80e1438 <SystemInit+0xd8>)
 80e13fc:	2200      	movs	r2, #0
 80e13fe:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80e1400:	4b0d      	ldr	r3, [pc, #52]	; (80e1438 <SystemInit+0xd8>)
 80e1402:	4a11      	ldr	r2, [pc, #68]	; (80e1448 <SystemInit+0xe8>)
 80e1404:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80e1406:	4b0c      	ldr	r3, [pc, #48]	; (80e1438 <SystemInit+0xd8>)
 80e1408:	2200      	movs	r2, #0
 80e140a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80e140c:	4b0a      	ldr	r3, [pc, #40]	; (80e1438 <SystemInit+0xd8>)
 80e140e:	681b      	ldr	r3, [r3, #0]
 80e1410:	4a09      	ldr	r2, [pc, #36]	; (80e1438 <SystemInit+0xd8>)
 80e1412:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80e1416:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80e1418:	4b07      	ldr	r3, [pc, #28]	; (80e1438 <SystemInit+0xd8>)
 80e141a:	2200      	movs	r2, #0
 80e141c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80e141e:	4b0b      	ldr	r3, [pc, #44]	; (80e144c <SystemInit+0xec>)
 80e1420:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80e1424:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80e1426:	bf00      	nop
 80e1428:	46bd      	mov	sp, r7
 80e142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e142e:	4770      	bx	lr
 80e1430:	e000ed00 	.word	0xe000ed00
 80e1434:	52002000 	.word	0x52002000
 80e1438:	58024400 	.word	0x58024400
 80e143c:	eaf6ed7f 	.word	0xeaf6ed7f
 80e1440:	02020200 	.word	0x02020200
 80e1444:	01ff0000 	.word	0x01ff0000
 80e1448:	01010280 	.word	0x01010280
 80e144c:	52004000 	.word	0x52004000

080e1450 <Reset_Handler>:
 80e1450:	f8df d034 	ldr.w	sp, [pc, #52]	; 80e1488 <LoopFillZerobss+0xe>
 80e1454:	f7ff ff84 	bl	80e1360 <SystemInit>
 80e1458:	480c      	ldr	r0, [pc, #48]	; (80e148c <LoopFillZerobss+0x12>)
 80e145a:	490d      	ldr	r1, [pc, #52]	; (80e1490 <LoopFillZerobss+0x16>)
 80e145c:	4a0d      	ldr	r2, [pc, #52]	; (80e1494 <LoopFillZerobss+0x1a>)
 80e145e:	2300      	movs	r3, #0
 80e1460:	e002      	b.n	80e1468 <LoopCopyDataInit>

080e1462 <CopyDataInit>:
 80e1462:	58d4      	ldr	r4, [r2, r3]
 80e1464:	50c4      	str	r4, [r0, r3]
 80e1466:	3304      	adds	r3, #4

080e1468 <LoopCopyDataInit>:
 80e1468:	18c4      	adds	r4, r0, r3
 80e146a:	428c      	cmp	r4, r1
 80e146c:	d3f9      	bcc.n	80e1462 <CopyDataInit>
 80e146e:	4a0a      	ldr	r2, [pc, #40]	; (80e1498 <LoopFillZerobss+0x1e>)
 80e1470:	4c0a      	ldr	r4, [pc, #40]	; (80e149c <LoopFillZerobss+0x22>)
 80e1472:	2300      	movs	r3, #0
 80e1474:	e001      	b.n	80e147a <LoopFillZerobss>

080e1476 <FillZerobss>:
 80e1476:	6013      	str	r3, [r2, #0]
 80e1478:	3204      	adds	r2, #4

080e147a <LoopFillZerobss>:
 80e147a:	42a2      	cmp	r2, r4
 80e147c:	d3fb      	bcc.n	80e1476 <FillZerobss>
 80e147e:	f003 fea9 	bl	80e51d4 <__libc_init_array>
 80e1482:	f7ff fc73 	bl	80e0d6c <main>
 80e1486:	4770      	bx	lr
 80e1488:	24050000 	.word	0x24050000
 80e148c:	24000000 	.word	0x24000000
 80e1490:	24000010 	.word	0x24000010
 80e1494:	080e52d4 	.word	0x080e52d4
 80e1498:	24000010 	.word	0x24000010
 80e149c:	24000198 	.word	0x24000198

080e14a0 <ADC3_IRQHandler>:
 80e14a0:	e7fe      	b.n	80e14a0 <ADC3_IRQHandler>
	...

080e14a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80e14a4:	b580      	push	{r7, lr}
 80e14a6:	b082      	sub	sp, #8
 80e14a8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80e14aa:	2003      	movs	r0, #3
 80e14ac:	f000 f93e 	bl	80e172c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80e14b0:	f002 f90a 	bl	80e36c8 <HAL_RCC_GetSysClockFreq>
 80e14b4:	4602      	mov	r2, r0
 80e14b6:	4b15      	ldr	r3, [pc, #84]	; (80e150c <HAL_Init+0x68>)
 80e14b8:	699b      	ldr	r3, [r3, #24]
 80e14ba:	0a1b      	lsrs	r3, r3, #8
 80e14bc:	f003 030f 	and.w	r3, r3, #15
 80e14c0:	4913      	ldr	r1, [pc, #76]	; (80e1510 <HAL_Init+0x6c>)
 80e14c2:	5ccb      	ldrb	r3, [r1, r3]
 80e14c4:	f003 031f 	and.w	r3, r3, #31
 80e14c8:	fa22 f303 	lsr.w	r3, r2, r3
 80e14cc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80e14ce:	4b0f      	ldr	r3, [pc, #60]	; (80e150c <HAL_Init+0x68>)
 80e14d0:	699b      	ldr	r3, [r3, #24]
 80e14d2:	f003 030f 	and.w	r3, r3, #15
 80e14d6:	4a0e      	ldr	r2, [pc, #56]	; (80e1510 <HAL_Init+0x6c>)
 80e14d8:	5cd3      	ldrb	r3, [r2, r3]
 80e14da:	f003 031f 	and.w	r3, r3, #31
 80e14de:	687a      	ldr	r2, [r7, #4]
 80e14e0:	fa22 f303 	lsr.w	r3, r2, r3
 80e14e4:	4a0b      	ldr	r2, [pc, #44]	; (80e1514 <HAL_Init+0x70>)
 80e14e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80e14e8:	4a0b      	ldr	r2, [pc, #44]	; (80e1518 <HAL_Init+0x74>)
 80e14ea:	687b      	ldr	r3, [r7, #4]
 80e14ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80e14ee:	2000      	movs	r0, #0
 80e14f0:	f000 f814 	bl	80e151c <HAL_InitTick>
 80e14f4:	4603      	mov	r3, r0
 80e14f6:	2b00      	cmp	r3, #0
 80e14f8:	d001      	beq.n	80e14fe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80e14fa:	2301      	movs	r3, #1
 80e14fc:	e002      	b.n	80e1504 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80e14fe:	f7ff fe4b 	bl	80e1198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80e1502:	2300      	movs	r3, #0
}
 80e1504:	4618      	mov	r0, r3
 80e1506:	3708      	adds	r7, #8
 80e1508:	46bd      	mov	sp, r7
 80e150a:	bd80      	pop	{r7, pc}
 80e150c:	58024400 	.word	0x58024400
 80e1510:	080e52ac 	.word	0x080e52ac
 80e1514:	24000004 	.word	0x24000004
 80e1518:	24000000 	.word	0x24000000

080e151c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80e151c:	b580      	push	{r7, lr}
 80e151e:	b082      	sub	sp, #8
 80e1520:	af00      	add	r7, sp, #0
 80e1522:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80e1524:	4b15      	ldr	r3, [pc, #84]	; (80e157c <HAL_InitTick+0x60>)
 80e1526:	781b      	ldrb	r3, [r3, #0]
 80e1528:	2b00      	cmp	r3, #0
 80e152a:	d101      	bne.n	80e1530 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80e152c:	2301      	movs	r3, #1
 80e152e:	e021      	b.n	80e1574 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80e1530:	4b13      	ldr	r3, [pc, #76]	; (80e1580 <HAL_InitTick+0x64>)
 80e1532:	681a      	ldr	r2, [r3, #0]
 80e1534:	4b11      	ldr	r3, [pc, #68]	; (80e157c <HAL_InitTick+0x60>)
 80e1536:	781b      	ldrb	r3, [r3, #0]
 80e1538:	4619      	mov	r1, r3
 80e153a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80e153e:	fbb3 f3f1 	udiv	r3, r3, r1
 80e1542:	fbb2 f3f3 	udiv	r3, r2, r3
 80e1546:	4618      	mov	r0, r3
 80e1548:	f000 f915 	bl	80e1776 <HAL_SYSTICK_Config>
 80e154c:	4603      	mov	r3, r0
 80e154e:	2b00      	cmp	r3, #0
 80e1550:	d001      	beq.n	80e1556 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80e1552:	2301      	movs	r3, #1
 80e1554:	e00e      	b.n	80e1574 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80e1556:	687b      	ldr	r3, [r7, #4]
 80e1558:	2b0f      	cmp	r3, #15
 80e155a:	d80a      	bhi.n	80e1572 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80e155c:	2200      	movs	r2, #0
 80e155e:	6879      	ldr	r1, [r7, #4]
 80e1560:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80e1564:	f000 f8ed 	bl	80e1742 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80e1568:	4a06      	ldr	r2, [pc, #24]	; (80e1584 <HAL_InitTick+0x68>)
 80e156a:	687b      	ldr	r3, [r7, #4]
 80e156c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80e156e:	2300      	movs	r3, #0
 80e1570:	e000      	b.n	80e1574 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80e1572:	2301      	movs	r3, #1
}
 80e1574:	4618      	mov	r0, r3
 80e1576:	3708      	adds	r7, #8
 80e1578:	46bd      	mov	sp, r7
 80e157a:	bd80      	pop	{r7, pc}
 80e157c:	2400000c 	.word	0x2400000c
 80e1580:	24000000 	.word	0x24000000
 80e1584:	24000008 	.word	0x24000008

080e1588 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80e1588:	b480      	push	{r7}
 80e158a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80e158c:	4b06      	ldr	r3, [pc, #24]	; (80e15a8 <HAL_IncTick+0x20>)
 80e158e:	781b      	ldrb	r3, [r3, #0]
 80e1590:	461a      	mov	r2, r3
 80e1592:	4b06      	ldr	r3, [pc, #24]	; (80e15ac <HAL_IncTick+0x24>)
 80e1594:	681b      	ldr	r3, [r3, #0]
 80e1596:	4413      	add	r3, r2
 80e1598:	4a04      	ldr	r2, [pc, #16]	; (80e15ac <HAL_IncTick+0x24>)
 80e159a:	6013      	str	r3, [r2, #0]
}
 80e159c:	bf00      	nop
 80e159e:	46bd      	mov	sp, r7
 80e15a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e15a4:	4770      	bx	lr
 80e15a6:	bf00      	nop
 80e15a8:	2400000c 	.word	0x2400000c
 80e15ac:	24000178 	.word	0x24000178

080e15b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80e15b0:	b480      	push	{r7}
 80e15b2:	af00      	add	r7, sp, #0
  return uwTick;
 80e15b4:	4b03      	ldr	r3, [pc, #12]	; (80e15c4 <HAL_GetTick+0x14>)
 80e15b6:	681b      	ldr	r3, [r3, #0]
}
 80e15b8:	4618      	mov	r0, r3
 80e15ba:	46bd      	mov	sp, r7
 80e15bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e15c0:	4770      	bx	lr
 80e15c2:	bf00      	nop
 80e15c4:	24000178 	.word	0x24000178

080e15c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80e15c8:	b480      	push	{r7}
 80e15ca:	b085      	sub	sp, #20
 80e15cc:	af00      	add	r7, sp, #0
 80e15ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80e15d0:	687b      	ldr	r3, [r7, #4]
 80e15d2:	f003 0307 	and.w	r3, r3, #7
 80e15d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80e15d8:	4b0b      	ldr	r3, [pc, #44]	; (80e1608 <__NVIC_SetPriorityGrouping+0x40>)
 80e15da:	68db      	ldr	r3, [r3, #12]
 80e15dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80e15de:	68ba      	ldr	r2, [r7, #8]
 80e15e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80e15e4:	4013      	ands	r3, r2
 80e15e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80e15e8:	68fb      	ldr	r3, [r7, #12]
 80e15ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80e15ec:	68bb      	ldr	r3, [r7, #8]
 80e15ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80e15f0:	4b06      	ldr	r3, [pc, #24]	; (80e160c <__NVIC_SetPriorityGrouping+0x44>)
 80e15f2:	4313      	orrs	r3, r2
 80e15f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80e15f6:	4a04      	ldr	r2, [pc, #16]	; (80e1608 <__NVIC_SetPriorityGrouping+0x40>)
 80e15f8:	68bb      	ldr	r3, [r7, #8]
 80e15fa:	60d3      	str	r3, [r2, #12]
}
 80e15fc:	bf00      	nop
 80e15fe:	3714      	adds	r7, #20
 80e1600:	46bd      	mov	sp, r7
 80e1602:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1606:	4770      	bx	lr
 80e1608:	e000ed00 	.word	0xe000ed00
 80e160c:	05fa0000 	.word	0x05fa0000

080e1610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80e1610:	b480      	push	{r7}
 80e1612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80e1614:	4b04      	ldr	r3, [pc, #16]	; (80e1628 <__NVIC_GetPriorityGrouping+0x18>)
 80e1616:	68db      	ldr	r3, [r3, #12]
 80e1618:	0a1b      	lsrs	r3, r3, #8
 80e161a:	f003 0307 	and.w	r3, r3, #7
}
 80e161e:	4618      	mov	r0, r3
 80e1620:	46bd      	mov	sp, r7
 80e1622:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1626:	4770      	bx	lr
 80e1628:	e000ed00 	.word	0xe000ed00

080e162c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80e162c:	b480      	push	{r7}
 80e162e:	b083      	sub	sp, #12
 80e1630:	af00      	add	r7, sp, #0
 80e1632:	4603      	mov	r3, r0
 80e1634:	6039      	str	r1, [r7, #0]
 80e1636:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80e1638:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80e163c:	2b00      	cmp	r3, #0
 80e163e:	db0a      	blt.n	80e1656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80e1640:	683b      	ldr	r3, [r7, #0]
 80e1642:	b2da      	uxtb	r2, r3
 80e1644:	490c      	ldr	r1, [pc, #48]	; (80e1678 <__NVIC_SetPriority+0x4c>)
 80e1646:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80e164a:	0112      	lsls	r2, r2, #4
 80e164c:	b2d2      	uxtb	r2, r2
 80e164e:	440b      	add	r3, r1
 80e1650:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80e1654:	e00a      	b.n	80e166c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80e1656:	683b      	ldr	r3, [r7, #0]
 80e1658:	b2da      	uxtb	r2, r3
 80e165a:	4908      	ldr	r1, [pc, #32]	; (80e167c <__NVIC_SetPriority+0x50>)
 80e165c:	88fb      	ldrh	r3, [r7, #6]
 80e165e:	f003 030f 	and.w	r3, r3, #15
 80e1662:	3b04      	subs	r3, #4
 80e1664:	0112      	lsls	r2, r2, #4
 80e1666:	b2d2      	uxtb	r2, r2
 80e1668:	440b      	add	r3, r1
 80e166a:	761a      	strb	r2, [r3, #24]
}
 80e166c:	bf00      	nop
 80e166e:	370c      	adds	r7, #12
 80e1670:	46bd      	mov	sp, r7
 80e1672:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1676:	4770      	bx	lr
 80e1678:	e000e100 	.word	0xe000e100
 80e167c:	e000ed00 	.word	0xe000ed00

080e1680 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80e1680:	b480      	push	{r7}
 80e1682:	b089      	sub	sp, #36	; 0x24
 80e1684:	af00      	add	r7, sp, #0
 80e1686:	60f8      	str	r0, [r7, #12]
 80e1688:	60b9      	str	r1, [r7, #8]
 80e168a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80e168c:	68fb      	ldr	r3, [r7, #12]
 80e168e:	f003 0307 	and.w	r3, r3, #7
 80e1692:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80e1694:	69fb      	ldr	r3, [r7, #28]
 80e1696:	f1c3 0307 	rsb	r3, r3, #7
 80e169a:	2b04      	cmp	r3, #4
 80e169c:	bf28      	it	cs
 80e169e:	2304      	movcs	r3, #4
 80e16a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80e16a2:	69fb      	ldr	r3, [r7, #28]
 80e16a4:	3304      	adds	r3, #4
 80e16a6:	2b06      	cmp	r3, #6
 80e16a8:	d902      	bls.n	80e16b0 <NVIC_EncodePriority+0x30>
 80e16aa:	69fb      	ldr	r3, [r7, #28]
 80e16ac:	3b03      	subs	r3, #3
 80e16ae:	e000      	b.n	80e16b2 <NVIC_EncodePriority+0x32>
 80e16b0:	2300      	movs	r3, #0
 80e16b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80e16b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80e16b8:	69bb      	ldr	r3, [r7, #24]
 80e16ba:	fa02 f303 	lsl.w	r3, r2, r3
 80e16be:	43da      	mvns	r2, r3
 80e16c0:	68bb      	ldr	r3, [r7, #8]
 80e16c2:	401a      	ands	r2, r3
 80e16c4:	697b      	ldr	r3, [r7, #20]
 80e16c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80e16c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80e16cc:	697b      	ldr	r3, [r7, #20]
 80e16ce:	fa01 f303 	lsl.w	r3, r1, r3
 80e16d2:	43d9      	mvns	r1, r3
 80e16d4:	687b      	ldr	r3, [r7, #4]
 80e16d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80e16d8:	4313      	orrs	r3, r2
         );
}
 80e16da:	4618      	mov	r0, r3
 80e16dc:	3724      	adds	r7, #36	; 0x24
 80e16de:	46bd      	mov	sp, r7
 80e16e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e16e4:	4770      	bx	lr
	...

080e16e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80e16e8:	b580      	push	{r7, lr}
 80e16ea:	b082      	sub	sp, #8
 80e16ec:	af00      	add	r7, sp, #0
 80e16ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80e16f0:	687b      	ldr	r3, [r7, #4]
 80e16f2:	3b01      	subs	r3, #1
 80e16f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80e16f8:	d301      	bcc.n	80e16fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80e16fa:	2301      	movs	r3, #1
 80e16fc:	e00f      	b.n	80e171e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80e16fe:	4a0a      	ldr	r2, [pc, #40]	; (80e1728 <SysTick_Config+0x40>)
 80e1700:	687b      	ldr	r3, [r7, #4]
 80e1702:	3b01      	subs	r3, #1
 80e1704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80e1706:	210f      	movs	r1, #15
 80e1708:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80e170c:	f7ff ff8e 	bl	80e162c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80e1710:	4b05      	ldr	r3, [pc, #20]	; (80e1728 <SysTick_Config+0x40>)
 80e1712:	2200      	movs	r2, #0
 80e1714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80e1716:	4b04      	ldr	r3, [pc, #16]	; (80e1728 <SysTick_Config+0x40>)
 80e1718:	2207      	movs	r2, #7
 80e171a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80e171c:	2300      	movs	r3, #0
}
 80e171e:	4618      	mov	r0, r3
 80e1720:	3708      	adds	r7, #8
 80e1722:	46bd      	mov	sp, r7
 80e1724:	bd80      	pop	{r7, pc}
 80e1726:	bf00      	nop
 80e1728:	e000e010 	.word	0xe000e010

080e172c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80e172c:	b580      	push	{r7, lr}
 80e172e:	b082      	sub	sp, #8
 80e1730:	af00      	add	r7, sp, #0
 80e1732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80e1734:	6878      	ldr	r0, [r7, #4]
 80e1736:	f7ff ff47 	bl	80e15c8 <__NVIC_SetPriorityGrouping>
}
 80e173a:	bf00      	nop
 80e173c:	3708      	adds	r7, #8
 80e173e:	46bd      	mov	sp, r7
 80e1740:	bd80      	pop	{r7, pc}

080e1742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80e1742:	b580      	push	{r7, lr}
 80e1744:	b086      	sub	sp, #24
 80e1746:	af00      	add	r7, sp, #0
 80e1748:	4603      	mov	r3, r0
 80e174a:	60b9      	str	r1, [r7, #8]
 80e174c:	607a      	str	r2, [r7, #4]
 80e174e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80e1750:	f7ff ff5e 	bl	80e1610 <__NVIC_GetPriorityGrouping>
 80e1754:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80e1756:	687a      	ldr	r2, [r7, #4]
 80e1758:	68b9      	ldr	r1, [r7, #8]
 80e175a:	6978      	ldr	r0, [r7, #20]
 80e175c:	f7ff ff90 	bl	80e1680 <NVIC_EncodePriority>
 80e1760:	4602      	mov	r2, r0
 80e1762:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80e1766:	4611      	mov	r1, r2
 80e1768:	4618      	mov	r0, r3
 80e176a:	f7ff ff5f 	bl	80e162c <__NVIC_SetPriority>
}
 80e176e:	bf00      	nop
 80e1770:	3718      	adds	r7, #24
 80e1772:	46bd      	mov	sp, r7
 80e1774:	bd80      	pop	{r7, pc}

080e1776 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80e1776:	b580      	push	{r7, lr}
 80e1778:	b082      	sub	sp, #8
 80e177a:	af00      	add	r7, sp, #0
 80e177c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80e177e:	6878      	ldr	r0, [r7, #4]
 80e1780:	f7ff ffb2 	bl	80e16e8 <SysTick_Config>
 80e1784:	4603      	mov	r3, r0
}
 80e1786:	4618      	mov	r0, r3
 80e1788:	3708      	adds	r7, #8
 80e178a:	46bd      	mov	sp, r7
 80e178c:	bd80      	pop	{r7, pc}
	...

080e1790 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80e1790:	b580      	push	{r7, lr}
 80e1792:	b098      	sub	sp, #96	; 0x60
 80e1794:	af00      	add	r7, sp, #0
 80e1796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80e1798:	4a84      	ldr	r2, [pc, #528]	; (80e19ac <HAL_FDCAN_Init+0x21c>)
 80e179a:	f107 030c 	add.w	r3, r7, #12
 80e179e:	4611      	mov	r1, r2
 80e17a0:	224c      	movs	r2, #76	; 0x4c
 80e17a2:	4618      	mov	r0, r3
 80e17a4:	f003 fd3a 	bl	80e521c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80e17a8:	687b      	ldr	r3, [r7, #4]
 80e17aa:	2b00      	cmp	r3, #0
 80e17ac:	d101      	bne.n	80e17b2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80e17ae:	2301      	movs	r3, #1
 80e17b0:	e1c6      	b.n	80e1b40 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80e17b2:	687b      	ldr	r3, [r7, #4]
 80e17b4:	681b      	ldr	r3, [r3, #0]
 80e17b6:	4a7e      	ldr	r2, [pc, #504]	; (80e19b0 <HAL_FDCAN_Init+0x220>)
 80e17b8:	4293      	cmp	r3, r2
 80e17ba:	d106      	bne.n	80e17ca <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80e17bc:	687b      	ldr	r3, [r7, #4]
 80e17be:	681b      	ldr	r3, [r3, #0]
 80e17c0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80e17c4:	461a      	mov	r2, r3
 80e17c6:	687b      	ldr	r3, [r7, #4]
 80e17c8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80e17ca:	687b      	ldr	r3, [r7, #4]
 80e17cc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e17d0:	b2db      	uxtb	r3, r3
 80e17d2:	2b00      	cmp	r3, #0
 80e17d4:	d106      	bne.n	80e17e4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80e17d6:	687b      	ldr	r3, [r7, #4]
 80e17d8:	2200      	movs	r2, #0
 80e17da:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80e17de:	6878      	ldr	r0, [r7, #4]
 80e17e0:	f7ff fcf4 	bl	80e11cc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80e17e4:	687b      	ldr	r3, [r7, #4]
 80e17e6:	681b      	ldr	r3, [r3, #0]
 80e17e8:	699a      	ldr	r2, [r3, #24]
 80e17ea:	687b      	ldr	r3, [r7, #4]
 80e17ec:	681b      	ldr	r3, [r3, #0]
 80e17ee:	f022 0210 	bic.w	r2, r2, #16
 80e17f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80e17f4:	f7ff fedc 	bl	80e15b0 <HAL_GetTick>
 80e17f8:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80e17fa:	e014      	b.n	80e1826 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80e17fc:	f7ff fed8 	bl	80e15b0 <HAL_GetTick>
 80e1800:	4602      	mov	r2, r0
 80e1802:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80e1804:	1ad3      	subs	r3, r2, r3
 80e1806:	2b0a      	cmp	r3, #10
 80e1808:	d90d      	bls.n	80e1826 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80e180a:	687b      	ldr	r3, [r7, #4]
 80e180c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1810:	f043 0201 	orr.w	r2, r3, #1
 80e1814:	687b      	ldr	r3, [r7, #4]
 80e1816:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80e181a:	687b      	ldr	r3, [r7, #4]
 80e181c:	2203      	movs	r2, #3
 80e181e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80e1822:	2301      	movs	r3, #1
 80e1824:	e18c      	b.n	80e1b40 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80e1826:	687b      	ldr	r3, [r7, #4]
 80e1828:	681b      	ldr	r3, [r3, #0]
 80e182a:	699b      	ldr	r3, [r3, #24]
 80e182c:	f003 0308 	and.w	r3, r3, #8
 80e1830:	2b08      	cmp	r3, #8
 80e1832:	d0e3      	beq.n	80e17fc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80e1834:	687b      	ldr	r3, [r7, #4]
 80e1836:	681b      	ldr	r3, [r3, #0]
 80e1838:	699a      	ldr	r2, [r3, #24]
 80e183a:	687b      	ldr	r3, [r7, #4]
 80e183c:	681b      	ldr	r3, [r3, #0]
 80e183e:	f042 0201 	orr.w	r2, r2, #1
 80e1842:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80e1844:	f7ff feb4 	bl	80e15b0 <HAL_GetTick>
 80e1848:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80e184a:	e014      	b.n	80e1876 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80e184c:	f7ff feb0 	bl	80e15b0 <HAL_GetTick>
 80e1850:	4602      	mov	r2, r0
 80e1852:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80e1854:	1ad3      	subs	r3, r2, r3
 80e1856:	2b0a      	cmp	r3, #10
 80e1858:	d90d      	bls.n	80e1876 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80e185a:	687b      	ldr	r3, [r7, #4]
 80e185c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1860:	f043 0201 	orr.w	r2, r3, #1
 80e1864:	687b      	ldr	r3, [r7, #4]
 80e1866:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80e186a:	687b      	ldr	r3, [r7, #4]
 80e186c:	2203      	movs	r2, #3
 80e186e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80e1872:	2301      	movs	r3, #1
 80e1874:	e164      	b.n	80e1b40 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80e1876:	687b      	ldr	r3, [r7, #4]
 80e1878:	681b      	ldr	r3, [r3, #0]
 80e187a:	699b      	ldr	r3, [r3, #24]
 80e187c:	f003 0301 	and.w	r3, r3, #1
 80e1880:	2b00      	cmp	r3, #0
 80e1882:	d0e3      	beq.n	80e184c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80e1884:	687b      	ldr	r3, [r7, #4]
 80e1886:	681b      	ldr	r3, [r3, #0]
 80e1888:	699a      	ldr	r2, [r3, #24]
 80e188a:	687b      	ldr	r3, [r7, #4]
 80e188c:	681b      	ldr	r3, [r3, #0]
 80e188e:	f042 0202 	orr.w	r2, r2, #2
 80e1892:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80e1894:	687b      	ldr	r3, [r7, #4]
 80e1896:	7c1b      	ldrb	r3, [r3, #16]
 80e1898:	2b01      	cmp	r3, #1
 80e189a:	d108      	bne.n	80e18ae <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80e189c:	687b      	ldr	r3, [r7, #4]
 80e189e:	681b      	ldr	r3, [r3, #0]
 80e18a0:	699a      	ldr	r2, [r3, #24]
 80e18a2:	687b      	ldr	r3, [r7, #4]
 80e18a4:	681b      	ldr	r3, [r3, #0]
 80e18a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80e18aa:	619a      	str	r2, [r3, #24]
 80e18ac:	e007      	b.n	80e18be <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80e18ae:	687b      	ldr	r3, [r7, #4]
 80e18b0:	681b      	ldr	r3, [r3, #0]
 80e18b2:	699a      	ldr	r2, [r3, #24]
 80e18b4:	687b      	ldr	r3, [r7, #4]
 80e18b6:	681b      	ldr	r3, [r3, #0]
 80e18b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80e18bc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80e18be:	687b      	ldr	r3, [r7, #4]
 80e18c0:	7c5b      	ldrb	r3, [r3, #17]
 80e18c2:	2b01      	cmp	r3, #1
 80e18c4:	d108      	bne.n	80e18d8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80e18c6:	687b      	ldr	r3, [r7, #4]
 80e18c8:	681b      	ldr	r3, [r3, #0]
 80e18ca:	699a      	ldr	r2, [r3, #24]
 80e18cc:	687b      	ldr	r3, [r7, #4]
 80e18ce:	681b      	ldr	r3, [r3, #0]
 80e18d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80e18d4:	619a      	str	r2, [r3, #24]
 80e18d6:	e007      	b.n	80e18e8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80e18d8:	687b      	ldr	r3, [r7, #4]
 80e18da:	681b      	ldr	r3, [r3, #0]
 80e18dc:	699a      	ldr	r2, [r3, #24]
 80e18de:	687b      	ldr	r3, [r7, #4]
 80e18e0:	681b      	ldr	r3, [r3, #0]
 80e18e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80e18e6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80e18e8:	687b      	ldr	r3, [r7, #4]
 80e18ea:	7c9b      	ldrb	r3, [r3, #18]
 80e18ec:	2b01      	cmp	r3, #1
 80e18ee:	d108      	bne.n	80e1902 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80e18f0:	687b      	ldr	r3, [r7, #4]
 80e18f2:	681b      	ldr	r3, [r3, #0]
 80e18f4:	699a      	ldr	r2, [r3, #24]
 80e18f6:	687b      	ldr	r3, [r7, #4]
 80e18f8:	681b      	ldr	r3, [r3, #0]
 80e18fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80e18fe:	619a      	str	r2, [r3, #24]
 80e1900:	e007      	b.n	80e1912 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80e1902:	687b      	ldr	r3, [r7, #4]
 80e1904:	681b      	ldr	r3, [r3, #0]
 80e1906:	699a      	ldr	r2, [r3, #24]
 80e1908:	687b      	ldr	r3, [r7, #4]
 80e190a:	681b      	ldr	r3, [r3, #0]
 80e190c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80e1910:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80e1912:	687b      	ldr	r3, [r7, #4]
 80e1914:	681b      	ldr	r3, [r3, #0]
 80e1916:	699b      	ldr	r3, [r3, #24]
 80e1918:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80e191c:	687b      	ldr	r3, [r7, #4]
 80e191e:	689a      	ldr	r2, [r3, #8]
 80e1920:	687b      	ldr	r3, [r7, #4]
 80e1922:	681b      	ldr	r3, [r3, #0]
 80e1924:	430a      	orrs	r2, r1
 80e1926:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80e1928:	687b      	ldr	r3, [r7, #4]
 80e192a:	681b      	ldr	r3, [r3, #0]
 80e192c:	699a      	ldr	r2, [r3, #24]
 80e192e:	687b      	ldr	r3, [r7, #4]
 80e1930:	681b      	ldr	r3, [r3, #0]
 80e1932:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80e1936:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80e1938:	687b      	ldr	r3, [r7, #4]
 80e193a:	681b      	ldr	r3, [r3, #0]
 80e193c:	691a      	ldr	r2, [r3, #16]
 80e193e:	687b      	ldr	r3, [r7, #4]
 80e1940:	681b      	ldr	r3, [r3, #0]
 80e1942:	f022 0210 	bic.w	r2, r2, #16
 80e1946:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80e1948:	687b      	ldr	r3, [r7, #4]
 80e194a:	68db      	ldr	r3, [r3, #12]
 80e194c:	2b01      	cmp	r3, #1
 80e194e:	d108      	bne.n	80e1962 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80e1950:	687b      	ldr	r3, [r7, #4]
 80e1952:	681b      	ldr	r3, [r3, #0]
 80e1954:	699a      	ldr	r2, [r3, #24]
 80e1956:	687b      	ldr	r3, [r7, #4]
 80e1958:	681b      	ldr	r3, [r3, #0]
 80e195a:	f042 0204 	orr.w	r2, r2, #4
 80e195e:	619a      	str	r2, [r3, #24]
 80e1960:	e030      	b.n	80e19c4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80e1962:	687b      	ldr	r3, [r7, #4]
 80e1964:	68db      	ldr	r3, [r3, #12]
 80e1966:	2b00      	cmp	r3, #0
 80e1968:	d02c      	beq.n	80e19c4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80e196a:	687b      	ldr	r3, [r7, #4]
 80e196c:	68db      	ldr	r3, [r3, #12]
 80e196e:	2b02      	cmp	r3, #2
 80e1970:	d020      	beq.n	80e19b4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80e1972:	687b      	ldr	r3, [r7, #4]
 80e1974:	681b      	ldr	r3, [r3, #0]
 80e1976:	699a      	ldr	r2, [r3, #24]
 80e1978:	687b      	ldr	r3, [r7, #4]
 80e197a:	681b      	ldr	r3, [r3, #0]
 80e197c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80e1980:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80e1982:	687b      	ldr	r3, [r7, #4]
 80e1984:	681b      	ldr	r3, [r3, #0]
 80e1986:	691a      	ldr	r2, [r3, #16]
 80e1988:	687b      	ldr	r3, [r7, #4]
 80e198a:	681b      	ldr	r3, [r3, #0]
 80e198c:	f042 0210 	orr.w	r2, r2, #16
 80e1990:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80e1992:	687b      	ldr	r3, [r7, #4]
 80e1994:	68db      	ldr	r3, [r3, #12]
 80e1996:	2b03      	cmp	r3, #3
 80e1998:	d114      	bne.n	80e19c4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80e199a:	687b      	ldr	r3, [r7, #4]
 80e199c:	681b      	ldr	r3, [r3, #0]
 80e199e:	699a      	ldr	r2, [r3, #24]
 80e19a0:	687b      	ldr	r3, [r7, #4]
 80e19a2:	681b      	ldr	r3, [r3, #0]
 80e19a4:	f042 0220 	orr.w	r2, r2, #32
 80e19a8:	619a      	str	r2, [r3, #24]
 80e19aa:	e00b      	b.n	80e19c4 <HAL_FDCAN_Init+0x234>
 80e19ac:	080e5260 	.word	0x080e5260
 80e19b0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80e19b4:	687b      	ldr	r3, [r7, #4]
 80e19b6:	681b      	ldr	r3, [r3, #0]
 80e19b8:	699a      	ldr	r2, [r3, #24]
 80e19ba:	687b      	ldr	r3, [r7, #4]
 80e19bc:	681b      	ldr	r3, [r3, #0]
 80e19be:	f042 0220 	orr.w	r2, r2, #32
 80e19c2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80e19c4:	687b      	ldr	r3, [r7, #4]
 80e19c6:	699b      	ldr	r3, [r3, #24]
 80e19c8:	3b01      	subs	r3, #1
 80e19ca:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80e19cc:	687b      	ldr	r3, [r7, #4]
 80e19ce:	69db      	ldr	r3, [r3, #28]
 80e19d0:	3b01      	subs	r3, #1
 80e19d2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80e19d4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80e19d6:	687b      	ldr	r3, [r7, #4]
 80e19d8:	6a1b      	ldr	r3, [r3, #32]
 80e19da:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80e19dc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80e19e0:	687b      	ldr	r3, [r7, #4]
 80e19e2:	695b      	ldr	r3, [r3, #20]
 80e19e4:	3b01      	subs	r3, #1
 80e19e6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80e19e8:	687b      	ldr	r3, [r7, #4]
 80e19ea:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80e19ec:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80e19ee:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80e19f0:	687b      	ldr	r3, [r7, #4]
 80e19f2:	689b      	ldr	r3, [r3, #8]
 80e19f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80e19f8:	d115      	bne.n	80e1a26 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80e19fa:	687b      	ldr	r3, [r7, #4]
 80e19fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e19fe:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80e1a00:	687b      	ldr	r3, [r7, #4]
 80e1a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e1a04:	3b01      	subs	r3, #1
 80e1a06:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80e1a08:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80e1a0a:	687b      	ldr	r3, [r7, #4]
 80e1a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e1a0e:	3b01      	subs	r3, #1
 80e1a10:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80e1a12:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80e1a16:	687b      	ldr	r3, [r7, #4]
 80e1a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e1a1a:	3b01      	subs	r3, #1
 80e1a1c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80e1a1e:	687b      	ldr	r3, [r7, #4]
 80e1a20:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80e1a22:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80e1a24:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80e1a26:	687b      	ldr	r3, [r7, #4]
 80e1a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e1a2a:	2b00      	cmp	r3, #0
 80e1a2c:	d00a      	beq.n	80e1a44 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80e1a2e:	687b      	ldr	r3, [r7, #4]
 80e1a30:	681b      	ldr	r3, [r3, #0]
 80e1a32:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80e1a36:	687b      	ldr	r3, [r7, #4]
 80e1a38:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80e1a3a:	687b      	ldr	r3, [r7, #4]
 80e1a3c:	681b      	ldr	r3, [r3, #0]
 80e1a3e:	430a      	orrs	r2, r1
 80e1a40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80e1a44:	687b      	ldr	r3, [r7, #4]
 80e1a46:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80e1a48:	687b      	ldr	r3, [r7, #4]
 80e1a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e1a4c:	4413      	add	r3, r2
 80e1a4e:	2b00      	cmp	r3, #0
 80e1a50:	d011      	beq.n	80e1a76 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80e1a52:	687b      	ldr	r3, [r7, #4]
 80e1a54:	681b      	ldr	r3, [r3, #0]
 80e1a56:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80e1a5a:	f023 0107 	bic.w	r1, r3, #7
 80e1a5e:	687b      	ldr	r3, [r7, #4]
 80e1a60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80e1a62:	009b      	lsls	r3, r3, #2
 80e1a64:	3360      	adds	r3, #96	; 0x60
 80e1a66:	443b      	add	r3, r7
 80e1a68:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80e1a6c:	687b      	ldr	r3, [r7, #4]
 80e1a6e:	681b      	ldr	r3, [r3, #0]
 80e1a70:	430a      	orrs	r2, r1
 80e1a72:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80e1a76:	687b      	ldr	r3, [r7, #4]
 80e1a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e1a7a:	2b00      	cmp	r3, #0
 80e1a7c:	d011      	beq.n	80e1aa2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80e1a7e:	687b      	ldr	r3, [r7, #4]
 80e1a80:	681b      	ldr	r3, [r3, #0]
 80e1a82:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80e1a86:	f023 0107 	bic.w	r1, r3, #7
 80e1a8a:	687b      	ldr	r3, [r7, #4]
 80e1a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e1a8e:	009b      	lsls	r3, r3, #2
 80e1a90:	3360      	adds	r3, #96	; 0x60
 80e1a92:	443b      	add	r3, r7
 80e1a94:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80e1a98:	687b      	ldr	r3, [r7, #4]
 80e1a9a:	681b      	ldr	r3, [r3, #0]
 80e1a9c:	430a      	orrs	r2, r1
 80e1a9e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80e1aa2:	687b      	ldr	r3, [r7, #4]
 80e1aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e1aa6:	2b00      	cmp	r3, #0
 80e1aa8:	d012      	beq.n	80e1ad0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 80e1aaa:	687b      	ldr	r3, [r7, #4]
 80e1aac:	681b      	ldr	r3, [r3, #0]
 80e1aae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80e1ab2:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 80e1ab6:	687b      	ldr	r3, [r7, #4]
 80e1ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e1aba:	009b      	lsls	r3, r3, #2
 80e1abc:	3360      	adds	r3, #96	; 0x60
 80e1abe:	443b      	add	r3, r7
 80e1ac0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80e1ac4:	011a      	lsls	r2, r3, #4
 80e1ac6:	687b      	ldr	r3, [r7, #4]
 80e1ac8:	681b      	ldr	r3, [r3, #0]
 80e1aca:	430a      	orrs	r2, r1
 80e1acc:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80e1ad0:	687b      	ldr	r3, [r7, #4]
 80e1ad2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e1ad4:	2b00      	cmp	r3, #0
 80e1ad6:	d012      	beq.n	80e1afe <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 80e1ad8:	687b      	ldr	r3, [r7, #4]
 80e1ada:	681b      	ldr	r3, [r3, #0]
 80e1adc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80e1ae0:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80e1ae4:	687b      	ldr	r3, [r7, #4]
 80e1ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e1ae8:	009b      	lsls	r3, r3, #2
 80e1aea:	3360      	adds	r3, #96	; 0x60
 80e1aec:	443b      	add	r3, r7
 80e1aee:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80e1af2:	021a      	lsls	r2, r3, #8
 80e1af4:	687b      	ldr	r3, [r7, #4]
 80e1af6:	681b      	ldr	r3, [r3, #0]
 80e1af8:	430a      	orrs	r2, r1
 80e1afa:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80e1afe:	687b      	ldr	r3, [r7, #4]
 80e1b00:	681b      	ldr	r3, [r3, #0]
 80e1b02:	4a11      	ldr	r2, [pc, #68]	; (80e1b48 <HAL_FDCAN_Init+0x3b8>)
 80e1b04:	4293      	cmp	r3, r2
 80e1b06:	d107      	bne.n	80e1b18 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80e1b08:	687b      	ldr	r3, [r7, #4]
 80e1b0a:	685b      	ldr	r3, [r3, #4]
 80e1b0c:	689a      	ldr	r2, [r3, #8]
 80e1b0e:	687b      	ldr	r3, [r7, #4]
 80e1b10:	685b      	ldr	r3, [r3, #4]
 80e1b12:	f022 0203 	bic.w	r2, r2, #3
 80e1b16:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80e1b18:	687b      	ldr	r3, [r7, #4]
 80e1b1a:	2200      	movs	r2, #0
 80e1b1c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80e1b20:	687b      	ldr	r3, [r7, #4]
 80e1b22:	2200      	movs	r2, #0
 80e1b24:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80e1b28:	687b      	ldr	r3, [r7, #4]
 80e1b2a:	2201      	movs	r2, #1
 80e1b2c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80e1b30:	6878      	ldr	r0, [r7, #4]
 80e1b32:	f000 fa79 	bl	80e2028 <FDCAN_CalcultateRamBlockAddresses>
 80e1b36:	4603      	mov	r3, r0
 80e1b38:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80e1b3c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80e1b40:	4618      	mov	r0, r3
 80e1b42:	3760      	adds	r7, #96	; 0x60
 80e1b44:	46bd      	mov	sp, r7
 80e1b46:	bd80      	pop	{r7, pc}
 80e1b48:	4000a000 	.word	0x4000a000

080e1b4c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80e1b4c:	b480      	push	{r7}
 80e1b4e:	b083      	sub	sp, #12
 80e1b50:	af00      	add	r7, sp, #0
 80e1b52:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80e1b54:	687b      	ldr	r3, [r7, #4]
 80e1b56:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1b5a:	b2db      	uxtb	r3, r3
 80e1b5c:	2b01      	cmp	r3, #1
 80e1b5e:	d111      	bne.n	80e1b84 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80e1b60:	687b      	ldr	r3, [r7, #4]
 80e1b62:	2202      	movs	r2, #2
 80e1b64:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80e1b68:	687b      	ldr	r3, [r7, #4]
 80e1b6a:	681b      	ldr	r3, [r3, #0]
 80e1b6c:	699a      	ldr	r2, [r3, #24]
 80e1b6e:	687b      	ldr	r3, [r7, #4]
 80e1b70:	681b      	ldr	r3, [r3, #0]
 80e1b72:	f022 0201 	bic.w	r2, r2, #1
 80e1b76:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80e1b78:	687b      	ldr	r3, [r7, #4]
 80e1b7a:	2200      	movs	r2, #0
 80e1b7c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 80e1b80:	2300      	movs	r3, #0
 80e1b82:	e008      	b.n	80e1b96 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80e1b84:	687b      	ldr	r3, [r7, #4]
 80e1b86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1b8a:	f043 0204 	orr.w	r2, r3, #4
 80e1b8e:	687b      	ldr	r3, [r7, #4]
 80e1b90:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80e1b94:	2301      	movs	r3, #1
  }
}
 80e1b96:	4618      	mov	r0, r3
 80e1b98:	370c      	adds	r7, #12
 80e1b9a:	46bd      	mov	sp, r7
 80e1b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1ba0:	4770      	bx	lr

080e1ba2 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 80e1ba2:	b580      	push	{r7, lr}
 80e1ba4:	b086      	sub	sp, #24
 80e1ba6:	af00      	add	r7, sp, #0
 80e1ba8:	60f8      	str	r0, [r7, #12]
 80e1baa:	60b9      	str	r1, [r7, #8]
 80e1bac:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80e1bae:	68fb      	ldr	r3, [r7, #12]
 80e1bb0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1bb4:	b2db      	uxtb	r3, r3
 80e1bb6:	2b02      	cmp	r3, #2
 80e1bb8:	d141      	bne.n	80e1c3e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80e1bba:	68fb      	ldr	r3, [r7, #12]
 80e1bbc:	681b      	ldr	r3, [r3, #0]
 80e1bbe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80e1bc2:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 80e1bc6:	2b00      	cmp	r3, #0
 80e1bc8:	d109      	bne.n	80e1bde <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e1bca:	68fb      	ldr	r3, [r7, #12]
 80e1bcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1bd0:	f043 0220 	orr.w	r2, r3, #32
 80e1bd4:	68fb      	ldr	r3, [r7, #12]
 80e1bd6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80e1bda:	2301      	movs	r3, #1
 80e1bdc:	e038      	b.n	80e1c50 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80e1bde:	68fb      	ldr	r3, [r7, #12]
 80e1be0:	681b      	ldr	r3, [r3, #0]
 80e1be2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80e1be6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80e1bea:	2b00      	cmp	r3, #0
 80e1bec:	d009      	beq.n	80e1c02 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80e1bee:	68fb      	ldr	r3, [r7, #12]
 80e1bf0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1bf4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80e1bf8:	68fb      	ldr	r3, [r7, #12]
 80e1bfa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80e1bfe:	2301      	movs	r3, #1
 80e1c00:	e026      	b.n	80e1c50 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80e1c02:	68fb      	ldr	r3, [r7, #12]
 80e1c04:	681b      	ldr	r3, [r3, #0]
 80e1c06:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80e1c0a:	0c1b      	lsrs	r3, r3, #16
 80e1c0c:	f003 031f 	and.w	r3, r3, #31
 80e1c10:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80e1c12:	697b      	ldr	r3, [r7, #20]
 80e1c14:	687a      	ldr	r2, [r7, #4]
 80e1c16:	68b9      	ldr	r1, [r7, #8]
 80e1c18:	68f8      	ldr	r0, [r7, #12]
 80e1c1a:	f000 fb8b 	bl	80e2334 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80e1c1e:	68fb      	ldr	r3, [r7, #12]
 80e1c20:	681b      	ldr	r3, [r3, #0]
 80e1c22:	2101      	movs	r1, #1
 80e1c24:	697a      	ldr	r2, [r7, #20]
 80e1c26:	fa01 f202 	lsl.w	r2, r1, r2
 80e1c2a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80e1c2e:	2201      	movs	r2, #1
 80e1c30:	697b      	ldr	r3, [r7, #20]
 80e1c32:	409a      	lsls	r2, r3
 80e1c34:	68fb      	ldr	r3, [r7, #12]
 80e1c36:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }

    /* Return function status */
    return HAL_OK;
 80e1c3a:	2300      	movs	r3, #0
 80e1c3c:	e008      	b.n	80e1c50 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80e1c3e:	68fb      	ldr	r3, [r7, #12]
 80e1c40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1c44:	f043 0208 	orr.w	r2, r3, #8
 80e1c48:	68fb      	ldr	r3, [r7, #12]
 80e1c4a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80e1c4e:	2301      	movs	r3, #1
  }
}
 80e1c50:	4618      	mov	r0, r3
 80e1c52:	3718      	adds	r7, #24
 80e1c54:	46bd      	mov	sp, r7
 80e1c56:	bd80      	pop	{r7, pc}

080e1c58 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80e1c58:	b480      	push	{r7}
 80e1c5a:	b08b      	sub	sp, #44	; 0x2c
 80e1c5c:	af00      	add	r7, sp, #0
 80e1c5e:	60f8      	str	r0, [r7, #12]
 80e1c60:	60b9      	str	r1, [r7, #8]
 80e1c62:	607a      	str	r2, [r7, #4]
 80e1c64:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80e1c66:	2300      	movs	r3, #0
 80e1c68:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80e1c6a:	68fb      	ldr	r3, [r7, #12]
 80e1c6c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1c70:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80e1c72:	7efb      	ldrb	r3, [r7, #27]
 80e1c74:	2b02      	cmp	r3, #2
 80e1c76:	f040 814b 	bne.w	80e1f10 <HAL_FDCAN_GetRxMessage+0x2b8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80e1c7a:	68bb      	ldr	r3, [r7, #8]
 80e1c7c:	2b40      	cmp	r3, #64	; 0x40
 80e1c7e:	d14d      	bne.n	80e1d1c <HAL_FDCAN_GetRxMessage+0xc4>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80e1c80:	68fb      	ldr	r3, [r7, #12]
 80e1c82:	681b      	ldr	r3, [r3, #0]
 80e1c84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e1c88:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e1c8c:	2b00      	cmp	r3, #0
 80e1c8e:	d109      	bne.n	80e1ca4 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e1c90:	68fb      	ldr	r3, [r7, #12]
 80e1c92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1c96:	f043 0220 	orr.w	r2, r3, #32
 80e1c9a:	68fb      	ldr	r3, [r7, #12]
 80e1c9c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1ca0:	2301      	movs	r3, #1
 80e1ca2:	e13e      	b.n	80e1f22 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80e1ca4:	68fb      	ldr	r3, [r7, #12]
 80e1ca6:	681b      	ldr	r3, [r3, #0]
 80e1ca8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e1cac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80e1cb0:	2b00      	cmp	r3, #0
 80e1cb2:	d109      	bne.n	80e1cc8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80e1cb4:	68fb      	ldr	r3, [r7, #12]
 80e1cb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1cba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80e1cbe:	68fb      	ldr	r3, [r7, #12]
 80e1cc0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1cc4:	2301      	movs	r3, #1
 80e1cc6:	e12c      	b.n	80e1f22 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80e1cc8:	68fb      	ldr	r3, [r7, #12]
 80e1cca:	681b      	ldr	r3, [r3, #0]
 80e1ccc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e1cd0:	0e1b      	lsrs	r3, r3, #24
 80e1cd2:	f003 0301 	and.w	r3, r3, #1
 80e1cd6:	2b01      	cmp	r3, #1
 80e1cd8:	d10b      	bne.n	80e1cf2 <HAL_FDCAN_GetRxMessage+0x9a>
        {
          if(((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80e1cda:	68fb      	ldr	r3, [r7, #12]
 80e1cdc:	681b      	ldr	r3, [r3, #0]
 80e1cde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e1ce2:	0fdb      	lsrs	r3, r3, #31
 80e1ce4:	f003 0301 	and.w	r3, r3, #1
 80e1ce8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80e1cec:	d101      	bne.n	80e1cf2 <HAL_FDCAN_GetRxMessage+0x9a>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80e1cee:	2301      	movs	r3, #1
 80e1cf0:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index*/
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80e1cf2:	68fb      	ldr	r3, [r7, #12]
 80e1cf4:	681b      	ldr	r3, [r3, #0]
 80e1cf6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e1cfa:	0a1b      	lsrs	r3, r3, #8
 80e1cfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80e1d00:	69fa      	ldr	r2, [r7, #28]
 80e1d02:	4413      	add	r3, r2
 80e1d04:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80e1d06:	68fb      	ldr	r3, [r7, #12]
 80e1d08:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80e1d0a:	68fb      	ldr	r3, [r7, #12]
 80e1d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e1d0e:	69f9      	ldr	r1, [r7, #28]
 80e1d10:	fb01 f303 	mul.w	r3, r1, r3
 80e1d14:	009b      	lsls	r3, r3, #2
 80e1d16:	4413      	add	r3, r2
 80e1d18:	627b      	str	r3, [r7, #36]	; 0x24
 80e1d1a:	e069      	b.n	80e1df0 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80e1d1c:	68bb      	ldr	r3, [r7, #8]
 80e1d1e:	2b41      	cmp	r3, #65	; 0x41
 80e1d20:	d14d      	bne.n	80e1dbe <HAL_FDCAN_GetRxMessage+0x166>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80e1d22:	68fb      	ldr	r3, [r7, #12]
 80e1d24:	681b      	ldr	r3, [r3, #0]
 80e1d26:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80e1d2a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e1d2e:	2b00      	cmp	r3, #0
 80e1d30:	d109      	bne.n	80e1d46 <HAL_FDCAN_GetRxMessage+0xee>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e1d32:	68fb      	ldr	r3, [r7, #12]
 80e1d34:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1d38:	f043 0220 	orr.w	r2, r3, #32
 80e1d3c:	68fb      	ldr	r3, [r7, #12]
 80e1d3e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1d42:	2301      	movs	r3, #1
 80e1d44:	e0ed      	b.n	80e1f22 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80e1d46:	68fb      	ldr	r3, [r7, #12]
 80e1d48:	681b      	ldr	r3, [r3, #0]
 80e1d4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80e1d4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80e1d52:	2b00      	cmp	r3, #0
 80e1d54:	d109      	bne.n	80e1d6a <HAL_FDCAN_GetRxMessage+0x112>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80e1d56:	68fb      	ldr	r3, [r7, #12]
 80e1d58:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1d5c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80e1d60:	68fb      	ldr	r3, [r7, #12]
 80e1d62:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1d66:	2301      	movs	r3, #1
 80e1d68:	e0db      	b.n	80e1f22 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80e1d6a:	68fb      	ldr	r3, [r7, #12]
 80e1d6c:	681b      	ldr	r3, [r3, #0]
 80e1d6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80e1d72:	0e1b      	lsrs	r3, r3, #24
 80e1d74:	f003 0301 	and.w	r3, r3, #1
 80e1d78:	2b01      	cmp	r3, #1
 80e1d7a:	d10b      	bne.n	80e1d94 <HAL_FDCAN_GetRxMessage+0x13c>
        {
          if(((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80e1d7c:	68fb      	ldr	r3, [r7, #12]
 80e1d7e:	681b      	ldr	r3, [r3, #0]
 80e1d80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80e1d84:	0fdb      	lsrs	r3, r3, #31
 80e1d86:	f003 0301 	and.w	r3, r3, #1
 80e1d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80e1d8e:	d101      	bne.n	80e1d94 <HAL_FDCAN_GetRxMessage+0x13c>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80e1d90:	2301      	movs	r3, #1
 80e1d92:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index*/
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80e1d94:	68fb      	ldr	r3, [r7, #12]
 80e1d96:	681b      	ldr	r3, [r3, #0]
 80e1d98:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80e1d9c:	0a1b      	lsrs	r3, r3, #8
 80e1d9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80e1da2:	69fa      	ldr	r2, [r7, #28]
 80e1da4:	4413      	add	r3, r2
 80e1da6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80e1da8:	68fb      	ldr	r3, [r7, #12]
 80e1daa:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80e1dac:	68fb      	ldr	r3, [r7, #12]
 80e1dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e1db0:	69f9      	ldr	r1, [r7, #28]
 80e1db2:	fb01 f303 	mul.w	r3, r1, r3
 80e1db6:	009b      	lsls	r3, r3, #2
 80e1db8:	4413      	add	r3, r2
 80e1dba:	627b      	str	r3, [r7, #36]	; 0x24
 80e1dbc:	e018      	b.n	80e1df0 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80e1dbe:	68fb      	ldr	r3, [r7, #12]
 80e1dc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e1dc2:	68ba      	ldr	r2, [r7, #8]
 80e1dc4:	429a      	cmp	r2, r3
 80e1dc6:	d309      	bcc.n	80e1ddc <HAL_FDCAN_GetRxMessage+0x184>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e1dc8:	68fb      	ldr	r3, [r7, #12]
 80e1dca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1dce:	f043 0220 	orr.w	r2, r3, #32
 80e1dd2:	68fb      	ldr	r3, [r7, #12]
 80e1dd4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80e1dd8:	2301      	movs	r3, #1
 80e1dda:	e0a2      	b.n	80e1f22 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80e1ddc:	68fb      	ldr	r3, [r7, #12]
 80e1dde:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80e1de0:	68fb      	ldr	r3, [r7, #12]
 80e1de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e1de4:	68b9      	ldr	r1, [r7, #8]
 80e1de6:	fb01 f303 	mul.w	r3, r1, r3
 80e1dea:	009b      	lsls	r3, r3, #2
 80e1dec:	4413      	add	r3, r2
 80e1dee:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80e1df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1df2:	681b      	ldr	r3, [r3, #0]
 80e1df4:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80e1df8:	687b      	ldr	r3, [r7, #4]
 80e1dfa:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80e1dfc:	687b      	ldr	r3, [r7, #4]
 80e1dfe:	685b      	ldr	r3, [r3, #4]
 80e1e00:	2b00      	cmp	r3, #0
 80e1e02:	d107      	bne.n	80e1e14 <HAL_FDCAN_GetRxMessage+0x1bc>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18);
 80e1e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e06:	681b      	ldr	r3, [r3, #0]
 80e1e08:	0c9b      	lsrs	r3, r3, #18
 80e1e0a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80e1e0e:	687b      	ldr	r3, [r7, #4]
 80e1e10:	601a      	str	r2, [r3, #0]
 80e1e12:	e005      	b.n	80e1e20 <HAL_FDCAN_GetRxMessage+0x1c8>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80e1e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e16:	681b      	ldr	r3, [r3, #0]
 80e1e18:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80e1e1c:	687b      	ldr	r3, [r7, #4]
 80e1e1e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80e1e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e22:	681b      	ldr	r3, [r3, #0]
 80e1e24:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80e1e28:	687b      	ldr	r3, [r7, #4]
 80e1e2a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80e1e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e2e:	681b      	ldr	r3, [r3, #0]
 80e1e30:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80e1e34:	687b      	ldr	r3, [r7, #4]
 80e1e36:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80e1e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e3a:	3304      	adds	r3, #4
 80e1e3c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80e1e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e40:	681b      	ldr	r3, [r3, #0]
 80e1e42:	b29a      	uxth	r2, r3
 80e1e44:	687b      	ldr	r3, [r7, #4]
 80e1e46:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80e1e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e4a:	681b      	ldr	r3, [r3, #0]
 80e1e4c:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80e1e50:	687b      	ldr	r3, [r7, #4]
 80e1e52:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80e1e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e56:	681b      	ldr	r3, [r3, #0]
 80e1e58:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 80e1e5c:	687b      	ldr	r3, [r7, #4]
 80e1e5e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80e1e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e62:	681b      	ldr	r3, [r3, #0]
 80e1e64:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80e1e68:	687b      	ldr	r3, [r7, #4]
 80e1e6a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24);
 80e1e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e6e:	681b      	ldr	r3, [r3, #0]
 80e1e70:	0e1b      	lsrs	r3, r3, #24
 80e1e72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80e1e76:	687b      	ldr	r3, [r7, #4]
 80e1e78:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31);
 80e1e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e7c:	681b      	ldr	r3, [r3, #0]
 80e1e7e:	0fda      	lsrs	r2, r3, #31
 80e1e80:	687b      	ldr	r3, [r7, #4]
 80e1e82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80e1e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e86:	3304      	adds	r3, #4
 80e1e88:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80e1e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e1e8c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 80e1e8e:	2300      	movs	r3, #0
 80e1e90:	623b      	str	r3, [r7, #32]
 80e1e92:	e00a      	b.n	80e1eaa <HAL_FDCAN_GetRxMessage+0x252>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80e1e94:	697a      	ldr	r2, [r7, #20]
 80e1e96:	6a3b      	ldr	r3, [r7, #32]
 80e1e98:	441a      	add	r2, r3
 80e1e9a:	6839      	ldr	r1, [r7, #0]
 80e1e9c:	6a3b      	ldr	r3, [r7, #32]
 80e1e9e:	440b      	add	r3, r1
 80e1ea0:	7812      	ldrb	r2, [r2, #0]
 80e1ea2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 80e1ea4:	6a3b      	ldr	r3, [r7, #32]
 80e1ea6:	3301      	adds	r3, #1
 80e1ea8:	623b      	str	r3, [r7, #32]
 80e1eaa:	687b      	ldr	r3, [r7, #4]
 80e1eac:	68db      	ldr	r3, [r3, #12]
 80e1eae:	0c1b      	lsrs	r3, r3, #16
 80e1eb0:	4a1f      	ldr	r2, [pc, #124]	; (80e1f30 <HAL_FDCAN_GetRxMessage+0x2d8>)
 80e1eb2:	5cd3      	ldrb	r3, [r2, r3]
 80e1eb4:	461a      	mov	r2, r3
 80e1eb6:	6a3b      	ldr	r3, [r7, #32]
 80e1eb8:	4293      	cmp	r3, r2
 80e1eba:	d3eb      	bcc.n	80e1e94 <HAL_FDCAN_GetRxMessage+0x23c>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80e1ebc:	68bb      	ldr	r3, [r7, #8]
 80e1ebe:	2b40      	cmp	r3, #64	; 0x40
 80e1ec0:	d105      	bne.n	80e1ece <HAL_FDCAN_GetRxMessage+0x276>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80e1ec2:	68fb      	ldr	r3, [r7, #12]
 80e1ec4:	681b      	ldr	r3, [r3, #0]
 80e1ec6:	69fa      	ldr	r2, [r7, #28]
 80e1ec8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80e1ecc:	e01e      	b.n	80e1f0c <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80e1ece:	68bb      	ldr	r3, [r7, #8]
 80e1ed0:	2b41      	cmp	r3, #65	; 0x41
 80e1ed2:	d105      	bne.n	80e1ee0 <HAL_FDCAN_GetRxMessage+0x288>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80e1ed4:	68fb      	ldr	r3, [r7, #12]
 80e1ed6:	681b      	ldr	r3, [r3, #0]
 80e1ed8:	69fa      	ldr	r2, [r7, #28]
 80e1eda:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80e1ede:	e015      	b.n	80e1f0c <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80e1ee0:	68bb      	ldr	r3, [r7, #8]
 80e1ee2:	2b1f      	cmp	r3, #31
 80e1ee4:	d808      	bhi.n	80e1ef8 <HAL_FDCAN_GetRxMessage+0x2a0>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1 << RxLocation);
 80e1ee6:	68fb      	ldr	r3, [r7, #12]
 80e1ee8:	681b      	ldr	r3, [r3, #0]
 80e1eea:	2101      	movs	r1, #1
 80e1eec:	68ba      	ldr	r2, [r7, #8]
 80e1eee:	fa01 f202 	lsl.w	r2, r1, r2
 80e1ef2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80e1ef6:	e009      	b.n	80e1f0c <HAL_FDCAN_GetRxMessage+0x2b4>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1 << (RxLocation & 0x1FU));
 80e1ef8:	68bb      	ldr	r3, [r7, #8]
 80e1efa:	f003 021f 	and.w	r2, r3, #31
 80e1efe:	68fb      	ldr	r3, [r7, #12]
 80e1f00:	681b      	ldr	r3, [r3, #0]
 80e1f02:	2101      	movs	r1, #1
 80e1f04:	fa01 f202 	lsl.w	r2, r1, r2
 80e1f08:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80e1f0c:	2300      	movs	r3, #0
 80e1f0e:	e008      	b.n	80e1f22 <HAL_FDCAN_GetRxMessage+0x2ca>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80e1f10:	68fb      	ldr	r3, [r7, #12]
 80e1f12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e1f16:	f043 0208 	orr.w	r2, r3, #8
 80e1f1a:	68fb      	ldr	r3, [r7, #12]
 80e1f1c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80e1f20:	2301      	movs	r3, #1
  }
}
 80e1f22:	4618      	mov	r0, r3
 80e1f24:	372c      	adds	r7, #44	; 0x2c
 80e1f26:	46bd      	mov	sp, r7
 80e1f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e1f2c:	4770      	bx	lr
 80e1f2e:	bf00      	nop
 80e1f30:	080e52bc 	.word	0x080e52bc

080e1f34 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 80e1f34:	b480      	push	{r7}
 80e1f36:	b087      	sub	sp, #28
 80e1f38:	af00      	add	r7, sp, #0
 80e1f3a:	60f8      	str	r0, [r7, #12]
 80e1f3c:	60b9      	str	r1, [r7, #8]
 80e1f3e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80e1f40:	68fb      	ldr	r3, [r7, #12]
 80e1f42:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80e1f46:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80e1f48:	7dfb      	ldrb	r3, [r7, #23]
 80e1f4a:	2b01      	cmp	r3, #1
 80e1f4c:	d002      	beq.n	80e1f54 <HAL_FDCAN_ActivateNotification+0x20>
 80e1f4e:	7dfb      	ldrb	r3, [r7, #23]
 80e1f50:	2b02      	cmp	r3, #2
 80e1f52:	d155      	bne.n	80e2000 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80e1f54:	68fb      	ldr	r3, [r7, #12]
 80e1f56:	681b      	ldr	r3, [r3, #0]
 80e1f58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80e1f5a:	68bb      	ldr	r3, [r7, #8]
 80e1f5c:	4013      	ands	r3, r2
 80e1f5e:	2b00      	cmp	r3, #0
 80e1f60:	d108      	bne.n	80e1f74 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80e1f62:	68fb      	ldr	r3, [r7, #12]
 80e1f64:	681b      	ldr	r3, [r3, #0]
 80e1f66:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80e1f68:	68fb      	ldr	r3, [r7, #12]
 80e1f6a:	681b      	ldr	r3, [r3, #0]
 80e1f6c:	f042 0201 	orr.w	r2, r2, #1
 80e1f70:	65da      	str	r2, [r3, #92]	; 0x5c
 80e1f72:	e014      	b.n	80e1f9e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80e1f74:	68fb      	ldr	r3, [r7, #12]
 80e1f76:	681b      	ldr	r3, [r3, #0]
 80e1f78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80e1f7a:	68bb      	ldr	r3, [r7, #8]
 80e1f7c:	4013      	ands	r3, r2
 80e1f7e:	68ba      	ldr	r2, [r7, #8]
 80e1f80:	429a      	cmp	r2, r3
 80e1f82:	d108      	bne.n	80e1f96 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80e1f84:	68fb      	ldr	r3, [r7, #12]
 80e1f86:	681b      	ldr	r3, [r3, #0]
 80e1f88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80e1f8a:	68fb      	ldr	r3, [r7, #12]
 80e1f8c:	681b      	ldr	r3, [r3, #0]
 80e1f8e:	f042 0202 	orr.w	r2, r2, #2
 80e1f92:	65da      	str	r2, [r3, #92]	; 0x5c
 80e1f94:	e003      	b.n	80e1f9e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80e1f96:	68fb      	ldr	r3, [r7, #12]
 80e1f98:	681b      	ldr	r3, [r3, #0]
 80e1f9a:	2203      	movs	r2, #3
 80e1f9c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80e1f9e:	68bb      	ldr	r3, [r7, #8]
 80e1fa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80e1fa4:	2b00      	cmp	r3, #0
 80e1fa6:	d009      	beq.n	80e1fbc <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80e1fa8:	68fb      	ldr	r3, [r7, #12]
 80e1faa:	681b      	ldr	r3, [r3, #0]
 80e1fac:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 80e1fb0:	68fb      	ldr	r3, [r7, #12]
 80e1fb2:	681b      	ldr	r3, [r3, #0]
 80e1fb4:	687a      	ldr	r2, [r7, #4]
 80e1fb6:	430a      	orrs	r2, r1
 80e1fb8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80e1fbc:	68bb      	ldr	r3, [r7, #8]
 80e1fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80e1fc2:	2b00      	cmp	r3, #0
 80e1fc4:	d009      	beq.n	80e1fda <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80e1fc6:	68fb      	ldr	r3, [r7, #12]
 80e1fc8:	681b      	ldr	r3, [r3, #0]
 80e1fca:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 80e1fce:	68fb      	ldr	r3, [r7, #12]
 80e1fd0:	681b      	ldr	r3, [r3, #0]
 80e1fd2:	687a      	ldr	r2, [r7, #4]
 80e1fd4:	430a      	orrs	r2, r1
 80e1fd6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80e1fda:	68fb      	ldr	r3, [r7, #12]
 80e1fdc:	681b      	ldr	r3, [r3, #0]
 80e1fde:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80e1fe0:	68ba      	ldr	r2, [r7, #8]
 80e1fe2:	4b0f      	ldr	r3, [pc, #60]	; (80e2020 <HAL_FDCAN_ActivateNotification+0xec>)
 80e1fe4:	4013      	ands	r3, r2
 80e1fe6:	68fa      	ldr	r2, [r7, #12]
 80e1fe8:	6812      	ldr	r2, [r2, #0]
 80e1fea:	430b      	orrs	r3, r1
 80e1fec:	6553      	str	r3, [r2, #84]	; 0x54
 80e1fee:	4b0d      	ldr	r3, [pc, #52]	; (80e2024 <HAL_FDCAN_ActivateNotification+0xf0>)
 80e1ff0:	695a      	ldr	r2, [r3, #20]
 80e1ff2:	68bb      	ldr	r3, [r7, #8]
 80e1ff4:	0f9b      	lsrs	r3, r3, #30
 80e1ff6:	490b      	ldr	r1, [pc, #44]	; (80e2024 <HAL_FDCAN_ActivateNotification+0xf0>)
 80e1ff8:	4313      	orrs	r3, r2
 80e1ffa:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80e1ffc:	2300      	movs	r3, #0
 80e1ffe:	e008      	b.n	80e2012 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80e2000:	68fb      	ldr	r3, [r7, #12]
 80e2002:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e2006:	f043 0202 	orr.w	r2, r3, #2
 80e200a:	68fb      	ldr	r3, [r7, #12]
 80e200c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80e2010:	2301      	movs	r3, #1
  }
}
 80e2012:	4618      	mov	r0, r3
 80e2014:	371c      	adds	r7, #28
 80e2016:	46bd      	mov	sp, r7
 80e2018:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e201c:	4770      	bx	lr
 80e201e:	bf00      	nop
 80e2020:	3fcfffff 	.word	0x3fcfffff
 80e2024:	4000a800 	.word	0x4000a800

080e2028 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80e2028:	b480      	push	{r7}
 80e202a:	b085      	sub	sp, #20
 80e202c:	af00      	add	r7, sp, #0
 80e202e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80e2030:	687b      	ldr	r3, [r7, #4]
 80e2032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80e2034:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80e2036:	687b      	ldr	r3, [r7, #4]
 80e2038:	681b      	ldr	r3, [r3, #0]
 80e203a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80e203e:	4ba7      	ldr	r3, [pc, #668]	; (80e22dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e2040:	4013      	ands	r3, r2
 80e2042:	68ba      	ldr	r2, [r7, #8]
 80e2044:	0091      	lsls	r1, r2, #2
 80e2046:	687a      	ldr	r2, [r7, #4]
 80e2048:	6812      	ldr	r2, [r2, #0]
 80e204a:	430b      	orrs	r3, r1
 80e204c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80e2050:	687b      	ldr	r3, [r7, #4]
 80e2052:	681b      	ldr	r3, [r3, #0]
 80e2054:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80e2058:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 80e205c:	687b      	ldr	r3, [r7, #4]
 80e205e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e2060:	041a      	lsls	r2, r3, #16
 80e2062:	687b      	ldr	r3, [r7, #4]
 80e2064:	681b      	ldr	r3, [r3, #0]
 80e2066:	430a      	orrs	r2, r1
 80e2068:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80e206c:	687b      	ldr	r3, [r7, #4]
 80e206e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e2070:	68ba      	ldr	r2, [r7, #8]
 80e2072:	4413      	add	r3, r2
 80e2074:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80e2076:	687b      	ldr	r3, [r7, #4]
 80e2078:	681b      	ldr	r3, [r3, #0]
 80e207a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80e207e:	4b97      	ldr	r3, [pc, #604]	; (80e22dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e2080:	4013      	ands	r3, r2
 80e2082:	68ba      	ldr	r2, [r7, #8]
 80e2084:	0091      	lsls	r1, r2, #2
 80e2086:	687a      	ldr	r2, [r7, #4]
 80e2088:	6812      	ldr	r2, [r2, #0]
 80e208a:	430b      	orrs	r3, r1
 80e208c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80e2090:	687b      	ldr	r3, [r7, #4]
 80e2092:	681b      	ldr	r3, [r3, #0]
 80e2094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80e2098:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80e209c:	687b      	ldr	r3, [r7, #4]
 80e209e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e20a0:	041a      	lsls	r2, r3, #16
 80e20a2:	687b      	ldr	r3, [r7, #4]
 80e20a4:	681b      	ldr	r3, [r3, #0]
 80e20a6:	430a      	orrs	r2, r1
 80e20a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80e20ac:	687b      	ldr	r3, [r7, #4]
 80e20ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e20b0:	005b      	lsls	r3, r3, #1
 80e20b2:	68ba      	ldr	r2, [r7, #8]
 80e20b4:	4413      	add	r3, r2
 80e20b6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80e20b8:	687b      	ldr	r3, [r7, #4]
 80e20ba:	681b      	ldr	r3, [r3, #0]
 80e20bc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80e20c0:	4b86      	ldr	r3, [pc, #536]	; (80e22dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e20c2:	4013      	ands	r3, r2
 80e20c4:	68ba      	ldr	r2, [r7, #8]
 80e20c6:	0091      	lsls	r1, r2, #2
 80e20c8:	687a      	ldr	r2, [r7, #4]
 80e20ca:	6812      	ldr	r2, [r2, #0]
 80e20cc:	430b      	orrs	r3, r1
 80e20ce:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80e20d2:	687b      	ldr	r3, [r7, #4]
 80e20d4:	681b      	ldr	r3, [r3, #0]
 80e20d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e20da:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80e20de:	687b      	ldr	r3, [r7, #4]
 80e20e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e20e2:	041a      	lsls	r2, r3, #16
 80e20e4:	687b      	ldr	r3, [r7, #4]
 80e20e6:	681b      	ldr	r3, [r3, #0]
 80e20e8:	430a      	orrs	r2, r1
 80e20ea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80e20ee:	687b      	ldr	r3, [r7, #4]
 80e20f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e20f2:	687a      	ldr	r2, [r7, #4]
 80e20f4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80e20f6:	fb02 f303 	mul.w	r3, r2, r3
 80e20fa:	68ba      	ldr	r2, [r7, #8]
 80e20fc:	4413      	add	r3, r2
 80e20fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80e2100:	687b      	ldr	r3, [r7, #4]
 80e2102:	681b      	ldr	r3, [r3, #0]
 80e2104:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80e2108:	4b74      	ldr	r3, [pc, #464]	; (80e22dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e210a:	4013      	ands	r3, r2
 80e210c:	68ba      	ldr	r2, [r7, #8]
 80e210e:	0091      	lsls	r1, r2, #2
 80e2110:	687a      	ldr	r2, [r7, #4]
 80e2112:	6812      	ldr	r2, [r2, #0]
 80e2114:	430b      	orrs	r3, r1
 80e2116:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80e211a:	687b      	ldr	r3, [r7, #4]
 80e211c:	681b      	ldr	r3, [r3, #0]
 80e211e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80e2122:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80e2126:	687b      	ldr	r3, [r7, #4]
 80e2128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e212a:	041a      	lsls	r2, r3, #16
 80e212c:	687b      	ldr	r3, [r7, #4]
 80e212e:	681b      	ldr	r3, [r3, #0]
 80e2130:	430a      	orrs	r2, r1
 80e2132:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80e2136:	687b      	ldr	r3, [r7, #4]
 80e2138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e213a:	687a      	ldr	r2, [r7, #4]
 80e213c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80e213e:	fb02 f303 	mul.w	r3, r2, r3
 80e2142:	68ba      	ldr	r2, [r7, #8]
 80e2144:	4413      	add	r3, r2
 80e2146:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80e2148:	687b      	ldr	r3, [r7, #4]
 80e214a:	681b      	ldr	r3, [r3, #0]
 80e214c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80e2150:	4b62      	ldr	r3, [pc, #392]	; (80e22dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e2152:	4013      	ands	r3, r2
 80e2154:	68ba      	ldr	r2, [r7, #8]
 80e2156:	0091      	lsls	r1, r2, #2
 80e2158:	687a      	ldr	r2, [r7, #4]
 80e215a:	6812      	ldr	r2, [r2, #0]
 80e215c:	430b      	orrs	r3, r1
 80e215e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80e2162:	687b      	ldr	r3, [r7, #4]
 80e2164:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e2166:	687a      	ldr	r2, [r7, #4]
 80e2168:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80e216a:	fb02 f303 	mul.w	r3, r2, r3
 80e216e:	68ba      	ldr	r2, [r7, #8]
 80e2170:	4413      	add	r3, r2
 80e2172:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80e2174:	687b      	ldr	r3, [r7, #4]
 80e2176:	681b      	ldr	r3, [r3, #0]
 80e2178:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80e217c:	4b57      	ldr	r3, [pc, #348]	; (80e22dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e217e:	4013      	ands	r3, r2
 80e2180:	68ba      	ldr	r2, [r7, #8]
 80e2182:	0091      	lsls	r1, r2, #2
 80e2184:	687a      	ldr	r2, [r7, #4]
 80e2186:	6812      	ldr	r2, [r2, #0]
 80e2188:	430b      	orrs	r3, r1
 80e218a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80e218e:	687b      	ldr	r3, [r7, #4]
 80e2190:	681b      	ldr	r3, [r3, #0]
 80e2192:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80e2196:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80e219a:	687b      	ldr	r3, [r7, #4]
 80e219c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e219e:	041a      	lsls	r2, r3, #16
 80e21a0:	687b      	ldr	r3, [r7, #4]
 80e21a2:	681b      	ldr	r3, [r3, #0]
 80e21a4:	430a      	orrs	r2, r1
 80e21a6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80e21aa:	687b      	ldr	r3, [r7, #4]
 80e21ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e21ae:	005b      	lsls	r3, r3, #1
 80e21b0:	68ba      	ldr	r2, [r7, #8]
 80e21b2:	4413      	add	r3, r2
 80e21b4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80e21b6:	687b      	ldr	r3, [r7, #4]
 80e21b8:	681b      	ldr	r3, [r3, #0]
 80e21ba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80e21be:	4b47      	ldr	r3, [pc, #284]	; (80e22dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80e21c0:	4013      	ands	r3, r2
 80e21c2:	68ba      	ldr	r2, [r7, #8]
 80e21c4:	0091      	lsls	r1, r2, #2
 80e21c6:	687a      	ldr	r2, [r7, #4]
 80e21c8:	6812      	ldr	r2, [r2, #0]
 80e21ca:	430b      	orrs	r3, r1
 80e21cc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80e21d0:	687b      	ldr	r3, [r7, #4]
 80e21d2:	681b      	ldr	r3, [r3, #0]
 80e21d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80e21d8:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80e21dc:	687b      	ldr	r3, [r7, #4]
 80e21de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80e21e0:	041a      	lsls	r2, r3, #16
 80e21e2:	687b      	ldr	r3, [r7, #4]
 80e21e4:	681b      	ldr	r3, [r3, #0]
 80e21e6:	430a      	orrs	r2, r1
 80e21e8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80e21ec:	687b      	ldr	r3, [r7, #4]
 80e21ee:	681b      	ldr	r3, [r3, #0]
 80e21f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80e21f4:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 80e21f8:	687b      	ldr	r3, [r7, #4]
 80e21fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e21fc:	061a      	lsls	r2, r3, #24
 80e21fe:	687b      	ldr	r3, [r7, #4]
 80e2200:	681b      	ldr	r3, [r3, #0]
 80e2202:	430a      	orrs	r2, r1
 80e2204:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80e2208:	687b      	ldr	r3, [r7, #4]
 80e220a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80e220c:	4b34      	ldr	r3, [pc, #208]	; (80e22e0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80e220e:	4413      	add	r3, r2
 80e2210:	009a      	lsls	r2, r3, #2
 80e2212:	687b      	ldr	r3, [r7, #4]
 80e2214:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80e2216:	687b      	ldr	r3, [r7, #4]
 80e2218:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80e221a:	687b      	ldr	r3, [r7, #4]
 80e221c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e221e:	009b      	lsls	r3, r3, #2
 80e2220:	441a      	add	r2, r3
 80e2222:	687b      	ldr	r3, [r7, #4]
 80e2224:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80e2226:	687b      	ldr	r3, [r7, #4]
 80e2228:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80e222a:	687b      	ldr	r3, [r7, #4]
 80e222c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e222e:	00db      	lsls	r3, r3, #3
 80e2230:	441a      	add	r2, r3
 80e2232:	687b      	ldr	r3, [r7, #4]
 80e2234:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80e2236:	687b      	ldr	r3, [r7, #4]
 80e2238:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80e223a:	687b      	ldr	r3, [r7, #4]
 80e223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e223e:	6879      	ldr	r1, [r7, #4]
 80e2240:	6c49      	ldr	r1, [r1, #68]	; 0x44
 80e2242:	fb01 f303 	mul.w	r3, r1, r3
 80e2246:	009b      	lsls	r3, r3, #2
 80e2248:	441a      	add	r2, r3
 80e224a:	687b      	ldr	r3, [r7, #4]
 80e224c:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80e224e:	687b      	ldr	r3, [r7, #4]
 80e2250:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80e2252:	687b      	ldr	r3, [r7, #4]
 80e2254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e2256:	6879      	ldr	r1, [r7, #4]
 80e2258:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80e225a:	fb01 f303 	mul.w	r3, r1, r3
 80e225e:	009b      	lsls	r3, r3, #2
 80e2260:	441a      	add	r2, r3
 80e2262:	687b      	ldr	r3, [r7, #4]
 80e2264:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80e2266:	687b      	ldr	r3, [r7, #4]
 80e2268:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80e226a:	687b      	ldr	r3, [r7, #4]
 80e226c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e226e:	6879      	ldr	r1, [r7, #4]
 80e2270:	6d49      	ldr	r1, [r1, #84]	; 0x54
 80e2272:	fb01 f303 	mul.w	r3, r1, r3
 80e2276:	009b      	lsls	r3, r3, #2
 80e2278:	441a      	add	r2, r3
 80e227a:	687b      	ldr	r3, [r7, #4]
 80e227c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80e2280:	687b      	ldr	r3, [r7, #4]
 80e2282:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80e2286:	687b      	ldr	r3, [r7, #4]
 80e2288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e228a:	00db      	lsls	r3, r3, #3
 80e228c:	441a      	add	r2, r3
 80e228e:	687b      	ldr	r3, [r7, #4]
 80e2290:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80e2294:	687b      	ldr	r3, [r7, #4]
 80e2296:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80e229a:	687b      	ldr	r3, [r7, #4]
 80e229c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80e229e:	6879      	ldr	r1, [r7, #4]
 80e22a0:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80e22a2:	fb01 f303 	mul.w	r3, r1, r3
 80e22a6:	009b      	lsls	r3, r3, #2
 80e22a8:	441a      	add	r2, r3
 80e22aa:	687b      	ldr	r3, [r7, #4]
 80e22ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80e22b0:	687b      	ldr	r3, [r7, #4]
 80e22b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80e22b6:	687b      	ldr	r3, [r7, #4]
 80e22b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e22ba:	6879      	ldr	r1, [r7, #4]
 80e22bc:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80e22be:	fb01 f303 	mul.w	r3, r1, r3
 80e22c2:	009b      	lsls	r3, r3, #2
 80e22c4:	441a      	add	r2, r3
 80e22c6:	687b      	ldr	r3, [r7, #4]
 80e22c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80e22cc:	687b      	ldr	r3, [r7, #4]
 80e22ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80e22d2:	4a04      	ldr	r2, [pc, #16]	; (80e22e4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80e22d4:	4293      	cmp	r3, r2
 80e22d6:	d915      	bls.n	80e2304 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80e22d8:	e006      	b.n	80e22e8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80e22da:	bf00      	nop
 80e22dc:	ffff0003 	.word	0xffff0003
 80e22e0:	10002b00 	.word	0x10002b00
 80e22e4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80e22e8:	687b      	ldr	r3, [r7, #4]
 80e22ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e22ee:	f043 0220 	orr.w	r2, r3, #32
 80e22f2:	687b      	ldr	r3, [r7, #4]
 80e22f4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80e22f8:	687b      	ldr	r3, [r7, #4]
 80e22fa:	2203      	movs	r2, #3
 80e22fc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 80e2300:	2301      	movs	r3, #1
 80e2302:	e010      	b.n	80e2326 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80e2304:	687b      	ldr	r3, [r7, #4]
 80e2306:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80e2308:	60fb      	str	r3, [r7, #12]
 80e230a:	e005      	b.n	80e2318 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80e230c:	68fb      	ldr	r3, [r7, #12]
 80e230e:	2200      	movs	r2, #0
 80e2310:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80e2312:	68fb      	ldr	r3, [r7, #12]
 80e2314:	3304      	adds	r3, #4
 80e2316:	60fb      	str	r3, [r7, #12]
 80e2318:	687b      	ldr	r3, [r7, #4]
 80e231a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80e231e:	68fa      	ldr	r2, [r7, #12]
 80e2320:	429a      	cmp	r2, r3
 80e2322:	d3f3      	bcc.n	80e230c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80e2324:	2300      	movs	r3, #0
}
 80e2326:	4618      	mov	r0, r3
 80e2328:	3714      	adds	r7, #20
 80e232a:	46bd      	mov	sp, r7
 80e232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2330:	4770      	bx	lr
 80e2332:	bf00      	nop

080e2334 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 80e2334:	b480      	push	{r7}
 80e2336:	b089      	sub	sp, #36	; 0x24
 80e2338:	af00      	add	r7, sp, #0
 80e233a:	60f8      	str	r0, [r7, #12]
 80e233c:	60b9      	str	r1, [r7, #8]
 80e233e:	607a      	str	r2, [r7, #4]
 80e2340:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80e2342:	68bb      	ldr	r3, [r7, #8]
 80e2344:	685b      	ldr	r3, [r3, #4]
 80e2346:	2b00      	cmp	r3, #0
 80e2348:	d10a      	bne.n	80e2360 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80e234a:	68bb      	ldr	r3, [r7, #8]
 80e234c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80e234e:	68bb      	ldr	r3, [r7, #8]
 80e2350:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80e2352:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18));
 80e2354:	68bb      	ldr	r3, [r7, #8]
 80e2356:	681b      	ldr	r3, [r3, #0]
 80e2358:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80e235a:	4313      	orrs	r3, r2
 80e235c:	61fb      	str	r3, [r7, #28]
 80e235e:	e00a      	b.n	80e2376 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80e2360:	68bb      	ldr	r3, [r7, #8]
 80e2362:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80e2364:	68bb      	ldr	r3, [r7, #8]
 80e2366:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80e2368:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80e236a:	68bb      	ldr	r3, [r7, #8]
 80e236c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80e236e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80e2370:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80e2374:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80e2376:	68bb      	ldr	r3, [r7, #8]
 80e2378:	6a1b      	ldr	r3, [r3, #32]
 80e237a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80e237c:	68bb      	ldr	r3, [r7, #8]
 80e237e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80e2380:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80e2382:	68bb      	ldr	r3, [r7, #8]
 80e2384:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80e2386:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80e2388:	68bb      	ldr	r3, [r7, #8]
 80e238a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80e238c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80e238e:	68bb      	ldr	r3, [r7, #8]
 80e2390:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80e2392:	4313      	orrs	r3, r2
 80e2394:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80e2396:	68fb      	ldr	r3, [r7, #12]
 80e2398:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80e239c:	68fb      	ldr	r3, [r7, #12]
 80e239e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80e23a0:	6839      	ldr	r1, [r7, #0]
 80e23a2:	fb01 f303 	mul.w	r3, r1, r3
 80e23a6:	009b      	lsls	r3, r3, #2
 80e23a8:	4413      	add	r3, r2
 80e23aa:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80e23ac:	69bb      	ldr	r3, [r7, #24]
 80e23ae:	69fa      	ldr	r2, [r7, #28]
 80e23b0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80e23b2:	69bb      	ldr	r3, [r7, #24]
 80e23b4:	3304      	adds	r3, #4
 80e23b6:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80e23b8:	69bb      	ldr	r3, [r7, #24]
 80e23ba:	693a      	ldr	r2, [r7, #16]
 80e23bc:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80e23be:	69bb      	ldr	r3, [r7, #24]
 80e23c0:	3304      	adds	r3, #4
 80e23c2:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 80e23c4:	2300      	movs	r3, #0
 80e23c6:	617b      	str	r3, [r7, #20]
 80e23c8:	e020      	b.n	80e240c <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 80e23ca:	697b      	ldr	r3, [r7, #20]
 80e23cc:	3303      	adds	r3, #3
 80e23ce:	687a      	ldr	r2, [r7, #4]
 80e23d0:	4413      	add	r3, r2
 80e23d2:	781b      	ldrb	r3, [r3, #0]
 80e23d4:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 80e23d6:	697b      	ldr	r3, [r7, #20]
 80e23d8:	3302      	adds	r3, #2
 80e23da:	6879      	ldr	r1, [r7, #4]
 80e23dc:	440b      	add	r3, r1
 80e23de:	781b      	ldrb	r3, [r3, #0]
 80e23e0:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 80e23e2:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 80e23e4:	697b      	ldr	r3, [r7, #20]
 80e23e6:	3301      	adds	r3, #1
 80e23e8:	6879      	ldr	r1, [r7, #4]
 80e23ea:	440b      	add	r3, r1
 80e23ec:	781b      	ldrb	r3, [r3, #0]
 80e23ee:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 80e23f0:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80e23f2:	6879      	ldr	r1, [r7, #4]
 80e23f4:	697a      	ldr	r2, [r7, #20]
 80e23f6:	440a      	add	r2, r1
 80e23f8:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 80e23fa:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 80e23fc:	69bb      	ldr	r3, [r7, #24]
 80e23fe:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80e2400:	69bb      	ldr	r3, [r7, #24]
 80e2402:	3304      	adds	r3, #4
 80e2404:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 80e2406:	697b      	ldr	r3, [r7, #20]
 80e2408:	3304      	adds	r3, #4
 80e240a:	617b      	str	r3, [r7, #20]
 80e240c:	68bb      	ldr	r3, [r7, #8]
 80e240e:	68db      	ldr	r3, [r3, #12]
 80e2410:	0c1b      	lsrs	r3, r3, #16
 80e2412:	4a06      	ldr	r2, [pc, #24]	; (80e242c <FDCAN_CopyMessageToRAM+0xf8>)
 80e2414:	5cd3      	ldrb	r3, [r2, r3]
 80e2416:	461a      	mov	r2, r3
 80e2418:	697b      	ldr	r3, [r7, #20]
 80e241a:	4293      	cmp	r3, r2
 80e241c:	d3d5      	bcc.n	80e23ca <FDCAN_CopyMessageToRAM+0x96>
  }
}
 80e241e:	bf00      	nop
 80e2420:	bf00      	nop
 80e2422:	3724      	adds	r7, #36	; 0x24
 80e2424:	46bd      	mov	sp, r7
 80e2426:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e242a:	4770      	bx	lr
 80e242c:	080e52bc 	.word	0x080e52bc

080e2430 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 80e2430:	b580      	push	{r7, lr}
 80e2432:	b08a      	sub	sp, #40	; 0x28
 80e2434:	af00      	add	r7, sp, #0
 80e2436:	60f8      	str	r0, [r7, #12]
 80e2438:	60b9      	str	r1, [r7, #8]
 80e243a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 80e243c:	68bb      	ldr	r3, [r7, #8]
 80e243e:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 80e2440:	687b      	ldr	r3, [r7, #4]
 80e2442:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 80e2444:	2308      	movs	r3, #8
 80e2446:	76fb      	strb	r3, [r7, #27]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80e2448:	4b2e      	ldr	r3, [pc, #184]	; (80e2504 <HAL_FLASH_Program+0xd4>)
 80e244a:	7d1b      	ldrb	r3, [r3, #20]
 80e244c:	2b01      	cmp	r3, #1
 80e244e:	d101      	bne.n	80e2454 <HAL_FLASH_Program+0x24>
 80e2450:	2302      	movs	r3, #2
 80e2452:	e053      	b.n	80e24fc <HAL_FLASH_Program+0xcc>
 80e2454:	4b2b      	ldr	r3, [pc, #172]	; (80e2504 <HAL_FLASH_Program+0xd4>)
 80e2456:	2201      	movs	r2, #1
 80e2458:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 80e245a:	68bb      	ldr	r3, [r7, #8]
 80e245c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80e2460:	d315      	bcc.n	80e248e <HAL_FLASH_Program+0x5e>
 80e2462:	68bb      	ldr	r3, [r7, #8]
 80e2464:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 80e2468:	d211      	bcs.n	80e248e <HAL_FLASH_Program+0x5e>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 80e246a:	2301      	movs	r3, #1
 80e246c:	617b      	str	r3, [r7, #20]
  {
    return HAL_ERROR;
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80e246e:	4b25      	ldr	r3, [pc, #148]	; (80e2504 <HAL_FLASH_Program+0xd4>)
 80e2470:	2200      	movs	r2, #0
 80e2472:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 80e2474:	6979      	ldr	r1, [r7, #20]
 80e2476:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e247a:	f000 f881 	bl	80e2580 <FLASH_WaitForLastOperation>
 80e247e:	4603      	mov	r3, r0
 80e2480:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if(status == HAL_OK)
 80e2484:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80e2488:	2b00      	cmp	r3, #0
 80e248a:	d002      	beq.n	80e2492 <HAL_FLASH_Program+0x62>
 80e248c:	e031      	b.n	80e24f2 <HAL_FLASH_Program+0xc2>
    return HAL_ERROR;
 80e248e:	2301      	movs	r3, #1
 80e2490:	e034      	b.n	80e24fc <HAL_FLASH_Program+0xcc>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 80e2492:	4b1d      	ldr	r3, [pc, #116]	; (80e2508 <HAL_FLASH_Program+0xd8>)
 80e2494:	68db      	ldr	r3, [r3, #12]
 80e2496:	4a1c      	ldr	r2, [pc, #112]	; (80e2508 <HAL_FLASH_Program+0xd8>)
 80e2498:	f043 0302 	orr.w	r3, r3, #2
 80e249c:	60d3      	str	r3, [r2, #12]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80e249e:	f3bf 8f6f 	isb	sy
}
 80e24a2:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80e24a4:	f3bf 8f4f 	dsb	sy
}
 80e24a8:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 80e24aa:	69fb      	ldr	r3, [r7, #28]
 80e24ac:	681a      	ldr	r2, [r3, #0]
 80e24ae:	6a3b      	ldr	r3, [r7, #32]
 80e24b0:	601a      	str	r2, [r3, #0]
        dest_addr++;
 80e24b2:	6a3b      	ldr	r3, [r7, #32]
 80e24b4:	3304      	adds	r3, #4
 80e24b6:	623b      	str	r3, [r7, #32]
        src_addr++;
 80e24b8:	69fb      	ldr	r3, [r7, #28]
 80e24ba:	3304      	adds	r3, #4
 80e24bc:	61fb      	str	r3, [r7, #28]
        row_index--;
 80e24be:	7efb      	ldrb	r3, [r7, #27]
 80e24c0:	3b01      	subs	r3, #1
 80e24c2:	76fb      	strb	r3, [r7, #27]
     } while (row_index != 0U);
 80e24c4:	7efb      	ldrb	r3, [r7, #27]
 80e24c6:	2b00      	cmp	r3, #0
 80e24c8:	d1ef      	bne.n	80e24aa <HAL_FLASH_Program+0x7a>
  __ASM volatile ("isb 0xF":::"memory");
 80e24ca:	f3bf 8f6f 	isb	sy
}
 80e24ce:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80e24d0:	f3bf 8f4f 	dsb	sy
}
 80e24d4:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 80e24d6:	6979      	ldr	r1, [r7, #20]
 80e24d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e24dc:	f000 f850 	bl	80e2580 <FLASH_WaitForLastOperation>
 80e24e0:	4603      	mov	r3, r0
 80e24e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* If the program operation is completed, disable the PG */
      CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 80e24e6:	4b08      	ldr	r3, [pc, #32]	; (80e2508 <HAL_FLASH_Program+0xd8>)
 80e24e8:	68db      	ldr	r3, [r3, #12]
 80e24ea:	4a07      	ldr	r2, [pc, #28]	; (80e2508 <HAL_FLASH_Program+0xd8>)
 80e24ec:	f023 0302 	bic.w	r3, r3, #2
 80e24f0:	60d3      	str	r3, [r2, #12]
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80e24f2:	4b04      	ldr	r3, [pc, #16]	; (80e2504 <HAL_FLASH_Program+0xd4>)
 80e24f4:	2200      	movs	r2, #0
 80e24f6:	751a      	strb	r2, [r3, #20]

  return status;
 80e24f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80e24fc:	4618      	mov	r0, r3
 80e24fe:	3728      	adds	r7, #40	; 0x28
 80e2500:	46bd      	mov	sp, r7
 80e2502:	bd80      	pop	{r7, pc}
 80e2504:	2400017c 	.word	0x2400017c
 80e2508:	52002000 	.word	0x52002000

080e250c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80e250c:	b480      	push	{r7}
 80e250e:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 80e2510:	4b0c      	ldr	r3, [pc, #48]	; (80e2544 <HAL_FLASH_Unlock+0x38>)
 80e2512:	68db      	ldr	r3, [r3, #12]
 80e2514:	f003 0301 	and.w	r3, r3, #1
 80e2518:	2b00      	cmp	r3, #0
 80e251a:	d00d      	beq.n	80e2538 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 80e251c:	4b09      	ldr	r3, [pc, #36]	; (80e2544 <HAL_FLASH_Unlock+0x38>)
 80e251e:	4a0a      	ldr	r2, [pc, #40]	; (80e2548 <HAL_FLASH_Unlock+0x3c>)
 80e2520:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 80e2522:	4b08      	ldr	r3, [pc, #32]	; (80e2544 <HAL_FLASH_Unlock+0x38>)
 80e2524:	4a09      	ldr	r2, [pc, #36]	; (80e254c <HAL_FLASH_Unlock+0x40>)
 80e2526:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 80e2528:	4b06      	ldr	r3, [pc, #24]	; (80e2544 <HAL_FLASH_Unlock+0x38>)
 80e252a:	68db      	ldr	r3, [r3, #12]
 80e252c:	f003 0301 	and.w	r3, r3, #1
 80e2530:	2b00      	cmp	r3, #0
 80e2532:	d001      	beq.n	80e2538 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 80e2534:	2301      	movs	r3, #1
 80e2536:	e000      	b.n	80e253a <HAL_FLASH_Unlock+0x2e>
      return HAL_ERROR;
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80e2538:	2300      	movs	r3, #0
}
 80e253a:	4618      	mov	r0, r3
 80e253c:	46bd      	mov	sp, r7
 80e253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2542:	4770      	bx	lr
 80e2544:	52002000 	.word	0x52002000
 80e2548:	45670123 	.word	0x45670123
 80e254c:	cdef89ab 	.word	0xcdef89ab

080e2550 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80e2550:	b480      	push	{r7}
 80e2552:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 80e2554:	4b09      	ldr	r3, [pc, #36]	; (80e257c <HAL_FLASH_Lock+0x2c>)
 80e2556:	68db      	ldr	r3, [r3, #12]
 80e2558:	4a08      	ldr	r2, [pc, #32]	; (80e257c <HAL_FLASH_Lock+0x2c>)
 80e255a:	f043 0301 	orr.w	r3, r3, #1
 80e255e:	60d3      	str	r3, [r2, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 80e2560:	4b06      	ldr	r3, [pc, #24]	; (80e257c <HAL_FLASH_Lock+0x2c>)
 80e2562:	68db      	ldr	r3, [r3, #12]
 80e2564:	f003 0301 	and.w	r3, r3, #1
 80e2568:	2b00      	cmp	r3, #0
 80e256a:	d101      	bne.n	80e2570 <HAL_FLASH_Lock+0x20>
  {
    return HAL_ERROR;
 80e256c:	2301      	movs	r3, #1
 80e256e:	e000      	b.n	80e2572 <HAL_FLASH_Lock+0x22>
  {
    return HAL_ERROR;
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80e2570:	2300      	movs	r3, #0
}
 80e2572:	4618      	mov	r0, r3
 80e2574:	46bd      	mov	sp, r7
 80e2576:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e257a:	4770      	bx	lr
 80e257c:	52002000 	.word	0x52002000

080e2580 <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 80e2580:	b580      	push	{r7, lr}
 80e2582:	b086      	sub	sp, #24
 80e2584:	af00      	add	r7, sp, #0
 80e2586:	6078      	str	r0, [r7, #4]
 80e2588:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 80e258a:	2304      	movs	r3, #4
 80e258c:	613b      	str	r3, [r7, #16]
  uint32_t errorflag = 0;
 80e258e:	2300      	movs	r3, #0
 80e2590:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80e2592:	f7ff f80d 	bl	80e15b0 <HAL_GetTick>
 80e2596:	60f8      	str	r0, [r7, #12]
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 80e2598:	e010      	b.n	80e25bc <FLASH_WaitForLastOperation+0x3c>
  {
    if(Timeout != HAL_MAX_DELAY)
 80e259a:	687b      	ldr	r3, [r7, #4]
 80e259c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80e25a0:	d00c      	beq.n	80e25bc <FLASH_WaitForLastOperation+0x3c>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80e25a2:	f7ff f805 	bl	80e15b0 <HAL_GetTick>
 80e25a6:	4602      	mov	r2, r0
 80e25a8:	68fb      	ldr	r3, [r7, #12]
 80e25aa:	1ad3      	subs	r3, r2, r3
 80e25ac:	687a      	ldr	r2, [r7, #4]
 80e25ae:	429a      	cmp	r2, r3
 80e25b0:	d302      	bcc.n	80e25b8 <FLASH_WaitForLastOperation+0x38>
 80e25b2:	687b      	ldr	r3, [r7, #4]
 80e25b4:	2b00      	cmp	r3, #0
 80e25b6:	d101      	bne.n	80e25bc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80e25b8:	2303      	movs	r3, #3
 80e25ba:	e02d      	b.n	80e2618 <FLASH_WaitForLastOperation+0x98>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 80e25bc:	4b18      	ldr	r3, [pc, #96]	; (80e2620 <FLASH_WaitForLastOperation+0xa0>)
 80e25be:	691a      	ldr	r2, [r3, #16]
 80e25c0:	693b      	ldr	r3, [r7, #16]
 80e25c2:	4013      	ands	r3, r2
 80e25c4:	693a      	ldr	r2, [r7, #16]
 80e25c6:	429a      	cmp	r2, r3
 80e25c8:	d0e7      	beq.n	80e259a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 80e25ca:	683b      	ldr	r3, [r7, #0]
 80e25cc:	2b01      	cmp	r3, #1
 80e25ce:	d104      	bne.n	80e25da <FLASH_WaitForLastOperation+0x5a>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 80e25d0:	4b13      	ldr	r3, [pc, #76]	; (80e2620 <FLASH_WaitForLastOperation+0xa0>)
 80e25d2:	691a      	ldr	r2, [r3, #16]
 80e25d4:	4b13      	ldr	r3, [pc, #76]	; (80e2624 <FLASH_WaitForLastOperation+0xa4>)
 80e25d6:	4013      	ands	r3, r2
 80e25d8:	617b      	str	r3, [r7, #20]
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 80e25da:	697b      	ldr	r3, [r7, #20]
 80e25dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80e25e0:	2b00      	cmp	r3, #0
 80e25e2:	d00a      	beq.n	80e25fa <FLASH_WaitForLastOperation+0x7a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 80e25e4:	4b10      	ldr	r3, [pc, #64]	; (80e2628 <FLASH_WaitForLastOperation+0xa8>)
 80e25e6:	699a      	ldr	r2, [r3, #24]
 80e25e8:	697b      	ldr	r3, [r7, #20]
 80e25ea:	4313      	orrs	r3, r2
 80e25ec:	4a0e      	ldr	r2, [pc, #56]	; (80e2628 <FLASH_WaitForLastOperation+0xa8>)
 80e25ee:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 80e25f0:	4a0b      	ldr	r2, [pc, #44]	; (80e2620 <FLASH_WaitForLastOperation+0xa0>)
 80e25f2:	697b      	ldr	r3, [r7, #20]
 80e25f4:	6153      	str	r3, [r2, #20]

    return HAL_ERROR;
 80e25f6:	2301      	movs	r3, #1
 80e25f8:	e00e      	b.n	80e2618 <FLASH_WaitForLastOperation+0x98>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 80e25fa:	683b      	ldr	r3, [r7, #0]
 80e25fc:	2b01      	cmp	r3, #1
 80e25fe:	d10a      	bne.n	80e2616 <FLASH_WaitForLastOperation+0x96>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 80e2600:	4b07      	ldr	r3, [pc, #28]	; (80e2620 <FLASH_WaitForLastOperation+0xa0>)
 80e2602:	691b      	ldr	r3, [r3, #16]
 80e2604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80e2608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e260c:	d103      	bne.n	80e2616 <FLASH_WaitForLastOperation+0x96>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 80e260e:	4b04      	ldr	r3, [pc, #16]	; (80e2620 <FLASH_WaitForLastOperation+0xa0>)
 80e2610:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80e2614:	615a      	str	r2, [r3, #20]
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80e2616:	2300      	movs	r3, #0
}
 80e2618:	4618      	mov	r0, r3
 80e261a:	3718      	adds	r7, #24
 80e261c:	46bd      	mov	sp, r7
 80e261e:	bd80      	pop	{r7, pc}
 80e2620:	52002000 	.word	0x52002000
 80e2624:	17ee0000 	.word	0x17ee0000
 80e2628:	2400017c 	.word	0x2400017c

080e262c <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80e262c:	b580      	push	{r7, lr}
 80e262e:	b084      	sub	sp, #16
 80e2630:	af00      	add	r7, sp, #0
 80e2632:	6078      	str	r0, [r7, #4]
 80e2634:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80e2636:	2300      	movs	r3, #0
 80e2638:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80e263a:	4b3f      	ldr	r3, [pc, #252]	; (80e2738 <HAL_FLASHEx_Erase+0x10c>)
 80e263c:	7d1b      	ldrb	r3, [r3, #20]
 80e263e:	2b01      	cmp	r3, #1
 80e2640:	d101      	bne.n	80e2646 <HAL_FLASHEx_Erase+0x1a>
 80e2642:	2302      	movs	r3, #2
 80e2644:	e074      	b.n	80e2730 <HAL_FLASHEx_Erase+0x104>
 80e2646:	4b3c      	ldr	r3, [pc, #240]	; (80e2738 <HAL_FLASHEx_Erase+0x10c>)
 80e2648:	2201      	movs	r2, #1
 80e264a:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80e264c:	4b3a      	ldr	r3, [pc, #232]	; (80e2738 <HAL_FLASHEx_Erase+0x10c>)
 80e264e:	2200      	movs	r2, #0
 80e2650:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e2652:	687b      	ldr	r3, [r7, #4]
 80e2654:	685b      	ldr	r3, [r3, #4]
 80e2656:	f003 0301 	and.w	r3, r3, #1
 80e265a:	2b00      	cmp	r3, #0
 80e265c:	d009      	beq.n	80e2672 <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 80e265e:	2101      	movs	r1, #1
 80e2660:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e2664:	f7ff ff8c 	bl	80e2580 <FLASH_WaitForLastOperation>
 80e2668:	4603      	mov	r3, r0
 80e266a:	2b00      	cmp	r3, #0
 80e266c:	d001      	beq.n	80e2672 <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 80e266e:	2301      	movs	r3, #1
 80e2670:	73fb      	strb	r3, [r7, #15]
      status = HAL_ERROR;
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 80e2672:	7bfb      	ldrb	r3, [r7, #15]
 80e2674:	2b00      	cmp	r3, #0
 80e2676:	d157      	bne.n	80e2728 <HAL_FLASHEx_Erase+0xfc>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80e2678:	687b      	ldr	r3, [r7, #4]
 80e267a:	681b      	ldr	r3, [r3, #0]
 80e267c:	2b01      	cmp	r3, #1
 80e267e:	d11e      	bne.n	80e26be <HAL_FLASHEx_Erase+0x92>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 80e2680:	687b      	ldr	r3, [r7, #4]
 80e2682:	691a      	ldr	r2, [r3, #16]
 80e2684:	687b      	ldr	r3, [r7, #4]
 80e2686:	685b      	ldr	r3, [r3, #4]
 80e2688:	4619      	mov	r1, r3
 80e268a:	4610      	mov	r0, r2
 80e268c:	f000 f85a 	bl	80e2744 <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e2690:	687b      	ldr	r3, [r7, #4]
 80e2692:	685b      	ldr	r3, [r3, #4]
 80e2694:	f003 0301 	and.w	r3, r3, #1
 80e2698:	2b00      	cmp	r3, #0
 80e269a:	d045      	beq.n	80e2728 <HAL_FLASHEx_Erase+0xfc>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 80e269c:	2101      	movs	r1, #1
 80e269e:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e26a2:	f7ff ff6d 	bl	80e2580 <FLASH_WaitForLastOperation>
 80e26a6:	4603      	mov	r3, r0
 80e26a8:	2b00      	cmp	r3, #0
 80e26aa:	d001      	beq.n	80e26b0 <HAL_FLASHEx_Erase+0x84>
        {
          status = HAL_ERROR;
 80e26ac:	2301      	movs	r3, #1
 80e26ae:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 80e26b0:	4b22      	ldr	r3, [pc, #136]	; (80e273c <HAL_FLASHEx_Erase+0x110>)
 80e26b2:	68db      	ldr	r3, [r3, #12]
 80e26b4:	4a21      	ldr	r2, [pc, #132]	; (80e273c <HAL_FLASHEx_Erase+0x110>)
 80e26b6:	f023 0308 	bic.w	r3, r3, #8
 80e26ba:	60d3      	str	r3, [r2, #12]
 80e26bc:	e034      	b.n	80e2728 <HAL_FLASHEx_Erase+0xfc>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 80e26be:	683b      	ldr	r3, [r7, #0]
 80e26c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80e26c4:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 80e26c6:	687b      	ldr	r3, [r7, #4]
 80e26c8:	689b      	ldr	r3, [r3, #8]
 80e26ca:	60bb      	str	r3, [r7, #8]
 80e26cc:	e024      	b.n	80e2718 <HAL_FLASHEx_Erase+0xec>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 80e26ce:	687b      	ldr	r3, [r7, #4]
 80e26d0:	6859      	ldr	r1, [r3, #4]
 80e26d2:	687b      	ldr	r3, [r7, #4]
 80e26d4:	691b      	ldr	r3, [r3, #16]
 80e26d6:	461a      	mov	r2, r3
 80e26d8:	68b8      	ldr	r0, [r7, #8]
 80e26da:	f000 f857 	bl	80e278c <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e26de:	687b      	ldr	r3, [r7, #4]
 80e26e0:	685b      	ldr	r3, [r3, #4]
 80e26e2:	f003 0301 	and.w	r3, r3, #1
 80e26e6:	2b00      	cmp	r3, #0
 80e26e8:	d00c      	beq.n	80e2704 <HAL_FLASHEx_Erase+0xd8>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 80e26ea:	2101      	movs	r1, #1
 80e26ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80e26f0:	f7ff ff46 	bl	80e2580 <FLASH_WaitForLastOperation>
 80e26f4:	4603      	mov	r3, r0
 80e26f6:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 80e26f8:	4b10      	ldr	r3, [pc, #64]	; (80e273c <HAL_FLASHEx_Erase+0x110>)
 80e26fa:	68da      	ldr	r2, [r3, #12]
 80e26fc:	490f      	ldr	r1, [pc, #60]	; (80e273c <HAL_FLASHEx_Erase+0x110>)
 80e26fe:	4b10      	ldr	r3, [pc, #64]	; (80e2740 <HAL_FLASHEx_Erase+0x114>)
 80e2700:	4013      	ands	r3, r2
 80e2702:	60cb      	str	r3, [r1, #12]
          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 80e2704:	7bfb      	ldrb	r3, [r7, #15]
 80e2706:	2b00      	cmp	r3, #0
 80e2708:	d003      	beq.n	80e2712 <HAL_FLASHEx_Erase+0xe6>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 80e270a:	683b      	ldr	r3, [r7, #0]
 80e270c:	68ba      	ldr	r2, [r7, #8]
 80e270e:	601a      	str	r2, [r3, #0]
          break;
 80e2710:	e00a      	b.n	80e2728 <HAL_FLASHEx_Erase+0xfc>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 80e2712:	68bb      	ldr	r3, [r7, #8]
 80e2714:	3301      	adds	r3, #1
 80e2716:	60bb      	str	r3, [r7, #8]
 80e2718:	687b      	ldr	r3, [r7, #4]
 80e271a:	68da      	ldr	r2, [r3, #12]
 80e271c:	687b      	ldr	r3, [r7, #4]
 80e271e:	689b      	ldr	r3, [r3, #8]
 80e2720:	4413      	add	r3, r2
 80e2722:	68ba      	ldr	r2, [r7, #8]
 80e2724:	429a      	cmp	r2, r3
 80e2726:	d3d2      	bcc.n	80e26ce <HAL_FLASHEx_Erase+0xa2>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80e2728:	4b03      	ldr	r3, [pc, #12]	; (80e2738 <HAL_FLASHEx_Erase+0x10c>)
 80e272a:	2200      	movs	r2, #0
 80e272c:	751a      	strb	r2, [r3, #20]

  return status;
 80e272e:	7bfb      	ldrb	r3, [r7, #15]
}
 80e2730:	4618      	mov	r0, r3
 80e2732:	3710      	adds	r7, #16
 80e2734:	46bd      	mov	sp, r7
 80e2736:	bd80      	pop	{r7, pc}
 80e2738:	2400017c 	.word	0x2400017c
 80e273c:	52002000 	.word	0x52002000
 80e2740:	fffff8fb 	.word	0xfffff8fb

080e2744 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 80e2744:	b480      	push	{r7}
 80e2746:	b083      	sub	sp, #12
 80e2748:	af00      	add	r7, sp, #0
 80e274a:	6078      	str	r0, [r7, #4]
 80e274c:	6039      	str	r1, [r7, #0]
  }
  else
#endif /* DUAL_BANK */
  {
    /* Proceed to erase Flash Bank  */
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e274e:	683b      	ldr	r3, [r7, #0]
 80e2750:	f003 0301 	and.w	r3, r3, #1
 80e2754:	2b00      	cmp	r3, #0
 80e2756:	d011      	beq.n	80e277c <FLASH_MassErase+0x38>
    {
#if defined (FLASH_CR_PSIZE)
      /* Set Program/erase VoltageRange for Bank1 */
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 80e2758:	4b0b      	ldr	r3, [pc, #44]	; (80e2788 <FLASH_MassErase+0x44>)
 80e275a:	68db      	ldr	r3, [r3, #12]
 80e275c:	4a0a      	ldr	r2, [pc, #40]	; (80e2788 <FLASH_MassErase+0x44>)
 80e275e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80e2762:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 80e2764:	4b08      	ldr	r3, [pc, #32]	; (80e2788 <FLASH_MassErase+0x44>)
 80e2766:	68da      	ldr	r2, [r3, #12]
 80e2768:	4907      	ldr	r1, [pc, #28]	; (80e2788 <FLASH_MassErase+0x44>)
 80e276a:	687b      	ldr	r3, [r7, #4]
 80e276c:	4313      	orrs	r3, r2
 80e276e:	60cb      	str	r3, [r1, #12]
#endif /* FLASH_CR_PSIZE */

      /* Erase Bank1 */
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 80e2770:	4b05      	ldr	r3, [pc, #20]	; (80e2788 <FLASH_MassErase+0x44>)
 80e2772:	68db      	ldr	r3, [r3, #12]
 80e2774:	4a04      	ldr	r2, [pc, #16]	; (80e2788 <FLASH_MassErase+0x44>)
 80e2776:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 80e277a:	60d3      	str	r3, [r2, #12]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 80e277c:	bf00      	nop
 80e277e:	370c      	adds	r7, #12
 80e2780:	46bd      	mov	sp, r7
 80e2782:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2786:	4770      	bx	lr
 80e2788:	52002000 	.word	0x52002000

080e278c <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 80e278c:	b480      	push	{r7}
 80e278e:	b085      	sub	sp, #20
 80e2790:	af00      	add	r7, sp, #0
 80e2792:	60f8      	str	r0, [r7, #12]
 80e2794:	60b9      	str	r1, [r7, #8]
 80e2796:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80e2798:	68bb      	ldr	r3, [r7, #8]
 80e279a:	f003 0301 	and.w	r3, r3, #1
 80e279e:	2b00      	cmp	r3, #0
 80e27a0:	d010      	beq.n	80e27c4 <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 80e27a2:	4b0b      	ldr	r3, [pc, #44]	; (80e27d0 <FLASH_Erase_Sector+0x44>)
 80e27a4:	68db      	ldr	r3, [r3, #12]
 80e27a6:	4a0a      	ldr	r2, [pc, #40]	; (80e27d0 <FLASH_Erase_Sector+0x44>)
 80e27a8:	f423 63e6 	bic.w	r3, r3, #1840	; 0x730
 80e27ac:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80e27ae:	4b08      	ldr	r3, [pc, #32]	; (80e27d0 <FLASH_Erase_Sector+0x44>)
 80e27b0:	68da      	ldr	r2, [r3, #12]
 80e27b2:	68fb      	ldr	r3, [r7, #12]
 80e27b4:	0219      	lsls	r1, r3, #8
 80e27b6:	687b      	ldr	r3, [r7, #4]
 80e27b8:	430b      	orrs	r3, r1
 80e27ba:	4313      	orrs	r3, r2
 80e27bc:	4a04      	ldr	r2, [pc, #16]	; (80e27d0 <FLASH_Erase_Sector+0x44>)
 80e27be:	f043 0384 	orr.w	r3, r3, #132	; 0x84
 80e27c2:	60d3      	str	r3, [r2, #12]

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 80e27c4:	bf00      	nop
 80e27c6:	3714      	adds	r7, #20
 80e27c8:	46bd      	mov	sp, r7
 80e27ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e27ce:	4770      	bx	lr
 80e27d0:	52002000 	.word	0x52002000

080e27d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80e27d4:	b480      	push	{r7}
 80e27d6:	b089      	sub	sp, #36	; 0x24
 80e27d8:	af00      	add	r7, sp, #0
 80e27da:	6078      	str	r0, [r7, #4]
 80e27dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80e27de:	2300      	movs	r3, #0
 80e27e0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80e27e2:	4b86      	ldr	r3, [pc, #536]	; (80e29fc <HAL_GPIO_Init+0x228>)
 80e27e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80e27e6:	e18c      	b.n	80e2b02 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80e27e8:	683b      	ldr	r3, [r7, #0]
 80e27ea:	681a      	ldr	r2, [r3, #0]
 80e27ec:	2101      	movs	r1, #1
 80e27ee:	69fb      	ldr	r3, [r7, #28]
 80e27f0:	fa01 f303 	lsl.w	r3, r1, r3
 80e27f4:	4013      	ands	r3, r2
 80e27f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80e27f8:	693b      	ldr	r3, [r7, #16]
 80e27fa:	2b00      	cmp	r3, #0
 80e27fc:	f000 817e 	beq.w	80e2afc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80e2800:	683b      	ldr	r3, [r7, #0]
 80e2802:	685b      	ldr	r3, [r3, #4]
 80e2804:	f003 0303 	and.w	r3, r3, #3
 80e2808:	2b01      	cmp	r3, #1
 80e280a:	d005      	beq.n	80e2818 <HAL_GPIO_Init+0x44>
 80e280c:	683b      	ldr	r3, [r7, #0]
 80e280e:	685b      	ldr	r3, [r3, #4]
 80e2810:	f003 0303 	and.w	r3, r3, #3
 80e2814:	2b02      	cmp	r3, #2
 80e2816:	d130      	bne.n	80e287a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80e2818:	687b      	ldr	r3, [r7, #4]
 80e281a:	689b      	ldr	r3, [r3, #8]
 80e281c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80e281e:	69fb      	ldr	r3, [r7, #28]
 80e2820:	005b      	lsls	r3, r3, #1
 80e2822:	2203      	movs	r2, #3
 80e2824:	fa02 f303 	lsl.w	r3, r2, r3
 80e2828:	43db      	mvns	r3, r3
 80e282a:	69ba      	ldr	r2, [r7, #24]
 80e282c:	4013      	ands	r3, r2
 80e282e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80e2830:	683b      	ldr	r3, [r7, #0]
 80e2832:	68da      	ldr	r2, [r3, #12]
 80e2834:	69fb      	ldr	r3, [r7, #28]
 80e2836:	005b      	lsls	r3, r3, #1
 80e2838:	fa02 f303 	lsl.w	r3, r2, r3
 80e283c:	69ba      	ldr	r2, [r7, #24]
 80e283e:	4313      	orrs	r3, r2
 80e2840:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80e2842:	687b      	ldr	r3, [r7, #4]
 80e2844:	69ba      	ldr	r2, [r7, #24]
 80e2846:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80e2848:	687b      	ldr	r3, [r7, #4]
 80e284a:	685b      	ldr	r3, [r3, #4]
 80e284c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80e284e:	2201      	movs	r2, #1
 80e2850:	69fb      	ldr	r3, [r7, #28]
 80e2852:	fa02 f303 	lsl.w	r3, r2, r3
 80e2856:	43db      	mvns	r3, r3
 80e2858:	69ba      	ldr	r2, [r7, #24]
 80e285a:	4013      	ands	r3, r2
 80e285c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80e285e:	683b      	ldr	r3, [r7, #0]
 80e2860:	685b      	ldr	r3, [r3, #4]
 80e2862:	091b      	lsrs	r3, r3, #4
 80e2864:	f003 0201 	and.w	r2, r3, #1
 80e2868:	69fb      	ldr	r3, [r7, #28]
 80e286a:	fa02 f303 	lsl.w	r3, r2, r3
 80e286e:	69ba      	ldr	r2, [r7, #24]
 80e2870:	4313      	orrs	r3, r2
 80e2872:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80e2874:	687b      	ldr	r3, [r7, #4]
 80e2876:	69ba      	ldr	r2, [r7, #24]
 80e2878:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80e287a:	683b      	ldr	r3, [r7, #0]
 80e287c:	685b      	ldr	r3, [r3, #4]
 80e287e:	f003 0303 	and.w	r3, r3, #3
 80e2882:	2b03      	cmp	r3, #3
 80e2884:	d017      	beq.n	80e28b6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80e2886:	687b      	ldr	r3, [r7, #4]
 80e2888:	68db      	ldr	r3, [r3, #12]
 80e288a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80e288c:	69fb      	ldr	r3, [r7, #28]
 80e288e:	005b      	lsls	r3, r3, #1
 80e2890:	2203      	movs	r2, #3
 80e2892:	fa02 f303 	lsl.w	r3, r2, r3
 80e2896:	43db      	mvns	r3, r3
 80e2898:	69ba      	ldr	r2, [r7, #24]
 80e289a:	4013      	ands	r3, r2
 80e289c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80e289e:	683b      	ldr	r3, [r7, #0]
 80e28a0:	689a      	ldr	r2, [r3, #8]
 80e28a2:	69fb      	ldr	r3, [r7, #28]
 80e28a4:	005b      	lsls	r3, r3, #1
 80e28a6:	fa02 f303 	lsl.w	r3, r2, r3
 80e28aa:	69ba      	ldr	r2, [r7, #24]
 80e28ac:	4313      	orrs	r3, r2
 80e28ae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80e28b0:	687b      	ldr	r3, [r7, #4]
 80e28b2:	69ba      	ldr	r2, [r7, #24]
 80e28b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80e28b6:	683b      	ldr	r3, [r7, #0]
 80e28b8:	685b      	ldr	r3, [r3, #4]
 80e28ba:	f003 0303 	and.w	r3, r3, #3
 80e28be:	2b02      	cmp	r3, #2
 80e28c0:	d123      	bne.n	80e290a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80e28c2:	69fb      	ldr	r3, [r7, #28]
 80e28c4:	08da      	lsrs	r2, r3, #3
 80e28c6:	687b      	ldr	r3, [r7, #4]
 80e28c8:	3208      	adds	r2, #8
 80e28ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80e28ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80e28d0:	69fb      	ldr	r3, [r7, #28]
 80e28d2:	f003 0307 	and.w	r3, r3, #7
 80e28d6:	009b      	lsls	r3, r3, #2
 80e28d8:	220f      	movs	r2, #15
 80e28da:	fa02 f303 	lsl.w	r3, r2, r3
 80e28de:	43db      	mvns	r3, r3
 80e28e0:	69ba      	ldr	r2, [r7, #24]
 80e28e2:	4013      	ands	r3, r2
 80e28e4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80e28e6:	683b      	ldr	r3, [r7, #0]
 80e28e8:	691a      	ldr	r2, [r3, #16]
 80e28ea:	69fb      	ldr	r3, [r7, #28]
 80e28ec:	f003 0307 	and.w	r3, r3, #7
 80e28f0:	009b      	lsls	r3, r3, #2
 80e28f2:	fa02 f303 	lsl.w	r3, r2, r3
 80e28f6:	69ba      	ldr	r2, [r7, #24]
 80e28f8:	4313      	orrs	r3, r2
 80e28fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80e28fc:	69fb      	ldr	r3, [r7, #28]
 80e28fe:	08da      	lsrs	r2, r3, #3
 80e2900:	687b      	ldr	r3, [r7, #4]
 80e2902:	3208      	adds	r2, #8
 80e2904:	69b9      	ldr	r1, [r7, #24]
 80e2906:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80e290a:	687b      	ldr	r3, [r7, #4]
 80e290c:	681b      	ldr	r3, [r3, #0]
 80e290e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80e2910:	69fb      	ldr	r3, [r7, #28]
 80e2912:	005b      	lsls	r3, r3, #1
 80e2914:	2203      	movs	r2, #3
 80e2916:	fa02 f303 	lsl.w	r3, r2, r3
 80e291a:	43db      	mvns	r3, r3
 80e291c:	69ba      	ldr	r2, [r7, #24]
 80e291e:	4013      	ands	r3, r2
 80e2920:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80e2922:	683b      	ldr	r3, [r7, #0]
 80e2924:	685b      	ldr	r3, [r3, #4]
 80e2926:	f003 0203 	and.w	r2, r3, #3
 80e292a:	69fb      	ldr	r3, [r7, #28]
 80e292c:	005b      	lsls	r3, r3, #1
 80e292e:	fa02 f303 	lsl.w	r3, r2, r3
 80e2932:	69ba      	ldr	r2, [r7, #24]
 80e2934:	4313      	orrs	r3, r2
 80e2936:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80e2938:	687b      	ldr	r3, [r7, #4]
 80e293a:	69ba      	ldr	r2, [r7, #24]
 80e293c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80e293e:	683b      	ldr	r3, [r7, #0]
 80e2940:	685b      	ldr	r3, [r3, #4]
 80e2942:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80e2946:	2b00      	cmp	r3, #0
 80e2948:	f000 80d8 	beq.w	80e2afc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80e294c:	4b2c      	ldr	r3, [pc, #176]	; (80e2a00 <HAL_GPIO_Init+0x22c>)
 80e294e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80e2952:	4a2b      	ldr	r2, [pc, #172]	; (80e2a00 <HAL_GPIO_Init+0x22c>)
 80e2954:	f043 0302 	orr.w	r3, r3, #2
 80e2958:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80e295c:	4b28      	ldr	r3, [pc, #160]	; (80e2a00 <HAL_GPIO_Init+0x22c>)
 80e295e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80e2962:	f003 0302 	and.w	r3, r3, #2
 80e2966:	60fb      	str	r3, [r7, #12]
 80e2968:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80e296a:	4a26      	ldr	r2, [pc, #152]	; (80e2a04 <HAL_GPIO_Init+0x230>)
 80e296c:	69fb      	ldr	r3, [r7, #28]
 80e296e:	089b      	lsrs	r3, r3, #2
 80e2970:	3302      	adds	r3, #2
 80e2972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80e2976:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80e2978:	69fb      	ldr	r3, [r7, #28]
 80e297a:	f003 0303 	and.w	r3, r3, #3
 80e297e:	009b      	lsls	r3, r3, #2
 80e2980:	220f      	movs	r2, #15
 80e2982:	fa02 f303 	lsl.w	r3, r2, r3
 80e2986:	43db      	mvns	r3, r3
 80e2988:	69ba      	ldr	r2, [r7, #24]
 80e298a:	4013      	ands	r3, r2
 80e298c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80e298e:	687b      	ldr	r3, [r7, #4]
 80e2990:	4a1d      	ldr	r2, [pc, #116]	; (80e2a08 <HAL_GPIO_Init+0x234>)
 80e2992:	4293      	cmp	r3, r2
 80e2994:	d04a      	beq.n	80e2a2c <HAL_GPIO_Init+0x258>
 80e2996:	687b      	ldr	r3, [r7, #4]
 80e2998:	4a1c      	ldr	r2, [pc, #112]	; (80e2a0c <HAL_GPIO_Init+0x238>)
 80e299a:	4293      	cmp	r3, r2
 80e299c:	d02b      	beq.n	80e29f6 <HAL_GPIO_Init+0x222>
 80e299e:	687b      	ldr	r3, [r7, #4]
 80e29a0:	4a1b      	ldr	r2, [pc, #108]	; (80e2a10 <HAL_GPIO_Init+0x23c>)
 80e29a2:	4293      	cmp	r3, r2
 80e29a4:	d025      	beq.n	80e29f2 <HAL_GPIO_Init+0x21e>
 80e29a6:	687b      	ldr	r3, [r7, #4]
 80e29a8:	4a1a      	ldr	r2, [pc, #104]	; (80e2a14 <HAL_GPIO_Init+0x240>)
 80e29aa:	4293      	cmp	r3, r2
 80e29ac:	d01f      	beq.n	80e29ee <HAL_GPIO_Init+0x21a>
 80e29ae:	687b      	ldr	r3, [r7, #4]
 80e29b0:	4a19      	ldr	r2, [pc, #100]	; (80e2a18 <HAL_GPIO_Init+0x244>)
 80e29b2:	4293      	cmp	r3, r2
 80e29b4:	d019      	beq.n	80e29ea <HAL_GPIO_Init+0x216>
 80e29b6:	687b      	ldr	r3, [r7, #4]
 80e29b8:	4a18      	ldr	r2, [pc, #96]	; (80e2a1c <HAL_GPIO_Init+0x248>)
 80e29ba:	4293      	cmp	r3, r2
 80e29bc:	d013      	beq.n	80e29e6 <HAL_GPIO_Init+0x212>
 80e29be:	687b      	ldr	r3, [r7, #4]
 80e29c0:	4a17      	ldr	r2, [pc, #92]	; (80e2a20 <HAL_GPIO_Init+0x24c>)
 80e29c2:	4293      	cmp	r3, r2
 80e29c4:	d00d      	beq.n	80e29e2 <HAL_GPIO_Init+0x20e>
 80e29c6:	687b      	ldr	r3, [r7, #4]
 80e29c8:	4a16      	ldr	r2, [pc, #88]	; (80e2a24 <HAL_GPIO_Init+0x250>)
 80e29ca:	4293      	cmp	r3, r2
 80e29cc:	d007      	beq.n	80e29de <HAL_GPIO_Init+0x20a>
 80e29ce:	687b      	ldr	r3, [r7, #4]
 80e29d0:	4a15      	ldr	r2, [pc, #84]	; (80e2a28 <HAL_GPIO_Init+0x254>)
 80e29d2:	4293      	cmp	r3, r2
 80e29d4:	d101      	bne.n	80e29da <HAL_GPIO_Init+0x206>
 80e29d6:	2309      	movs	r3, #9
 80e29d8:	e029      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29da:	230a      	movs	r3, #10
 80e29dc:	e027      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29de:	2307      	movs	r3, #7
 80e29e0:	e025      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29e2:	2306      	movs	r3, #6
 80e29e4:	e023      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29e6:	2305      	movs	r3, #5
 80e29e8:	e021      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29ea:	2304      	movs	r3, #4
 80e29ec:	e01f      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29ee:	2303      	movs	r3, #3
 80e29f0:	e01d      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29f2:	2302      	movs	r3, #2
 80e29f4:	e01b      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29f6:	2301      	movs	r3, #1
 80e29f8:	e019      	b.n	80e2a2e <HAL_GPIO_Init+0x25a>
 80e29fa:	bf00      	nop
 80e29fc:	58000080 	.word	0x58000080
 80e2a00:	58024400 	.word	0x58024400
 80e2a04:	58000400 	.word	0x58000400
 80e2a08:	58020000 	.word	0x58020000
 80e2a0c:	58020400 	.word	0x58020400
 80e2a10:	58020800 	.word	0x58020800
 80e2a14:	58020c00 	.word	0x58020c00
 80e2a18:	58021000 	.word	0x58021000
 80e2a1c:	58021400 	.word	0x58021400
 80e2a20:	58021800 	.word	0x58021800
 80e2a24:	58021c00 	.word	0x58021c00
 80e2a28:	58022400 	.word	0x58022400
 80e2a2c:	2300      	movs	r3, #0
 80e2a2e:	69fa      	ldr	r2, [r7, #28]
 80e2a30:	f002 0203 	and.w	r2, r2, #3
 80e2a34:	0092      	lsls	r2, r2, #2
 80e2a36:	4093      	lsls	r3, r2
 80e2a38:	69ba      	ldr	r2, [r7, #24]
 80e2a3a:	4313      	orrs	r3, r2
 80e2a3c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80e2a3e:	4938      	ldr	r1, [pc, #224]	; (80e2b20 <HAL_GPIO_Init+0x34c>)
 80e2a40:	69fb      	ldr	r3, [r7, #28]
 80e2a42:	089b      	lsrs	r3, r3, #2
 80e2a44:	3302      	adds	r3, #2
 80e2a46:	69ba      	ldr	r2, [r7, #24]
 80e2a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80e2a4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80e2a50:	681b      	ldr	r3, [r3, #0]
 80e2a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80e2a54:	693b      	ldr	r3, [r7, #16]
 80e2a56:	43db      	mvns	r3, r3
 80e2a58:	69ba      	ldr	r2, [r7, #24]
 80e2a5a:	4013      	ands	r3, r2
 80e2a5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80e2a5e:	683b      	ldr	r3, [r7, #0]
 80e2a60:	685b      	ldr	r3, [r3, #4]
 80e2a62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80e2a66:	2b00      	cmp	r3, #0
 80e2a68:	d003      	beq.n	80e2a72 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80e2a6a:	69ba      	ldr	r2, [r7, #24]
 80e2a6c:	693b      	ldr	r3, [r7, #16]
 80e2a6e:	4313      	orrs	r3, r2
 80e2a70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80e2a72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80e2a76:	69bb      	ldr	r3, [r7, #24]
 80e2a78:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80e2a7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80e2a7e:	685b      	ldr	r3, [r3, #4]
 80e2a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80e2a82:	693b      	ldr	r3, [r7, #16]
 80e2a84:	43db      	mvns	r3, r3
 80e2a86:	69ba      	ldr	r2, [r7, #24]
 80e2a88:	4013      	ands	r3, r2
 80e2a8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80e2a8c:	683b      	ldr	r3, [r7, #0]
 80e2a8e:	685b      	ldr	r3, [r3, #4]
 80e2a90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80e2a94:	2b00      	cmp	r3, #0
 80e2a96:	d003      	beq.n	80e2aa0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80e2a98:	69ba      	ldr	r2, [r7, #24]
 80e2a9a:	693b      	ldr	r3, [r7, #16]
 80e2a9c:	4313      	orrs	r3, r2
 80e2a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80e2aa0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80e2aa4:	69bb      	ldr	r3, [r7, #24]
 80e2aa6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80e2aa8:	697b      	ldr	r3, [r7, #20]
 80e2aaa:	685b      	ldr	r3, [r3, #4]
 80e2aac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80e2aae:	693b      	ldr	r3, [r7, #16]
 80e2ab0:	43db      	mvns	r3, r3
 80e2ab2:	69ba      	ldr	r2, [r7, #24]
 80e2ab4:	4013      	ands	r3, r2
 80e2ab6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80e2ab8:	683b      	ldr	r3, [r7, #0]
 80e2aba:	685b      	ldr	r3, [r3, #4]
 80e2abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e2ac0:	2b00      	cmp	r3, #0
 80e2ac2:	d003      	beq.n	80e2acc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80e2ac4:	69ba      	ldr	r2, [r7, #24]
 80e2ac6:	693b      	ldr	r3, [r7, #16]
 80e2ac8:	4313      	orrs	r3, r2
 80e2aca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80e2acc:	697b      	ldr	r3, [r7, #20]
 80e2ace:	69ba      	ldr	r2, [r7, #24]
 80e2ad0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80e2ad2:	697b      	ldr	r3, [r7, #20]
 80e2ad4:	681b      	ldr	r3, [r3, #0]
 80e2ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80e2ad8:	693b      	ldr	r3, [r7, #16]
 80e2ada:	43db      	mvns	r3, r3
 80e2adc:	69ba      	ldr	r2, [r7, #24]
 80e2ade:	4013      	ands	r3, r2
 80e2ae0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80e2ae2:	683b      	ldr	r3, [r7, #0]
 80e2ae4:	685b      	ldr	r3, [r3, #4]
 80e2ae6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80e2aea:	2b00      	cmp	r3, #0
 80e2aec:	d003      	beq.n	80e2af6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80e2aee:	69ba      	ldr	r2, [r7, #24]
 80e2af0:	693b      	ldr	r3, [r7, #16]
 80e2af2:	4313      	orrs	r3, r2
 80e2af4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80e2af6:	697b      	ldr	r3, [r7, #20]
 80e2af8:	69ba      	ldr	r2, [r7, #24]
 80e2afa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80e2afc:	69fb      	ldr	r3, [r7, #28]
 80e2afe:	3301      	adds	r3, #1
 80e2b00:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80e2b02:	683b      	ldr	r3, [r7, #0]
 80e2b04:	681a      	ldr	r2, [r3, #0]
 80e2b06:	69fb      	ldr	r3, [r7, #28]
 80e2b08:	fa22 f303 	lsr.w	r3, r2, r3
 80e2b0c:	2b00      	cmp	r3, #0
 80e2b0e:	f47f ae6b 	bne.w	80e27e8 <HAL_GPIO_Init+0x14>
  }
}
 80e2b12:	bf00      	nop
 80e2b14:	bf00      	nop
 80e2b16:	3724      	adds	r7, #36	; 0x24
 80e2b18:	46bd      	mov	sp, r7
 80e2b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2b1e:	4770      	bx	lr
 80e2b20:	58000400 	.word	0x58000400

080e2b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80e2b24:	b480      	push	{r7}
 80e2b26:	b083      	sub	sp, #12
 80e2b28:	af00      	add	r7, sp, #0
 80e2b2a:	6078      	str	r0, [r7, #4]
 80e2b2c:	460b      	mov	r3, r1
 80e2b2e:	807b      	strh	r3, [r7, #2]
 80e2b30:	4613      	mov	r3, r2
 80e2b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80e2b34:	787b      	ldrb	r3, [r7, #1]
 80e2b36:	2b00      	cmp	r3, #0
 80e2b38:	d003      	beq.n	80e2b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80e2b3a:	887a      	ldrh	r2, [r7, #2]
 80e2b3c:	687b      	ldr	r3, [r7, #4]
 80e2b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80e2b40:	e003      	b.n	80e2b4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80e2b42:	887b      	ldrh	r3, [r7, #2]
 80e2b44:	041a      	lsls	r2, r3, #16
 80e2b46:	687b      	ldr	r3, [r7, #4]
 80e2b48:	619a      	str	r2, [r3, #24]
}
 80e2b4a:	bf00      	nop
 80e2b4c:	370c      	adds	r7, #12
 80e2b4e:	46bd      	mov	sp, r7
 80e2b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2b54:	4770      	bx	lr

080e2b56 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80e2b56:	b480      	push	{r7}
 80e2b58:	b085      	sub	sp, #20
 80e2b5a:	af00      	add	r7, sp, #0
 80e2b5c:	6078      	str	r0, [r7, #4]
 80e2b5e:	460b      	mov	r3, r1
 80e2b60:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80e2b62:	687b      	ldr	r3, [r7, #4]
 80e2b64:	695b      	ldr	r3, [r3, #20]
 80e2b66:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80e2b68:	887a      	ldrh	r2, [r7, #2]
 80e2b6a:	68fb      	ldr	r3, [r7, #12]
 80e2b6c:	4013      	ands	r3, r2
 80e2b6e:	041a      	lsls	r2, r3, #16
 80e2b70:	68fb      	ldr	r3, [r7, #12]
 80e2b72:	43d9      	mvns	r1, r3
 80e2b74:	887b      	ldrh	r3, [r7, #2]
 80e2b76:	400b      	ands	r3, r1
 80e2b78:	431a      	orrs	r2, r3
 80e2b7a:	687b      	ldr	r3, [r7, #4]
 80e2b7c:	619a      	str	r2, [r3, #24]
}
 80e2b7e:	bf00      	nop
 80e2b80:	3714      	adds	r7, #20
 80e2b82:	46bd      	mov	sp, r7
 80e2b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e2b88:	4770      	bx	lr
	...

080e2b8c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80e2b8c:	b580      	push	{r7, lr}
 80e2b8e:	b084      	sub	sp, #16
 80e2b90:	af00      	add	r7, sp, #0
 80e2b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80e2b94:	4b19      	ldr	r3, [pc, #100]	; (80e2bfc <HAL_PWREx_ConfigSupply+0x70>)
 80e2b96:	68db      	ldr	r3, [r3, #12]
 80e2b98:	f003 0304 	and.w	r3, r3, #4
 80e2b9c:	2b04      	cmp	r3, #4
 80e2b9e:	d00a      	beq.n	80e2bb6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80e2ba0:	4b16      	ldr	r3, [pc, #88]	; (80e2bfc <HAL_PWREx_ConfigSupply+0x70>)
 80e2ba2:	68db      	ldr	r3, [r3, #12]
 80e2ba4:	f003 0307 	and.w	r3, r3, #7
 80e2ba8:	687a      	ldr	r2, [r7, #4]
 80e2baa:	429a      	cmp	r2, r3
 80e2bac:	d001      	beq.n	80e2bb2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80e2bae:	2301      	movs	r3, #1
 80e2bb0:	e01f      	b.n	80e2bf2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80e2bb2:	2300      	movs	r3, #0
 80e2bb4:	e01d      	b.n	80e2bf2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80e2bb6:	4b11      	ldr	r3, [pc, #68]	; (80e2bfc <HAL_PWREx_ConfigSupply+0x70>)
 80e2bb8:	68db      	ldr	r3, [r3, #12]
 80e2bba:	f023 0207 	bic.w	r2, r3, #7
 80e2bbe:	490f      	ldr	r1, [pc, #60]	; (80e2bfc <HAL_PWREx_ConfigSupply+0x70>)
 80e2bc0:	687b      	ldr	r3, [r7, #4]
 80e2bc2:	4313      	orrs	r3, r2
 80e2bc4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80e2bc6:	f7fe fcf3 	bl	80e15b0 <HAL_GetTick>
 80e2bca:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80e2bcc:	e009      	b.n	80e2be2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80e2bce:	f7fe fcef 	bl	80e15b0 <HAL_GetTick>
 80e2bd2:	4602      	mov	r2, r0
 80e2bd4:	68fb      	ldr	r3, [r7, #12]
 80e2bd6:	1ad3      	subs	r3, r2, r3
 80e2bd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80e2bdc:	d901      	bls.n	80e2be2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80e2bde:	2301      	movs	r3, #1
 80e2be0:	e007      	b.n	80e2bf2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80e2be2:	4b06      	ldr	r3, [pc, #24]	; (80e2bfc <HAL_PWREx_ConfigSupply+0x70>)
 80e2be4:	685b      	ldr	r3, [r3, #4]
 80e2be6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e2bea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e2bee:	d1ee      	bne.n	80e2bce <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80e2bf0:	2300      	movs	r3, #0
}
 80e2bf2:	4618      	mov	r0, r3
 80e2bf4:	3710      	adds	r7, #16
 80e2bf6:	46bd      	mov	sp, r7
 80e2bf8:	bd80      	pop	{r7, pc}
 80e2bfa:	bf00      	nop
 80e2bfc:	58024800 	.word	0x58024800

080e2c00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80e2c00:	b580      	push	{r7, lr}
 80e2c02:	b08c      	sub	sp, #48	; 0x30
 80e2c04:	af00      	add	r7, sp, #0
 80e2c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80e2c08:	687b      	ldr	r3, [r7, #4]
 80e2c0a:	2b00      	cmp	r3, #0
 80e2c0c:	d101      	bne.n	80e2c12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80e2c0e:	2301      	movs	r3, #1
 80e2c10:	e39d      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80e2c12:	687b      	ldr	r3, [r7, #4]
 80e2c14:	681b      	ldr	r3, [r3, #0]
 80e2c16:	f003 0301 	and.w	r3, r3, #1
 80e2c1a:	2b00      	cmp	r3, #0
 80e2c1c:	f000 8087 	beq.w	80e2d2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80e2c20:	4b88      	ldr	r3, [pc, #544]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c22:	691b      	ldr	r3, [r3, #16]
 80e2c24:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e2c28:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80e2c2a:	4b86      	ldr	r3, [pc, #536]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e2c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80e2c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80e2c32:	2b10      	cmp	r3, #16
 80e2c34:	d007      	beq.n	80e2c46 <HAL_RCC_OscConfig+0x46>
 80e2c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80e2c38:	2b18      	cmp	r3, #24
 80e2c3a:	d110      	bne.n	80e2c5e <HAL_RCC_OscConfig+0x5e>
 80e2c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80e2c3e:	f003 0303 	and.w	r3, r3, #3
 80e2c42:	2b02      	cmp	r3, #2
 80e2c44:	d10b      	bne.n	80e2c5e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80e2c46:	4b7f      	ldr	r3, [pc, #508]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c48:	681b      	ldr	r3, [r3, #0]
 80e2c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e2c4e:	2b00      	cmp	r3, #0
 80e2c50:	d06c      	beq.n	80e2d2c <HAL_RCC_OscConfig+0x12c>
 80e2c52:	687b      	ldr	r3, [r7, #4]
 80e2c54:	685b      	ldr	r3, [r3, #4]
 80e2c56:	2b00      	cmp	r3, #0
 80e2c58:	d168      	bne.n	80e2d2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80e2c5a:	2301      	movs	r3, #1
 80e2c5c:	e377      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80e2c5e:	687b      	ldr	r3, [r7, #4]
 80e2c60:	685b      	ldr	r3, [r3, #4]
 80e2c62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e2c66:	d106      	bne.n	80e2c76 <HAL_RCC_OscConfig+0x76>
 80e2c68:	4b76      	ldr	r3, [pc, #472]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c6a:	681b      	ldr	r3, [r3, #0]
 80e2c6c:	4a75      	ldr	r2, [pc, #468]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80e2c72:	6013      	str	r3, [r2, #0]
 80e2c74:	e02e      	b.n	80e2cd4 <HAL_RCC_OscConfig+0xd4>
 80e2c76:	687b      	ldr	r3, [r7, #4]
 80e2c78:	685b      	ldr	r3, [r3, #4]
 80e2c7a:	2b00      	cmp	r3, #0
 80e2c7c:	d10c      	bne.n	80e2c98 <HAL_RCC_OscConfig+0x98>
 80e2c7e:	4b71      	ldr	r3, [pc, #452]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c80:	681b      	ldr	r3, [r3, #0]
 80e2c82:	4a70      	ldr	r2, [pc, #448]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80e2c88:	6013      	str	r3, [r2, #0]
 80e2c8a:	4b6e      	ldr	r3, [pc, #440]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c8c:	681b      	ldr	r3, [r3, #0]
 80e2c8e:	4a6d      	ldr	r2, [pc, #436]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2c90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80e2c94:	6013      	str	r3, [r2, #0]
 80e2c96:	e01d      	b.n	80e2cd4 <HAL_RCC_OscConfig+0xd4>
 80e2c98:	687b      	ldr	r3, [r7, #4]
 80e2c9a:	685b      	ldr	r3, [r3, #4]
 80e2c9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80e2ca0:	d10c      	bne.n	80e2cbc <HAL_RCC_OscConfig+0xbc>
 80e2ca2:	4b68      	ldr	r3, [pc, #416]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2ca4:	681b      	ldr	r3, [r3, #0]
 80e2ca6:	4a67      	ldr	r2, [pc, #412]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80e2cac:	6013      	str	r3, [r2, #0]
 80e2cae:	4b65      	ldr	r3, [pc, #404]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2cb0:	681b      	ldr	r3, [r3, #0]
 80e2cb2:	4a64      	ldr	r2, [pc, #400]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80e2cb8:	6013      	str	r3, [r2, #0]
 80e2cba:	e00b      	b.n	80e2cd4 <HAL_RCC_OscConfig+0xd4>
 80e2cbc:	4b61      	ldr	r3, [pc, #388]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2cbe:	681b      	ldr	r3, [r3, #0]
 80e2cc0:	4a60      	ldr	r2, [pc, #384]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80e2cc6:	6013      	str	r3, [r2, #0]
 80e2cc8:	4b5e      	ldr	r3, [pc, #376]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2cca:	681b      	ldr	r3, [r3, #0]
 80e2ccc:	4a5d      	ldr	r2, [pc, #372]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80e2cd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80e2cd4:	687b      	ldr	r3, [r7, #4]
 80e2cd6:	685b      	ldr	r3, [r3, #4]
 80e2cd8:	2b00      	cmp	r3, #0
 80e2cda:	d013      	beq.n	80e2d04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2cdc:	f7fe fc68 	bl	80e15b0 <HAL_GetTick>
 80e2ce0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80e2ce2:	e008      	b.n	80e2cf6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80e2ce4:	f7fe fc64 	bl	80e15b0 <HAL_GetTick>
 80e2ce8:	4602      	mov	r2, r0
 80e2cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2cec:	1ad3      	subs	r3, r2, r3
 80e2cee:	2b64      	cmp	r3, #100	; 0x64
 80e2cf0:	d901      	bls.n	80e2cf6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80e2cf2:	2303      	movs	r3, #3
 80e2cf4:	e32b      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80e2cf6:	4b53      	ldr	r3, [pc, #332]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2cf8:	681b      	ldr	r3, [r3, #0]
 80e2cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e2cfe:	2b00      	cmp	r3, #0
 80e2d00:	d0f0      	beq.n	80e2ce4 <HAL_RCC_OscConfig+0xe4>
 80e2d02:	e014      	b.n	80e2d2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2d04:	f7fe fc54 	bl	80e15b0 <HAL_GetTick>
 80e2d08:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80e2d0a:	e008      	b.n	80e2d1e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80e2d0c:	f7fe fc50 	bl	80e15b0 <HAL_GetTick>
 80e2d10:	4602      	mov	r2, r0
 80e2d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2d14:	1ad3      	subs	r3, r2, r3
 80e2d16:	2b64      	cmp	r3, #100	; 0x64
 80e2d18:	d901      	bls.n	80e2d1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80e2d1a:	2303      	movs	r3, #3
 80e2d1c:	e317      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80e2d1e:	4b49      	ldr	r3, [pc, #292]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2d20:	681b      	ldr	r3, [r3, #0]
 80e2d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e2d26:	2b00      	cmp	r3, #0
 80e2d28:	d1f0      	bne.n	80e2d0c <HAL_RCC_OscConfig+0x10c>
 80e2d2a:	e000      	b.n	80e2d2e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80e2d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80e2d2e:	687b      	ldr	r3, [r7, #4]
 80e2d30:	681b      	ldr	r3, [r3, #0]
 80e2d32:	f003 0302 	and.w	r3, r3, #2
 80e2d36:	2b00      	cmp	r3, #0
 80e2d38:	f000 808c 	beq.w	80e2e54 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80e2d3c:	4b41      	ldr	r3, [pc, #260]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2d3e:	691b      	ldr	r3, [r3, #16]
 80e2d40:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e2d44:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80e2d46:	4b3f      	ldr	r3, [pc, #252]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e2d4a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80e2d4c:	6a3b      	ldr	r3, [r7, #32]
 80e2d4e:	2b00      	cmp	r3, #0
 80e2d50:	d007      	beq.n	80e2d62 <HAL_RCC_OscConfig+0x162>
 80e2d52:	6a3b      	ldr	r3, [r7, #32]
 80e2d54:	2b18      	cmp	r3, #24
 80e2d56:	d137      	bne.n	80e2dc8 <HAL_RCC_OscConfig+0x1c8>
 80e2d58:	69fb      	ldr	r3, [r7, #28]
 80e2d5a:	f003 0303 	and.w	r3, r3, #3
 80e2d5e:	2b00      	cmp	r3, #0
 80e2d60:	d132      	bne.n	80e2dc8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80e2d62:	4b38      	ldr	r3, [pc, #224]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2d64:	681b      	ldr	r3, [r3, #0]
 80e2d66:	f003 0304 	and.w	r3, r3, #4
 80e2d6a:	2b00      	cmp	r3, #0
 80e2d6c:	d005      	beq.n	80e2d7a <HAL_RCC_OscConfig+0x17a>
 80e2d6e:	687b      	ldr	r3, [r7, #4]
 80e2d70:	68db      	ldr	r3, [r3, #12]
 80e2d72:	2b00      	cmp	r3, #0
 80e2d74:	d101      	bne.n	80e2d7a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80e2d76:	2301      	movs	r3, #1
 80e2d78:	e2e9      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80e2d7a:	4b32      	ldr	r3, [pc, #200]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2d7c:	681b      	ldr	r3, [r3, #0]
 80e2d7e:	f023 0219 	bic.w	r2, r3, #25
 80e2d82:	687b      	ldr	r3, [r7, #4]
 80e2d84:	68db      	ldr	r3, [r3, #12]
 80e2d86:	492f      	ldr	r1, [pc, #188]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2d88:	4313      	orrs	r3, r2
 80e2d8a:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80e2d8c:	f7fe fc10 	bl	80e15b0 <HAL_GetTick>
 80e2d90:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e2d92:	e008      	b.n	80e2da6 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80e2d94:	f7fe fc0c 	bl	80e15b0 <HAL_GetTick>
 80e2d98:	4602      	mov	r2, r0
 80e2d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2d9c:	1ad3      	subs	r3, r2, r3
 80e2d9e:	2b02      	cmp	r3, #2
 80e2da0:	d901      	bls.n	80e2da6 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 80e2da2:	2303      	movs	r3, #3
 80e2da4:	e2d3      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e2da6:	4b27      	ldr	r3, [pc, #156]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2da8:	681b      	ldr	r3, [r3, #0]
 80e2daa:	f003 0304 	and.w	r3, r3, #4
 80e2dae:	2b00      	cmp	r3, #0
 80e2db0:	d0f0      	beq.n	80e2d94 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80e2db2:	4b24      	ldr	r3, [pc, #144]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2db4:	685b      	ldr	r3, [r3, #4]
 80e2db6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80e2dba:	687b      	ldr	r3, [r7, #4]
 80e2dbc:	691b      	ldr	r3, [r3, #16]
 80e2dbe:	061b      	lsls	r3, r3, #24
 80e2dc0:	4920      	ldr	r1, [pc, #128]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2dc2:	4313      	orrs	r3, r2
 80e2dc4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80e2dc6:	e045      	b.n	80e2e54 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80e2dc8:	687b      	ldr	r3, [r7, #4]
 80e2dca:	68db      	ldr	r3, [r3, #12]
 80e2dcc:	2b00      	cmp	r3, #0
 80e2dce:	d026      	beq.n	80e2e1e <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80e2dd0:	4b1c      	ldr	r3, [pc, #112]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2dd2:	681b      	ldr	r3, [r3, #0]
 80e2dd4:	f023 0219 	bic.w	r2, r3, #25
 80e2dd8:	687b      	ldr	r3, [r7, #4]
 80e2dda:	68db      	ldr	r3, [r3, #12]
 80e2ddc:	4919      	ldr	r1, [pc, #100]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2dde:	4313      	orrs	r3, r2
 80e2de0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2de2:	f7fe fbe5 	bl	80e15b0 <HAL_GetTick>
 80e2de6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e2de8:	e008      	b.n	80e2dfc <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80e2dea:	f7fe fbe1 	bl	80e15b0 <HAL_GetTick>
 80e2dee:	4602      	mov	r2, r0
 80e2df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2df2:	1ad3      	subs	r3, r2, r3
 80e2df4:	2b02      	cmp	r3, #2
 80e2df6:	d901      	bls.n	80e2dfc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80e2df8:	2303      	movs	r3, #3
 80e2dfa:	e2a8      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e2dfc:	4b11      	ldr	r3, [pc, #68]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2dfe:	681b      	ldr	r3, [r3, #0]
 80e2e00:	f003 0304 	and.w	r3, r3, #4
 80e2e04:	2b00      	cmp	r3, #0
 80e2e06:	d0f0      	beq.n	80e2dea <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80e2e08:	4b0e      	ldr	r3, [pc, #56]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2e0a:	685b      	ldr	r3, [r3, #4]
 80e2e0c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80e2e10:	687b      	ldr	r3, [r7, #4]
 80e2e12:	691b      	ldr	r3, [r3, #16]
 80e2e14:	061b      	lsls	r3, r3, #24
 80e2e16:	490b      	ldr	r1, [pc, #44]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2e18:	4313      	orrs	r3, r2
 80e2e1a:	604b      	str	r3, [r1, #4]
 80e2e1c:	e01a      	b.n	80e2e54 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80e2e1e:	4b09      	ldr	r3, [pc, #36]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2e20:	681b      	ldr	r3, [r3, #0]
 80e2e22:	4a08      	ldr	r2, [pc, #32]	; (80e2e44 <HAL_RCC_OscConfig+0x244>)
 80e2e24:	f023 0301 	bic.w	r3, r3, #1
 80e2e28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2e2a:	f7fe fbc1 	bl	80e15b0 <HAL_GetTick>
 80e2e2e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80e2e30:	e00a      	b.n	80e2e48 <HAL_RCC_OscConfig+0x248>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80e2e32:	f7fe fbbd 	bl	80e15b0 <HAL_GetTick>
 80e2e36:	4602      	mov	r2, r0
 80e2e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2e3a:	1ad3      	subs	r3, r2, r3
 80e2e3c:	2b02      	cmp	r3, #2
 80e2e3e:	d903      	bls.n	80e2e48 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80e2e40:	2303      	movs	r3, #3
 80e2e42:	e284      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
 80e2e44:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80e2e48:	4b96      	ldr	r3, [pc, #600]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e4a:	681b      	ldr	r3, [r3, #0]
 80e2e4c:	f003 0304 	and.w	r3, r3, #4
 80e2e50:	2b00      	cmp	r3, #0
 80e2e52:	d1ee      	bne.n	80e2e32 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80e2e54:	687b      	ldr	r3, [r7, #4]
 80e2e56:	681b      	ldr	r3, [r3, #0]
 80e2e58:	f003 0310 	and.w	r3, r3, #16
 80e2e5c:	2b00      	cmp	r3, #0
 80e2e5e:	d06a      	beq.n	80e2f36 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80e2e60:	4b90      	ldr	r3, [pc, #576]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e62:	691b      	ldr	r3, [r3, #16]
 80e2e64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e2e68:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80e2e6a:	4b8e      	ldr	r3, [pc, #568]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e2e6e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80e2e70:	69bb      	ldr	r3, [r7, #24]
 80e2e72:	2b08      	cmp	r3, #8
 80e2e74:	d007      	beq.n	80e2e86 <HAL_RCC_OscConfig+0x286>
 80e2e76:	69bb      	ldr	r3, [r7, #24]
 80e2e78:	2b18      	cmp	r3, #24
 80e2e7a:	d11b      	bne.n	80e2eb4 <HAL_RCC_OscConfig+0x2b4>
 80e2e7c:	697b      	ldr	r3, [r7, #20]
 80e2e7e:	f003 0303 	and.w	r3, r3, #3
 80e2e82:	2b01      	cmp	r3, #1
 80e2e84:	d116      	bne.n	80e2eb4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80e2e86:	4b87      	ldr	r3, [pc, #540]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2e88:	681b      	ldr	r3, [r3, #0]
 80e2e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e2e8e:	2b00      	cmp	r3, #0
 80e2e90:	d005      	beq.n	80e2e9e <HAL_RCC_OscConfig+0x29e>
 80e2e92:	687b      	ldr	r3, [r7, #4]
 80e2e94:	69db      	ldr	r3, [r3, #28]
 80e2e96:	2b80      	cmp	r3, #128	; 0x80
 80e2e98:	d001      	beq.n	80e2e9e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80e2e9a:	2301      	movs	r3, #1
 80e2e9c:	e257      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80e2e9e:	4b81      	ldr	r3, [pc, #516]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ea0:	68db      	ldr	r3, [r3, #12]
 80e2ea2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80e2ea6:	687b      	ldr	r3, [r7, #4]
 80e2ea8:	6a1b      	ldr	r3, [r3, #32]
 80e2eaa:	061b      	lsls	r3, r3, #24
 80e2eac:	497d      	ldr	r1, [pc, #500]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2eae:	4313      	orrs	r3, r2
 80e2eb0:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80e2eb2:	e040      	b.n	80e2f36 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80e2eb4:	687b      	ldr	r3, [r7, #4]
 80e2eb6:	69db      	ldr	r3, [r3, #28]
 80e2eb8:	2b00      	cmp	r3, #0
 80e2eba:	d023      	beq.n	80e2f04 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80e2ebc:	4b79      	ldr	r3, [pc, #484]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ebe:	681b      	ldr	r3, [r3, #0]
 80e2ec0:	4a78      	ldr	r2, [pc, #480]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ec2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80e2ec6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2ec8:	f7fe fb72 	bl	80e15b0 <HAL_GetTick>
 80e2ecc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80e2ece:	e008      	b.n	80e2ee2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80e2ed0:	f7fe fb6e 	bl	80e15b0 <HAL_GetTick>
 80e2ed4:	4602      	mov	r2, r0
 80e2ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2ed8:	1ad3      	subs	r3, r2, r3
 80e2eda:	2b02      	cmp	r3, #2
 80e2edc:	d901      	bls.n	80e2ee2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80e2ede:	2303      	movs	r3, #3
 80e2ee0:	e235      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80e2ee2:	4b70      	ldr	r3, [pc, #448]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ee4:	681b      	ldr	r3, [r3, #0]
 80e2ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e2eea:	2b00      	cmp	r3, #0
 80e2eec:	d0f0      	beq.n	80e2ed0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80e2eee:	4b6d      	ldr	r3, [pc, #436]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ef0:	68db      	ldr	r3, [r3, #12]
 80e2ef2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80e2ef6:	687b      	ldr	r3, [r7, #4]
 80e2ef8:	6a1b      	ldr	r3, [r3, #32]
 80e2efa:	061b      	lsls	r3, r3, #24
 80e2efc:	4969      	ldr	r1, [pc, #420]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2efe:	4313      	orrs	r3, r2
 80e2f00:	60cb      	str	r3, [r1, #12]
 80e2f02:	e018      	b.n	80e2f36 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80e2f04:	4b67      	ldr	r3, [pc, #412]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f06:	681b      	ldr	r3, [r3, #0]
 80e2f08:	4a66      	ldr	r2, [pc, #408]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80e2f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e2f10:	f7fe fb4e 	bl	80e15b0 <HAL_GetTick>
 80e2f14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80e2f16:	e008      	b.n	80e2f2a <HAL_RCC_OscConfig+0x32a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80e2f18:	f7fe fb4a 	bl	80e15b0 <HAL_GetTick>
 80e2f1c:	4602      	mov	r2, r0
 80e2f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2f20:	1ad3      	subs	r3, r2, r3
 80e2f22:	2b02      	cmp	r3, #2
 80e2f24:	d901      	bls.n	80e2f2a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80e2f26:	2303      	movs	r3, #3
 80e2f28:	e211      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80e2f2a:	4b5e      	ldr	r3, [pc, #376]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f2c:	681b      	ldr	r3, [r3, #0]
 80e2f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e2f32:	2b00      	cmp	r3, #0
 80e2f34:	d1f0      	bne.n	80e2f18 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80e2f36:	687b      	ldr	r3, [r7, #4]
 80e2f38:	681b      	ldr	r3, [r3, #0]
 80e2f3a:	f003 0308 	and.w	r3, r3, #8
 80e2f3e:	2b00      	cmp	r3, #0
 80e2f40:	d036      	beq.n	80e2fb0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80e2f42:	687b      	ldr	r3, [r7, #4]
 80e2f44:	695b      	ldr	r3, [r3, #20]
 80e2f46:	2b00      	cmp	r3, #0
 80e2f48:	d019      	beq.n	80e2f7e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80e2f4a:	4b56      	ldr	r3, [pc, #344]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e2f4e:	4a55      	ldr	r2, [pc, #340]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f50:	f043 0301 	orr.w	r3, r3, #1
 80e2f54:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e2f56:	f7fe fb2b 	bl	80e15b0 <HAL_GetTick>
 80e2f5a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80e2f5c:	e008      	b.n	80e2f70 <HAL_RCC_OscConfig+0x370>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80e2f5e:	f7fe fb27 	bl	80e15b0 <HAL_GetTick>
 80e2f62:	4602      	mov	r2, r0
 80e2f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2f66:	1ad3      	subs	r3, r2, r3
 80e2f68:	2b02      	cmp	r3, #2
 80e2f6a:	d901      	bls.n	80e2f70 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80e2f6c:	2303      	movs	r3, #3
 80e2f6e:	e1ee      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80e2f70:	4b4c      	ldr	r3, [pc, #304]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e2f74:	f003 0302 	and.w	r3, r3, #2
 80e2f78:	2b00      	cmp	r3, #0
 80e2f7a:	d0f0      	beq.n	80e2f5e <HAL_RCC_OscConfig+0x35e>
 80e2f7c:	e018      	b.n	80e2fb0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80e2f7e:	4b49      	ldr	r3, [pc, #292]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e2f82:	4a48      	ldr	r2, [pc, #288]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2f84:	f023 0301 	bic.w	r3, r3, #1
 80e2f88:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e2f8a:	f7fe fb11 	bl	80e15b0 <HAL_GetTick>
 80e2f8e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80e2f90:	e008      	b.n	80e2fa4 <HAL_RCC_OscConfig+0x3a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80e2f92:	f7fe fb0d 	bl	80e15b0 <HAL_GetTick>
 80e2f96:	4602      	mov	r2, r0
 80e2f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2f9a:	1ad3      	subs	r3, r2, r3
 80e2f9c:	2b02      	cmp	r3, #2
 80e2f9e:	d901      	bls.n	80e2fa4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80e2fa0:	2303      	movs	r3, #3
 80e2fa2:	e1d4      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80e2fa4:	4b3f      	ldr	r3, [pc, #252]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e2fa8:	f003 0302 	and.w	r3, r3, #2
 80e2fac:	2b00      	cmp	r3, #0
 80e2fae:	d1f0      	bne.n	80e2f92 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80e2fb0:	687b      	ldr	r3, [r7, #4]
 80e2fb2:	681b      	ldr	r3, [r3, #0]
 80e2fb4:	f003 0320 	and.w	r3, r3, #32
 80e2fb8:	2b00      	cmp	r3, #0
 80e2fba:	d036      	beq.n	80e302a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80e2fbc:	687b      	ldr	r3, [r7, #4]
 80e2fbe:	699b      	ldr	r3, [r3, #24]
 80e2fc0:	2b00      	cmp	r3, #0
 80e2fc2:	d019      	beq.n	80e2ff8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80e2fc4:	4b37      	ldr	r3, [pc, #220]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fc6:	681b      	ldr	r3, [r3, #0]
 80e2fc8:	4a36      	ldr	r2, [pc, #216]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80e2fce:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80e2fd0:	f7fe faee 	bl	80e15b0 <HAL_GetTick>
 80e2fd4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80e2fd6:	e008      	b.n	80e2fea <HAL_RCC_OscConfig+0x3ea>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80e2fd8:	f7fe faea 	bl	80e15b0 <HAL_GetTick>
 80e2fdc:	4602      	mov	r2, r0
 80e2fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e2fe0:	1ad3      	subs	r3, r2, r3
 80e2fe2:	2b02      	cmp	r3, #2
 80e2fe4:	d901      	bls.n	80e2fea <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80e2fe6:	2303      	movs	r3, #3
 80e2fe8:	e1b1      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80e2fea:	4b2e      	ldr	r3, [pc, #184]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2fec:	681b      	ldr	r3, [r3, #0]
 80e2fee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e2ff2:	2b00      	cmp	r3, #0
 80e2ff4:	d0f0      	beq.n	80e2fd8 <HAL_RCC_OscConfig+0x3d8>
 80e2ff6:	e018      	b.n	80e302a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80e2ff8:	4b2a      	ldr	r3, [pc, #168]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ffa:	681b      	ldr	r3, [r3, #0]
 80e2ffc:	4a29      	ldr	r2, [pc, #164]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e2ffe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80e3002:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80e3004:	f7fe fad4 	bl	80e15b0 <HAL_GetTick>
 80e3008:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80e300a:	e008      	b.n	80e301e <HAL_RCC_OscConfig+0x41e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80e300c:	f7fe fad0 	bl	80e15b0 <HAL_GetTick>
 80e3010:	4602      	mov	r2, r0
 80e3012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e3014:	1ad3      	subs	r3, r2, r3
 80e3016:	2b02      	cmp	r3, #2
 80e3018:	d901      	bls.n	80e301e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80e301a:	2303      	movs	r3, #3
 80e301c:	e197      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80e301e:	4b21      	ldr	r3, [pc, #132]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e3020:	681b      	ldr	r3, [r3, #0]
 80e3022:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e3026:	2b00      	cmp	r3, #0
 80e3028:	d1f0      	bne.n	80e300c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80e302a:	687b      	ldr	r3, [r7, #4]
 80e302c:	681b      	ldr	r3, [r3, #0]
 80e302e:	f003 0304 	and.w	r3, r3, #4
 80e3032:	2b00      	cmp	r3, #0
 80e3034:	f000 8086 	beq.w	80e3144 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80e3038:	4b1b      	ldr	r3, [pc, #108]	; (80e30a8 <HAL_RCC_OscConfig+0x4a8>)
 80e303a:	681b      	ldr	r3, [r3, #0]
 80e303c:	4a1a      	ldr	r2, [pc, #104]	; (80e30a8 <HAL_RCC_OscConfig+0x4a8>)
 80e303e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80e3042:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80e3044:	f7fe fab4 	bl	80e15b0 <HAL_GetTick>
 80e3048:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80e304a:	e008      	b.n	80e305e <HAL_RCC_OscConfig+0x45e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80e304c:	f7fe fab0 	bl	80e15b0 <HAL_GetTick>
 80e3050:	4602      	mov	r2, r0
 80e3052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e3054:	1ad3      	subs	r3, r2, r3
 80e3056:	2b64      	cmp	r3, #100	; 0x64
 80e3058:	d901      	bls.n	80e305e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80e305a:	2303      	movs	r3, #3
 80e305c:	e177      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80e305e:	4b12      	ldr	r3, [pc, #72]	; (80e30a8 <HAL_RCC_OscConfig+0x4a8>)
 80e3060:	681b      	ldr	r3, [r3, #0]
 80e3062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e3066:	2b00      	cmp	r3, #0
 80e3068:	d0f0      	beq.n	80e304c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80e306a:	687b      	ldr	r3, [r7, #4]
 80e306c:	689b      	ldr	r3, [r3, #8]
 80e306e:	2b01      	cmp	r3, #1
 80e3070:	d106      	bne.n	80e3080 <HAL_RCC_OscConfig+0x480>
 80e3072:	4b0c      	ldr	r3, [pc, #48]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e3074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3076:	4a0b      	ldr	r2, [pc, #44]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e3078:	f043 0301 	orr.w	r3, r3, #1
 80e307c:	6713      	str	r3, [r2, #112]	; 0x70
 80e307e:	e032      	b.n	80e30e6 <HAL_RCC_OscConfig+0x4e6>
 80e3080:	687b      	ldr	r3, [r7, #4]
 80e3082:	689b      	ldr	r3, [r3, #8]
 80e3084:	2b00      	cmp	r3, #0
 80e3086:	d111      	bne.n	80e30ac <HAL_RCC_OscConfig+0x4ac>
 80e3088:	4b06      	ldr	r3, [pc, #24]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e308a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e308c:	4a05      	ldr	r2, [pc, #20]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e308e:	f023 0301 	bic.w	r3, r3, #1
 80e3092:	6713      	str	r3, [r2, #112]	; 0x70
 80e3094:	4b03      	ldr	r3, [pc, #12]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e3096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3098:	4a02      	ldr	r2, [pc, #8]	; (80e30a4 <HAL_RCC_OscConfig+0x4a4>)
 80e309a:	f023 0304 	bic.w	r3, r3, #4
 80e309e:	6713      	str	r3, [r2, #112]	; 0x70
 80e30a0:	e021      	b.n	80e30e6 <HAL_RCC_OscConfig+0x4e6>
 80e30a2:	bf00      	nop
 80e30a4:	58024400 	.word	0x58024400
 80e30a8:	58024800 	.word	0x58024800
 80e30ac:	687b      	ldr	r3, [r7, #4]
 80e30ae:	689b      	ldr	r3, [r3, #8]
 80e30b0:	2b05      	cmp	r3, #5
 80e30b2:	d10c      	bne.n	80e30ce <HAL_RCC_OscConfig+0x4ce>
 80e30b4:	4b83      	ldr	r3, [pc, #524]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e30b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e30b8:	4a82      	ldr	r2, [pc, #520]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e30ba:	f043 0304 	orr.w	r3, r3, #4
 80e30be:	6713      	str	r3, [r2, #112]	; 0x70
 80e30c0:	4b80      	ldr	r3, [pc, #512]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e30c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e30c4:	4a7f      	ldr	r2, [pc, #508]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e30c6:	f043 0301 	orr.w	r3, r3, #1
 80e30ca:	6713      	str	r3, [r2, #112]	; 0x70
 80e30cc:	e00b      	b.n	80e30e6 <HAL_RCC_OscConfig+0x4e6>
 80e30ce:	4b7d      	ldr	r3, [pc, #500]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e30d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e30d2:	4a7c      	ldr	r2, [pc, #496]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e30d4:	f023 0301 	bic.w	r3, r3, #1
 80e30d8:	6713      	str	r3, [r2, #112]	; 0x70
 80e30da:	4b7a      	ldr	r3, [pc, #488]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e30dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e30de:	4a79      	ldr	r2, [pc, #484]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e30e0:	f023 0304 	bic.w	r3, r3, #4
 80e30e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80e30e6:	687b      	ldr	r3, [r7, #4]
 80e30e8:	689b      	ldr	r3, [r3, #8]
 80e30ea:	2b00      	cmp	r3, #0
 80e30ec:	d015      	beq.n	80e311a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e30ee:	f7fe fa5f 	bl	80e15b0 <HAL_GetTick>
 80e30f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80e30f4:	e00a      	b.n	80e310c <HAL_RCC_OscConfig+0x50c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80e30f6:	f7fe fa5b 	bl	80e15b0 <HAL_GetTick>
 80e30fa:	4602      	mov	r2, r0
 80e30fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e30fe:	1ad3      	subs	r3, r2, r3
 80e3100:	f241 3288 	movw	r2, #5000	; 0x1388
 80e3104:	4293      	cmp	r3, r2
 80e3106:	d901      	bls.n	80e310c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80e3108:	2303      	movs	r3, #3
 80e310a:	e120      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80e310c:	4b6d      	ldr	r3, [pc, #436]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e310e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3110:	f003 0302 	and.w	r3, r3, #2
 80e3114:	2b00      	cmp	r3, #0
 80e3116:	d0ee      	beq.n	80e30f6 <HAL_RCC_OscConfig+0x4f6>
 80e3118:	e014      	b.n	80e3144 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e311a:	f7fe fa49 	bl	80e15b0 <HAL_GetTick>
 80e311e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80e3120:	e00a      	b.n	80e3138 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80e3122:	f7fe fa45 	bl	80e15b0 <HAL_GetTick>
 80e3126:	4602      	mov	r2, r0
 80e3128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e312a:	1ad3      	subs	r3, r2, r3
 80e312c:	f241 3288 	movw	r2, #5000	; 0x1388
 80e3130:	4293      	cmp	r3, r2
 80e3132:	d901      	bls.n	80e3138 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80e3134:	2303      	movs	r3, #3
 80e3136:	e10a      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80e3138:	4b62      	ldr	r3, [pc, #392]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e313a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e313c:	f003 0302 	and.w	r3, r3, #2
 80e3140:	2b00      	cmp	r3, #0
 80e3142:	d1ee      	bne.n	80e3122 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80e3144:	687b      	ldr	r3, [r7, #4]
 80e3146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e3148:	2b00      	cmp	r3, #0
 80e314a:	f000 80ff 	beq.w	80e334c <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80e314e:	4b5d      	ldr	r3, [pc, #372]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3150:	691b      	ldr	r3, [r3, #16]
 80e3152:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e3156:	2b18      	cmp	r3, #24
 80e3158:	f000 80ba 	beq.w	80e32d0 <HAL_RCC_OscConfig+0x6d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80e315c:	687b      	ldr	r3, [r7, #4]
 80e315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e3160:	2b02      	cmp	r3, #2
 80e3162:	f040 8095 	bne.w	80e3290 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80e3166:	4b57      	ldr	r3, [pc, #348]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3168:	681b      	ldr	r3, [r3, #0]
 80e316a:	4a56      	ldr	r2, [pc, #344]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e316c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80e3170:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e3172:	f7fe fa1d 	bl	80e15b0 <HAL_GetTick>
 80e3176:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80e3178:	e008      	b.n	80e318c <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80e317a:	f7fe fa19 	bl	80e15b0 <HAL_GetTick>
 80e317e:	4602      	mov	r2, r0
 80e3180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e3182:	1ad3      	subs	r3, r2, r3
 80e3184:	2b02      	cmp	r3, #2
 80e3186:	d901      	bls.n	80e318c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80e3188:	2303      	movs	r3, #3
 80e318a:	e0e0      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80e318c:	4b4d      	ldr	r3, [pc, #308]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e318e:	681b      	ldr	r3, [r3, #0]
 80e3190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e3194:	2b00      	cmp	r3, #0
 80e3196:	d1f0      	bne.n	80e317a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80e3198:	4b4a      	ldr	r3, [pc, #296]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e319a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80e319c:	4b4a      	ldr	r3, [pc, #296]	; (80e32c8 <HAL_RCC_OscConfig+0x6c8>)
 80e319e:	4013      	ands	r3, r2
 80e31a0:	687a      	ldr	r2, [r7, #4]
 80e31a2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80e31a4:	687a      	ldr	r2, [r7, #4]
 80e31a6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80e31a8:	0112      	lsls	r2, r2, #4
 80e31aa:	430a      	orrs	r2, r1
 80e31ac:	4945      	ldr	r1, [pc, #276]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e31ae:	4313      	orrs	r3, r2
 80e31b0:	628b      	str	r3, [r1, #40]	; 0x28
 80e31b2:	687b      	ldr	r3, [r7, #4]
 80e31b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e31b6:	3b01      	subs	r3, #1
 80e31b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80e31bc:	687b      	ldr	r3, [r7, #4]
 80e31be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80e31c0:	3b01      	subs	r3, #1
 80e31c2:	025b      	lsls	r3, r3, #9
 80e31c4:	b29b      	uxth	r3, r3
 80e31c6:	431a      	orrs	r2, r3
 80e31c8:	687b      	ldr	r3, [r7, #4]
 80e31ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e31cc:	3b01      	subs	r3, #1
 80e31ce:	041b      	lsls	r3, r3, #16
 80e31d0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e31d4:	431a      	orrs	r2, r3
 80e31d6:	687b      	ldr	r3, [r7, #4]
 80e31d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e31da:	3b01      	subs	r3, #1
 80e31dc:	061b      	lsls	r3, r3, #24
 80e31de:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80e31e2:	4938      	ldr	r1, [pc, #224]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e31e4:	4313      	orrs	r3, r2
 80e31e6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80e31e8:	4b36      	ldr	r3, [pc, #216]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e31ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e31ec:	4a35      	ldr	r2, [pc, #212]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e31ee:	f023 0301 	bic.w	r3, r3, #1
 80e31f2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80e31f4:	4b33      	ldr	r3, [pc, #204]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e31f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80e31f8:	4b34      	ldr	r3, [pc, #208]	; (80e32cc <HAL_RCC_OscConfig+0x6cc>)
 80e31fa:	4013      	ands	r3, r2
 80e31fc:	687a      	ldr	r2, [r7, #4]
 80e31fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80e3200:	00d2      	lsls	r2, r2, #3
 80e3202:	4930      	ldr	r1, [pc, #192]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3204:	4313      	orrs	r3, r2
 80e3206:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80e3208:	4b2e      	ldr	r3, [pc, #184]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e320a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e320c:	f023 020c 	bic.w	r2, r3, #12
 80e3210:	687b      	ldr	r3, [r7, #4]
 80e3212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80e3214:	492b      	ldr	r1, [pc, #172]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3216:	4313      	orrs	r3, r2
 80e3218:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80e321a:	4b2a      	ldr	r3, [pc, #168]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e321c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e321e:	f023 0202 	bic.w	r2, r3, #2
 80e3222:	687b      	ldr	r3, [r7, #4]
 80e3224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e3226:	4927      	ldr	r1, [pc, #156]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3228:	4313      	orrs	r3, r2
 80e322a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80e322c:	4b25      	ldr	r3, [pc, #148]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e322e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3230:	4a24      	ldr	r2, [pc, #144]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80e3236:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3238:	4b22      	ldr	r3, [pc, #136]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e323a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e323c:	4a21      	ldr	r2, [pc, #132]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e323e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3242:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80e3244:	4b1f      	ldr	r3, [pc, #124]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3248:	4a1e      	ldr	r2, [pc, #120]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e324a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80e324e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80e3250:	4b1c      	ldr	r3, [pc, #112]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3254:	4a1b      	ldr	r2, [pc, #108]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3256:	f043 0301 	orr.w	r3, r3, #1
 80e325a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80e325c:	4b19      	ldr	r3, [pc, #100]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e325e:	681b      	ldr	r3, [r3, #0]
 80e3260:	4a18      	ldr	r2, [pc, #96]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3262:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80e3266:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e3268:	f7fe f9a2 	bl	80e15b0 <HAL_GetTick>
 80e326c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80e326e:	e008      	b.n	80e3282 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80e3270:	f7fe f99e 	bl	80e15b0 <HAL_GetTick>
 80e3274:	4602      	mov	r2, r0
 80e3276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e3278:	1ad3      	subs	r3, r2, r3
 80e327a:	2b02      	cmp	r3, #2
 80e327c:	d901      	bls.n	80e3282 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80e327e:	2303      	movs	r3, #3
 80e3280:	e065      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80e3282:	4b10      	ldr	r3, [pc, #64]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3284:	681b      	ldr	r3, [r3, #0]
 80e3286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e328a:	2b00      	cmp	r3, #0
 80e328c:	d0f0      	beq.n	80e3270 <HAL_RCC_OscConfig+0x670>
 80e328e:	e05d      	b.n	80e334c <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80e3290:	4b0c      	ldr	r3, [pc, #48]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3292:	681b      	ldr	r3, [r3, #0]
 80e3294:	4a0b      	ldr	r2, [pc, #44]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e3296:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80e329a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e329c:	f7fe f988 	bl	80e15b0 <HAL_GetTick>
 80e32a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80e32a2:	e008      	b.n	80e32b6 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80e32a4:	f7fe f984 	bl	80e15b0 <HAL_GetTick>
 80e32a8:	4602      	mov	r2, r0
 80e32aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80e32ac:	1ad3      	subs	r3, r2, r3
 80e32ae:	2b02      	cmp	r3, #2
 80e32b0:	d901      	bls.n	80e32b6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80e32b2:	2303      	movs	r3, #3
 80e32b4:	e04b      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80e32b6:	4b03      	ldr	r3, [pc, #12]	; (80e32c4 <HAL_RCC_OscConfig+0x6c4>)
 80e32b8:	681b      	ldr	r3, [r3, #0]
 80e32ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e32be:	2b00      	cmp	r3, #0
 80e32c0:	d1f0      	bne.n	80e32a4 <HAL_RCC_OscConfig+0x6a4>
 80e32c2:	e043      	b.n	80e334c <HAL_RCC_OscConfig+0x74c>
 80e32c4:	58024400 	.word	0x58024400
 80e32c8:	fffffc0c 	.word	0xfffffc0c
 80e32cc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80e32d0:	4b21      	ldr	r3, [pc, #132]	; (80e3358 <HAL_RCC_OscConfig+0x758>)
 80e32d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e32d4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80e32d6:	4b20      	ldr	r3, [pc, #128]	; (80e3358 <HAL_RCC_OscConfig+0x758>)
 80e32d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e32da:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80e32dc:	687b      	ldr	r3, [r7, #4]
 80e32de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80e32e0:	2b01      	cmp	r3, #1
 80e32e2:	d031      	beq.n	80e3348 <HAL_RCC_OscConfig+0x748>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80e32e4:	693b      	ldr	r3, [r7, #16]
 80e32e6:	f003 0203 	and.w	r2, r3, #3
 80e32ea:	687b      	ldr	r3, [r7, #4]
 80e32ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80e32ee:	429a      	cmp	r2, r3
 80e32f0:	d12a      	bne.n	80e3348 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80e32f2:	693b      	ldr	r3, [r7, #16]
 80e32f4:	091b      	lsrs	r3, r3, #4
 80e32f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80e32fa:	687b      	ldr	r3, [r7, #4]
 80e32fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80e32fe:	429a      	cmp	r2, r3
 80e3300:	d122      	bne.n	80e3348 <HAL_RCC_OscConfig+0x748>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80e3302:	68fb      	ldr	r3, [r7, #12]
 80e3304:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80e3308:	687b      	ldr	r3, [r7, #4]
 80e330a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e330c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80e330e:	429a      	cmp	r2, r3
 80e3310:	d11a      	bne.n	80e3348 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80e3312:	68fb      	ldr	r3, [r7, #12]
 80e3314:	0a5b      	lsrs	r3, r3, #9
 80e3316:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80e331a:	687b      	ldr	r3, [r7, #4]
 80e331c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80e331e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80e3320:	429a      	cmp	r2, r3
 80e3322:	d111      	bne.n	80e3348 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80e3324:	68fb      	ldr	r3, [r7, #12]
 80e3326:	0c1b      	lsrs	r3, r3, #16
 80e3328:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80e332c:	687b      	ldr	r3, [r7, #4]
 80e332e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80e3330:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80e3332:	429a      	cmp	r2, r3
 80e3334:	d108      	bne.n	80e3348 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80e3336:	68fb      	ldr	r3, [r7, #12]
 80e3338:	0e1b      	lsrs	r3, r3, #24
 80e333a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80e333e:	687b      	ldr	r3, [r7, #4]
 80e3340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80e3342:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80e3344:	429a      	cmp	r2, r3
 80e3346:	d001      	beq.n	80e334c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80e3348:	2301      	movs	r3, #1
 80e334a:	e000      	b.n	80e334e <HAL_RCC_OscConfig+0x74e>
      }
    }
  }
  return HAL_OK;
 80e334c:	2300      	movs	r3, #0
}
 80e334e:	4618      	mov	r0, r3
 80e3350:	3730      	adds	r7, #48	; 0x30
 80e3352:	46bd      	mov	sp, r7
 80e3354:	bd80      	pop	{r7, pc}
 80e3356:	bf00      	nop
 80e3358:	58024400 	.word	0x58024400

080e335c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80e335c:	b580      	push	{r7, lr}
 80e335e:	b086      	sub	sp, #24
 80e3360:	af00      	add	r7, sp, #0
 80e3362:	6078      	str	r0, [r7, #4]
 80e3364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80e3366:	687b      	ldr	r3, [r7, #4]
 80e3368:	2b00      	cmp	r3, #0
 80e336a:	d101      	bne.n	80e3370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80e336c:	2301      	movs	r3, #1
 80e336e:	e19c      	b.n	80e36aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80e3370:	4b8a      	ldr	r3, [pc, #552]	; (80e359c <HAL_RCC_ClockConfig+0x240>)
 80e3372:	681b      	ldr	r3, [r3, #0]
 80e3374:	f003 030f 	and.w	r3, r3, #15
 80e3378:	683a      	ldr	r2, [r7, #0]
 80e337a:	429a      	cmp	r2, r3
 80e337c:	d910      	bls.n	80e33a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80e337e:	4b87      	ldr	r3, [pc, #540]	; (80e359c <HAL_RCC_ClockConfig+0x240>)
 80e3380:	681b      	ldr	r3, [r3, #0]
 80e3382:	f023 020f 	bic.w	r2, r3, #15
 80e3386:	4985      	ldr	r1, [pc, #532]	; (80e359c <HAL_RCC_ClockConfig+0x240>)
 80e3388:	683b      	ldr	r3, [r7, #0]
 80e338a:	4313      	orrs	r3, r2
 80e338c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80e338e:	4b83      	ldr	r3, [pc, #524]	; (80e359c <HAL_RCC_ClockConfig+0x240>)
 80e3390:	681b      	ldr	r3, [r3, #0]
 80e3392:	f003 030f 	and.w	r3, r3, #15
 80e3396:	683a      	ldr	r2, [r7, #0]
 80e3398:	429a      	cmp	r2, r3
 80e339a:	d001      	beq.n	80e33a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80e339c:	2301      	movs	r3, #1
 80e339e:	e184      	b.n	80e36aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80e33a0:	687b      	ldr	r3, [r7, #4]
 80e33a2:	681b      	ldr	r3, [r3, #0]
 80e33a4:	f003 0304 	and.w	r3, r3, #4
 80e33a8:	2b00      	cmp	r3, #0
 80e33aa:	d010      	beq.n	80e33ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80e33ac:	687b      	ldr	r3, [r7, #4]
 80e33ae:	691a      	ldr	r2, [r3, #16]
 80e33b0:	4b7b      	ldr	r3, [pc, #492]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e33b2:	699b      	ldr	r3, [r3, #24]
 80e33b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e33b8:	429a      	cmp	r2, r3
 80e33ba:	d908      	bls.n	80e33ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80e33bc:	4b78      	ldr	r3, [pc, #480]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e33be:	699b      	ldr	r3, [r3, #24]
 80e33c0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e33c4:	687b      	ldr	r3, [r7, #4]
 80e33c6:	691b      	ldr	r3, [r3, #16]
 80e33c8:	4975      	ldr	r1, [pc, #468]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e33ca:	4313      	orrs	r3, r2
 80e33cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80e33ce:	687b      	ldr	r3, [r7, #4]
 80e33d0:	681b      	ldr	r3, [r3, #0]
 80e33d2:	f003 0308 	and.w	r3, r3, #8
 80e33d6:	2b00      	cmp	r3, #0
 80e33d8:	d010      	beq.n	80e33fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80e33da:	687b      	ldr	r3, [r7, #4]
 80e33dc:	695a      	ldr	r2, [r3, #20]
 80e33de:	4b70      	ldr	r3, [pc, #448]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e33e0:	69db      	ldr	r3, [r3, #28]
 80e33e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e33e6:	429a      	cmp	r2, r3
 80e33e8:	d908      	bls.n	80e33fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80e33ea:	4b6d      	ldr	r3, [pc, #436]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e33ec:	69db      	ldr	r3, [r3, #28]
 80e33ee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e33f2:	687b      	ldr	r3, [r7, #4]
 80e33f4:	695b      	ldr	r3, [r3, #20]
 80e33f6:	496a      	ldr	r1, [pc, #424]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e33f8:	4313      	orrs	r3, r2
 80e33fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80e33fc:	687b      	ldr	r3, [r7, #4]
 80e33fe:	681b      	ldr	r3, [r3, #0]
 80e3400:	f003 0310 	and.w	r3, r3, #16
 80e3404:	2b00      	cmp	r3, #0
 80e3406:	d010      	beq.n	80e342a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80e3408:	687b      	ldr	r3, [r7, #4]
 80e340a:	699a      	ldr	r2, [r3, #24]
 80e340c:	4b64      	ldr	r3, [pc, #400]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e340e:	69db      	ldr	r3, [r3, #28]
 80e3410:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80e3414:	429a      	cmp	r2, r3
 80e3416:	d908      	bls.n	80e342a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80e3418:	4b61      	ldr	r3, [pc, #388]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e341a:	69db      	ldr	r3, [r3, #28]
 80e341c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80e3420:	687b      	ldr	r3, [r7, #4]
 80e3422:	699b      	ldr	r3, [r3, #24]
 80e3424:	495e      	ldr	r1, [pc, #376]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e3426:	4313      	orrs	r3, r2
 80e3428:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80e342a:	687b      	ldr	r3, [r7, #4]
 80e342c:	681b      	ldr	r3, [r3, #0]
 80e342e:	f003 0320 	and.w	r3, r3, #32
 80e3432:	2b00      	cmp	r3, #0
 80e3434:	d010      	beq.n	80e3458 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80e3436:	687b      	ldr	r3, [r7, #4]
 80e3438:	69da      	ldr	r2, [r3, #28]
 80e343a:	4b59      	ldr	r3, [pc, #356]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e343c:	6a1b      	ldr	r3, [r3, #32]
 80e343e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e3442:	429a      	cmp	r2, r3
 80e3444:	d908      	bls.n	80e3458 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80e3446:	4b56      	ldr	r3, [pc, #344]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e3448:	6a1b      	ldr	r3, [r3, #32]
 80e344a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e344e:	687b      	ldr	r3, [r7, #4]
 80e3450:	69db      	ldr	r3, [r3, #28]
 80e3452:	4953      	ldr	r1, [pc, #332]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e3454:	4313      	orrs	r3, r2
 80e3456:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80e3458:	687b      	ldr	r3, [r7, #4]
 80e345a:	681b      	ldr	r3, [r3, #0]
 80e345c:	f003 0302 	and.w	r3, r3, #2
 80e3460:	2b00      	cmp	r3, #0
 80e3462:	d010      	beq.n	80e3486 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80e3464:	687b      	ldr	r3, [r7, #4]
 80e3466:	68da      	ldr	r2, [r3, #12]
 80e3468:	4b4d      	ldr	r3, [pc, #308]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e346a:	699b      	ldr	r3, [r3, #24]
 80e346c:	f003 030f 	and.w	r3, r3, #15
 80e3470:	429a      	cmp	r2, r3
 80e3472:	d908      	bls.n	80e3486 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80e3474:	4b4a      	ldr	r3, [pc, #296]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e3476:	699b      	ldr	r3, [r3, #24]
 80e3478:	f023 020f 	bic.w	r2, r3, #15
 80e347c:	687b      	ldr	r3, [r7, #4]
 80e347e:	68db      	ldr	r3, [r3, #12]
 80e3480:	4947      	ldr	r1, [pc, #284]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e3482:	4313      	orrs	r3, r2
 80e3484:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80e3486:	687b      	ldr	r3, [r7, #4]
 80e3488:	681b      	ldr	r3, [r3, #0]
 80e348a:	f003 0301 	and.w	r3, r3, #1
 80e348e:	2b00      	cmp	r3, #0
 80e3490:	d055      	beq.n	80e353e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80e3492:	4b43      	ldr	r3, [pc, #268]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e3494:	699b      	ldr	r3, [r3, #24]
 80e3496:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80e349a:	687b      	ldr	r3, [r7, #4]
 80e349c:	689b      	ldr	r3, [r3, #8]
 80e349e:	4940      	ldr	r1, [pc, #256]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e34a0:	4313      	orrs	r3, r2
 80e34a2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80e34a4:	687b      	ldr	r3, [r7, #4]
 80e34a6:	685b      	ldr	r3, [r3, #4]
 80e34a8:	2b02      	cmp	r3, #2
 80e34aa:	d107      	bne.n	80e34bc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80e34ac:	4b3c      	ldr	r3, [pc, #240]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e34ae:	681b      	ldr	r3, [r3, #0]
 80e34b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e34b4:	2b00      	cmp	r3, #0
 80e34b6:	d121      	bne.n	80e34fc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80e34b8:	2301      	movs	r3, #1
 80e34ba:	e0f6      	b.n	80e36aa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80e34bc:	687b      	ldr	r3, [r7, #4]
 80e34be:	685b      	ldr	r3, [r3, #4]
 80e34c0:	2b03      	cmp	r3, #3
 80e34c2:	d107      	bne.n	80e34d4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80e34c4:	4b36      	ldr	r3, [pc, #216]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e34c6:	681b      	ldr	r3, [r3, #0]
 80e34c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e34cc:	2b00      	cmp	r3, #0
 80e34ce:	d115      	bne.n	80e34fc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80e34d0:	2301      	movs	r3, #1
 80e34d2:	e0ea      	b.n	80e36aa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80e34d4:	687b      	ldr	r3, [r7, #4]
 80e34d6:	685b      	ldr	r3, [r3, #4]
 80e34d8:	2b01      	cmp	r3, #1
 80e34da:	d107      	bne.n	80e34ec <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80e34dc:	4b30      	ldr	r3, [pc, #192]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e34de:	681b      	ldr	r3, [r3, #0]
 80e34e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e34e4:	2b00      	cmp	r3, #0
 80e34e6:	d109      	bne.n	80e34fc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80e34e8:	2301      	movs	r3, #1
 80e34ea:	e0de      	b.n	80e36aa <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80e34ec:	4b2c      	ldr	r3, [pc, #176]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e34ee:	681b      	ldr	r3, [r3, #0]
 80e34f0:	f003 0304 	and.w	r3, r3, #4
 80e34f4:	2b00      	cmp	r3, #0
 80e34f6:	d101      	bne.n	80e34fc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80e34f8:	2301      	movs	r3, #1
 80e34fa:	e0d6      	b.n	80e36aa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80e34fc:	4b28      	ldr	r3, [pc, #160]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e34fe:	691b      	ldr	r3, [r3, #16]
 80e3500:	f023 0207 	bic.w	r2, r3, #7
 80e3504:	687b      	ldr	r3, [r7, #4]
 80e3506:	685b      	ldr	r3, [r3, #4]
 80e3508:	4925      	ldr	r1, [pc, #148]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e350a:	4313      	orrs	r3, r2
 80e350c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80e350e:	f7fe f84f 	bl	80e15b0 <HAL_GetTick>
 80e3512:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80e3514:	e00a      	b.n	80e352c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80e3516:	f7fe f84b 	bl	80e15b0 <HAL_GetTick>
 80e351a:	4602      	mov	r2, r0
 80e351c:	697b      	ldr	r3, [r7, #20]
 80e351e:	1ad3      	subs	r3, r2, r3
 80e3520:	f241 3288 	movw	r2, #5000	; 0x1388
 80e3524:	4293      	cmp	r3, r2
 80e3526:	d901      	bls.n	80e352c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80e3528:	2303      	movs	r3, #3
 80e352a:	e0be      	b.n	80e36aa <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80e352c:	4b1c      	ldr	r3, [pc, #112]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e352e:	691b      	ldr	r3, [r3, #16]
 80e3530:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80e3534:	687b      	ldr	r3, [r7, #4]
 80e3536:	685b      	ldr	r3, [r3, #4]
 80e3538:	00db      	lsls	r3, r3, #3
 80e353a:	429a      	cmp	r2, r3
 80e353c:	d1eb      	bne.n	80e3516 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80e353e:	687b      	ldr	r3, [r7, #4]
 80e3540:	681b      	ldr	r3, [r3, #0]
 80e3542:	f003 0302 	and.w	r3, r3, #2
 80e3546:	2b00      	cmp	r3, #0
 80e3548:	d010      	beq.n	80e356c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80e354a:	687b      	ldr	r3, [r7, #4]
 80e354c:	68da      	ldr	r2, [r3, #12]
 80e354e:	4b14      	ldr	r3, [pc, #80]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e3550:	699b      	ldr	r3, [r3, #24]
 80e3552:	f003 030f 	and.w	r3, r3, #15
 80e3556:	429a      	cmp	r2, r3
 80e3558:	d208      	bcs.n	80e356c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80e355a:	4b11      	ldr	r3, [pc, #68]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e355c:	699b      	ldr	r3, [r3, #24]
 80e355e:	f023 020f 	bic.w	r2, r3, #15
 80e3562:	687b      	ldr	r3, [r7, #4]
 80e3564:	68db      	ldr	r3, [r3, #12]
 80e3566:	490e      	ldr	r1, [pc, #56]	; (80e35a0 <HAL_RCC_ClockConfig+0x244>)
 80e3568:	4313      	orrs	r3, r2
 80e356a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80e356c:	4b0b      	ldr	r3, [pc, #44]	; (80e359c <HAL_RCC_ClockConfig+0x240>)
 80e356e:	681b      	ldr	r3, [r3, #0]
 80e3570:	f003 030f 	and.w	r3, r3, #15
 80e3574:	683a      	ldr	r2, [r7, #0]
 80e3576:	429a      	cmp	r2, r3
 80e3578:	d214      	bcs.n	80e35a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80e357a:	4b08      	ldr	r3, [pc, #32]	; (80e359c <HAL_RCC_ClockConfig+0x240>)
 80e357c:	681b      	ldr	r3, [r3, #0]
 80e357e:	f023 020f 	bic.w	r2, r3, #15
 80e3582:	4906      	ldr	r1, [pc, #24]	; (80e359c <HAL_RCC_ClockConfig+0x240>)
 80e3584:	683b      	ldr	r3, [r7, #0]
 80e3586:	4313      	orrs	r3, r2
 80e3588:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80e358a:	4b04      	ldr	r3, [pc, #16]	; (80e359c <HAL_RCC_ClockConfig+0x240>)
 80e358c:	681b      	ldr	r3, [r3, #0]
 80e358e:	f003 030f 	and.w	r3, r3, #15
 80e3592:	683a      	ldr	r2, [r7, #0]
 80e3594:	429a      	cmp	r2, r3
 80e3596:	d005      	beq.n	80e35a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80e3598:	2301      	movs	r3, #1
 80e359a:	e086      	b.n	80e36aa <HAL_RCC_ClockConfig+0x34e>
 80e359c:	52002000 	.word	0x52002000
 80e35a0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80e35a4:	687b      	ldr	r3, [r7, #4]
 80e35a6:	681b      	ldr	r3, [r3, #0]
 80e35a8:	f003 0304 	and.w	r3, r3, #4
 80e35ac:	2b00      	cmp	r3, #0
 80e35ae:	d010      	beq.n	80e35d2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80e35b0:	687b      	ldr	r3, [r7, #4]
 80e35b2:	691a      	ldr	r2, [r3, #16]
 80e35b4:	4b3f      	ldr	r3, [pc, #252]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e35b6:	699b      	ldr	r3, [r3, #24]
 80e35b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e35bc:	429a      	cmp	r2, r3
 80e35be:	d208      	bcs.n	80e35d2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80e35c0:	4b3c      	ldr	r3, [pc, #240]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e35c2:	699b      	ldr	r3, [r3, #24]
 80e35c4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e35c8:	687b      	ldr	r3, [r7, #4]
 80e35ca:	691b      	ldr	r3, [r3, #16]
 80e35cc:	4939      	ldr	r1, [pc, #228]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e35ce:	4313      	orrs	r3, r2
 80e35d0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80e35d2:	687b      	ldr	r3, [r7, #4]
 80e35d4:	681b      	ldr	r3, [r3, #0]
 80e35d6:	f003 0308 	and.w	r3, r3, #8
 80e35da:	2b00      	cmp	r3, #0
 80e35dc:	d010      	beq.n	80e3600 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80e35de:	687b      	ldr	r3, [r7, #4]
 80e35e0:	695a      	ldr	r2, [r3, #20]
 80e35e2:	4b34      	ldr	r3, [pc, #208]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e35e4:	69db      	ldr	r3, [r3, #28]
 80e35e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e35ea:	429a      	cmp	r2, r3
 80e35ec:	d208      	bcs.n	80e3600 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80e35ee:	4b31      	ldr	r3, [pc, #196]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e35f0:	69db      	ldr	r3, [r3, #28]
 80e35f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e35f6:	687b      	ldr	r3, [r7, #4]
 80e35f8:	695b      	ldr	r3, [r3, #20]
 80e35fa:	492e      	ldr	r1, [pc, #184]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e35fc:	4313      	orrs	r3, r2
 80e35fe:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80e3600:	687b      	ldr	r3, [r7, #4]
 80e3602:	681b      	ldr	r3, [r3, #0]
 80e3604:	f003 0310 	and.w	r3, r3, #16
 80e3608:	2b00      	cmp	r3, #0
 80e360a:	d010      	beq.n	80e362e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80e360c:	687b      	ldr	r3, [r7, #4]
 80e360e:	699a      	ldr	r2, [r3, #24]
 80e3610:	4b28      	ldr	r3, [pc, #160]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e3612:	69db      	ldr	r3, [r3, #28]
 80e3614:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80e3618:	429a      	cmp	r2, r3
 80e361a:	d208      	bcs.n	80e362e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80e361c:	4b25      	ldr	r3, [pc, #148]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e361e:	69db      	ldr	r3, [r3, #28]
 80e3620:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80e3624:	687b      	ldr	r3, [r7, #4]
 80e3626:	699b      	ldr	r3, [r3, #24]
 80e3628:	4922      	ldr	r1, [pc, #136]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e362a:	4313      	orrs	r3, r2
 80e362c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80e362e:	687b      	ldr	r3, [r7, #4]
 80e3630:	681b      	ldr	r3, [r3, #0]
 80e3632:	f003 0320 	and.w	r3, r3, #32
 80e3636:	2b00      	cmp	r3, #0
 80e3638:	d010      	beq.n	80e365c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80e363a:	687b      	ldr	r3, [r7, #4]
 80e363c:	69da      	ldr	r2, [r3, #28]
 80e363e:	4b1d      	ldr	r3, [pc, #116]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e3640:	6a1b      	ldr	r3, [r3, #32]
 80e3642:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80e3646:	429a      	cmp	r2, r3
 80e3648:	d208      	bcs.n	80e365c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80e364a:	4b1a      	ldr	r3, [pc, #104]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e364c:	6a1b      	ldr	r3, [r3, #32]
 80e364e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80e3652:	687b      	ldr	r3, [r7, #4]
 80e3654:	69db      	ldr	r3, [r3, #28]
 80e3656:	4917      	ldr	r1, [pc, #92]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e3658:	4313      	orrs	r3, r2
 80e365a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80e365c:	f000 f834 	bl	80e36c8 <HAL_RCC_GetSysClockFreq>
 80e3660:	4602      	mov	r2, r0
 80e3662:	4b14      	ldr	r3, [pc, #80]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e3664:	699b      	ldr	r3, [r3, #24]
 80e3666:	0a1b      	lsrs	r3, r3, #8
 80e3668:	f003 030f 	and.w	r3, r3, #15
 80e366c:	4912      	ldr	r1, [pc, #72]	; (80e36b8 <HAL_RCC_ClockConfig+0x35c>)
 80e366e:	5ccb      	ldrb	r3, [r1, r3]
 80e3670:	f003 031f 	and.w	r3, r3, #31
 80e3674:	fa22 f303 	lsr.w	r3, r2, r3
 80e3678:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80e367a:	4b0e      	ldr	r3, [pc, #56]	; (80e36b4 <HAL_RCC_ClockConfig+0x358>)
 80e367c:	699b      	ldr	r3, [r3, #24]
 80e367e:	f003 030f 	and.w	r3, r3, #15
 80e3682:	4a0d      	ldr	r2, [pc, #52]	; (80e36b8 <HAL_RCC_ClockConfig+0x35c>)
 80e3684:	5cd3      	ldrb	r3, [r2, r3]
 80e3686:	f003 031f 	and.w	r3, r3, #31
 80e368a:	693a      	ldr	r2, [r7, #16]
 80e368c:	fa22 f303 	lsr.w	r3, r2, r3
 80e3690:	4a0a      	ldr	r2, [pc, #40]	; (80e36bc <HAL_RCC_ClockConfig+0x360>)
 80e3692:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80e3694:	4a0a      	ldr	r2, [pc, #40]	; (80e36c0 <HAL_RCC_ClockConfig+0x364>)
 80e3696:	693b      	ldr	r3, [r7, #16]
 80e3698:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80e369a:	4b0a      	ldr	r3, [pc, #40]	; (80e36c4 <HAL_RCC_ClockConfig+0x368>)
 80e369c:	681b      	ldr	r3, [r3, #0]
 80e369e:	4618      	mov	r0, r3
 80e36a0:	f7fd ff3c 	bl	80e151c <HAL_InitTick>
 80e36a4:	4603      	mov	r3, r0
 80e36a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80e36a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80e36aa:	4618      	mov	r0, r3
 80e36ac:	3718      	adds	r7, #24
 80e36ae:	46bd      	mov	sp, r7
 80e36b0:	bd80      	pop	{r7, pc}
 80e36b2:	bf00      	nop
 80e36b4:	58024400 	.word	0x58024400
 80e36b8:	080e52ac 	.word	0x080e52ac
 80e36bc:	24000004 	.word	0x24000004
 80e36c0:	24000000 	.word	0x24000000
 80e36c4:	24000008 	.word	0x24000008

080e36c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80e36c8:	b480      	push	{r7}
 80e36ca:	b089      	sub	sp, #36	; 0x24
 80e36cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80e36ce:	4bb3      	ldr	r3, [pc, #716]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e36d0:	691b      	ldr	r3, [r3, #16]
 80e36d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80e36d6:	2b18      	cmp	r3, #24
 80e36d8:	f200 8155 	bhi.w	80e3986 <HAL_RCC_GetSysClockFreq+0x2be>
 80e36dc:	a201      	add	r2, pc, #4	; (adr r2, 80e36e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80e36de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e36e2:	bf00      	nop
 80e36e4:	080e3749 	.word	0x080e3749
 80e36e8:	080e3987 	.word	0x080e3987
 80e36ec:	080e3987 	.word	0x080e3987
 80e36f0:	080e3987 	.word	0x080e3987
 80e36f4:	080e3987 	.word	0x080e3987
 80e36f8:	080e3987 	.word	0x080e3987
 80e36fc:	080e3987 	.word	0x080e3987
 80e3700:	080e3987 	.word	0x080e3987
 80e3704:	080e376f 	.word	0x080e376f
 80e3708:	080e3987 	.word	0x080e3987
 80e370c:	080e3987 	.word	0x080e3987
 80e3710:	080e3987 	.word	0x080e3987
 80e3714:	080e3987 	.word	0x080e3987
 80e3718:	080e3987 	.word	0x080e3987
 80e371c:	080e3987 	.word	0x080e3987
 80e3720:	080e3987 	.word	0x080e3987
 80e3724:	080e3775 	.word	0x080e3775
 80e3728:	080e3987 	.word	0x080e3987
 80e372c:	080e3987 	.word	0x080e3987
 80e3730:	080e3987 	.word	0x080e3987
 80e3734:	080e3987 	.word	0x080e3987
 80e3738:	080e3987 	.word	0x080e3987
 80e373c:	080e3987 	.word	0x080e3987
 80e3740:	080e3987 	.word	0x080e3987
 80e3744:	080e377b 	.word	0x080e377b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80e3748:	4b94      	ldr	r3, [pc, #592]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e374a:	681b      	ldr	r3, [r3, #0]
 80e374c:	f003 0320 	and.w	r3, r3, #32
 80e3750:	2b00      	cmp	r3, #0
 80e3752:	d009      	beq.n	80e3768 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80e3754:	4b91      	ldr	r3, [pc, #580]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3756:	681b      	ldr	r3, [r3, #0]
 80e3758:	08db      	lsrs	r3, r3, #3
 80e375a:	f003 0303 	and.w	r3, r3, #3
 80e375e:	4a90      	ldr	r2, [pc, #576]	; (80e39a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80e3760:	fa22 f303 	lsr.w	r3, r2, r3
 80e3764:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80e3766:	e111      	b.n	80e398c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80e3768:	4b8d      	ldr	r3, [pc, #564]	; (80e39a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80e376a:	61bb      	str	r3, [r7, #24]
    break;
 80e376c:	e10e      	b.n	80e398c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80e376e:	4b8d      	ldr	r3, [pc, #564]	; (80e39a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80e3770:	61bb      	str	r3, [r7, #24]
    break;
 80e3772:	e10b      	b.n	80e398c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80e3774:	4b8c      	ldr	r3, [pc, #560]	; (80e39a8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80e3776:	61bb      	str	r3, [r7, #24]
    break;
 80e3778:	e108      	b.n	80e398c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80e377a:	4b88      	ldr	r3, [pc, #544]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e377c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e377e:	f003 0303 	and.w	r3, r3, #3
 80e3782:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80e3784:	4b85      	ldr	r3, [pc, #532]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e3788:	091b      	lsrs	r3, r3, #4
 80e378a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80e378e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80e3790:	4b82      	ldr	r3, [pc, #520]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3794:	f003 0301 	and.w	r3, r3, #1
 80e3798:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80e379a:	4b80      	ldr	r3, [pc, #512]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e379c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80e379e:	08db      	lsrs	r3, r3, #3
 80e37a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80e37a4:	68fa      	ldr	r2, [r7, #12]
 80e37a6:	fb02 f303 	mul.w	r3, r2, r3
 80e37aa:	ee07 3a90 	vmov	s15, r3
 80e37ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e37b2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80e37b6:	693b      	ldr	r3, [r7, #16]
 80e37b8:	2b00      	cmp	r3, #0
 80e37ba:	f000 80e1 	beq.w	80e3980 <HAL_RCC_GetSysClockFreq+0x2b8>
 80e37be:	697b      	ldr	r3, [r7, #20]
 80e37c0:	2b02      	cmp	r3, #2
 80e37c2:	f000 8083 	beq.w	80e38cc <HAL_RCC_GetSysClockFreq+0x204>
 80e37c6:	697b      	ldr	r3, [r7, #20]
 80e37c8:	2b02      	cmp	r3, #2
 80e37ca:	f200 80a1 	bhi.w	80e3910 <HAL_RCC_GetSysClockFreq+0x248>
 80e37ce:	697b      	ldr	r3, [r7, #20]
 80e37d0:	2b00      	cmp	r3, #0
 80e37d2:	d003      	beq.n	80e37dc <HAL_RCC_GetSysClockFreq+0x114>
 80e37d4:	697b      	ldr	r3, [r7, #20]
 80e37d6:	2b01      	cmp	r3, #1
 80e37d8:	d056      	beq.n	80e3888 <HAL_RCC_GetSysClockFreq+0x1c0>
 80e37da:	e099      	b.n	80e3910 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80e37dc:	4b6f      	ldr	r3, [pc, #444]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e37de:	681b      	ldr	r3, [r3, #0]
 80e37e0:	f003 0320 	and.w	r3, r3, #32
 80e37e4:	2b00      	cmp	r3, #0
 80e37e6:	d02d      	beq.n	80e3844 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80e37e8:	4b6c      	ldr	r3, [pc, #432]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e37ea:	681b      	ldr	r3, [r3, #0]
 80e37ec:	08db      	lsrs	r3, r3, #3
 80e37ee:	f003 0303 	and.w	r3, r3, #3
 80e37f2:	4a6b      	ldr	r2, [pc, #428]	; (80e39a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80e37f4:	fa22 f303 	lsr.w	r3, r2, r3
 80e37f8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e37fa:	687b      	ldr	r3, [r7, #4]
 80e37fc:	ee07 3a90 	vmov	s15, r3
 80e3800:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e3804:	693b      	ldr	r3, [r7, #16]
 80e3806:	ee07 3a90 	vmov	s15, r3
 80e380a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e380e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e3812:	4b62      	ldr	r3, [pc, #392]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e3816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e381a:	ee07 3a90 	vmov	s15, r3
 80e381e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e3822:	ed97 6a02 	vldr	s12, [r7, #8]
 80e3826:	eddf 5a61 	vldr	s11, [pc, #388]	; 80e39ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80e382a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e382e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e3832:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e3836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e383a:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e383e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80e3842:	e087      	b.n	80e3954 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e3844:	693b      	ldr	r3, [r7, #16]
 80e3846:	ee07 3a90 	vmov	s15, r3
 80e384a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e384e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80e39b0 <HAL_RCC_GetSysClockFreq+0x2e8>
 80e3852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e3856:	4b51      	ldr	r3, [pc, #324]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e385a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e385e:	ee07 3a90 	vmov	s15, r3
 80e3862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e3866:	ed97 6a02 	vldr	s12, [r7, #8]
 80e386a:	eddf 5a50 	vldr	s11, [pc, #320]	; 80e39ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80e386e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e3872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e3876:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e387a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e387e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e3882:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80e3886:	e065      	b.n	80e3954 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e3888:	693b      	ldr	r3, [r7, #16]
 80e388a:	ee07 3a90 	vmov	s15, r3
 80e388e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e3892:	eddf 6a48 	vldr	s13, [pc, #288]	; 80e39b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80e3896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e389a:	4b40      	ldr	r3, [pc, #256]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e389c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e389e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e38a2:	ee07 3a90 	vmov	s15, r3
 80e38a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e38aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80e38ae:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80e39ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80e38b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e38b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e38ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e38be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e38c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e38c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80e38ca:	e043      	b.n	80e3954 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e38cc:	693b      	ldr	r3, [r7, #16]
 80e38ce:	ee07 3a90 	vmov	s15, r3
 80e38d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e38d6:	eddf 6a38 	vldr	s13, [pc, #224]	; 80e39b8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80e38da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e38de:	4b2f      	ldr	r3, [pc, #188]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e38e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e38e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e38e6:	ee07 3a90 	vmov	s15, r3
 80e38ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e38ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80e38f2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80e39ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80e38f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e38fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e38fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e3902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e3906:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e390a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80e390e:	e021      	b.n	80e3954 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80e3910:	693b      	ldr	r3, [r7, #16]
 80e3912:	ee07 3a90 	vmov	s15, r3
 80e3916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80e391a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80e39b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80e391e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80e3922:	4b1e      	ldr	r3, [pc, #120]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e3926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80e392a:	ee07 3a90 	vmov	s15, r3
 80e392e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80e3932:	ed97 6a02 	vldr	s12, [r7, #8]
 80e3936:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80e39ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80e393a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80e393e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80e3942:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80e3946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80e394a:	ee67 7a27 	vmul.f32	s15, s14, s15
 80e394e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80e3952:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80e3954:	4b11      	ldr	r3, [pc, #68]	; (80e399c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80e3956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80e3958:	0a5b      	lsrs	r3, r3, #9
 80e395a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80e395e:	3301      	adds	r3, #1
 80e3960:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80e3962:	683b      	ldr	r3, [r7, #0]
 80e3964:	ee07 3a90 	vmov	s15, r3
 80e3968:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80e396c:	edd7 6a07 	vldr	s13, [r7, #28]
 80e3970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80e3974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80e3978:	ee17 3a90 	vmov	r3, s15
 80e397c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80e397e:	e005      	b.n	80e398c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80e3980:	2300      	movs	r3, #0
 80e3982:	61bb      	str	r3, [r7, #24]
    break;
 80e3984:	e002      	b.n	80e398c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80e3986:	4b07      	ldr	r3, [pc, #28]	; (80e39a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80e3988:	61bb      	str	r3, [r7, #24]
    break;
 80e398a:	bf00      	nop
  }

  return sysclockfreq;
 80e398c:	69bb      	ldr	r3, [r7, #24]
}
 80e398e:	4618      	mov	r0, r3
 80e3990:	3724      	adds	r7, #36	; 0x24
 80e3992:	46bd      	mov	sp, r7
 80e3994:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e3998:	4770      	bx	lr
 80e399a:	bf00      	nop
 80e399c:	58024400 	.word	0x58024400
 80e39a0:	03d09000 	.word	0x03d09000
 80e39a4:	003d0900 	.word	0x003d0900
 80e39a8:	017d7840 	.word	0x017d7840
 80e39ac:	46000000 	.word	0x46000000
 80e39b0:	4c742400 	.word	0x4c742400
 80e39b4:	4a742400 	.word	0x4a742400
 80e39b8:	4bbebc20 	.word	0x4bbebc20

080e39bc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80e39bc:	b580      	push	{r7, lr}
 80e39be:	b086      	sub	sp, #24
 80e39c0:	af00      	add	r7, sp, #0
 80e39c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80e39c4:	2300      	movs	r3, #0
 80e39c6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80e39c8:	2300      	movs	r3, #0
 80e39ca:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80e39cc:	687b      	ldr	r3, [r7, #4]
 80e39ce:	681b      	ldr	r3, [r3, #0]
 80e39d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80e39d4:	2b00      	cmp	r3, #0
 80e39d6:	d03f      	beq.n	80e3a58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80e39d8:	687b      	ldr	r3, [r7, #4]
 80e39da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e39dc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80e39e0:	d02a      	beq.n	80e3a38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80e39e2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80e39e6:	d824      	bhi.n	80e3a32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80e39e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80e39ec:	d018      	beq.n	80e3a20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80e39ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80e39f2:	d81e      	bhi.n	80e3a32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80e39f4:	2b00      	cmp	r3, #0
 80e39f6:	d003      	beq.n	80e3a00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80e39f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80e39fc:	d007      	beq.n	80e3a0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 80e39fe:	e018      	b.n	80e3a32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3a00:	4ba4      	ldr	r3, [pc, #656]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3a04:	4aa3      	ldr	r2, [pc, #652]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3a0a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80e3a0c:	e015      	b.n	80e3a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80e3a0e:	687b      	ldr	r3, [r7, #4]
 80e3a10:	3304      	adds	r3, #4
 80e3a12:	2102      	movs	r1, #2
 80e3a14:	4618      	mov	r0, r3
 80e3a16:	f000 fecb 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3a1a:	4603      	mov	r3, r0
 80e3a1c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80e3a1e:	e00c      	b.n	80e3a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e3a20:	687b      	ldr	r3, [r7, #4]
 80e3a22:	3324      	adds	r3, #36	; 0x24
 80e3a24:	2102      	movs	r1, #2
 80e3a26:	4618      	mov	r0, r3
 80e3a28:	f000 ff74 	bl	80e4914 <RCCEx_PLL3_Config>
 80e3a2c:	4603      	mov	r3, r0
 80e3a2e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80e3a30:	e003      	b.n	80e3a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3a32:	2301      	movs	r3, #1
 80e3a34:	75fb      	strb	r3, [r7, #23]
      break;
 80e3a36:	e000      	b.n	80e3a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80e3a38:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3a3a:	7dfb      	ldrb	r3, [r7, #23]
 80e3a3c:	2b00      	cmp	r3, #0
 80e3a3e:	d109      	bne.n	80e3a54 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80e3a40:	4b94      	ldr	r3, [pc, #592]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3a44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80e3a48:	687b      	ldr	r3, [r7, #4]
 80e3a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80e3a4c:	4991      	ldr	r1, [pc, #580]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a4e:	4313      	orrs	r3, r2
 80e3a50:	650b      	str	r3, [r1, #80]	; 0x50
 80e3a52:	e001      	b.n	80e3a58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3a54:	7dfb      	ldrb	r3, [r7, #23]
 80e3a56:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80e3a58:	687b      	ldr	r3, [r7, #4]
 80e3a5a:	681b      	ldr	r3, [r3, #0]
 80e3a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e3a60:	2b00      	cmp	r3, #0
 80e3a62:	d03d      	beq.n	80e3ae0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80e3a64:	687b      	ldr	r3, [r7, #4]
 80e3a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e3a68:	2b04      	cmp	r3, #4
 80e3a6a:	d826      	bhi.n	80e3aba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80e3a6c:	a201      	add	r2, pc, #4	; (adr r2, 80e3a74 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80e3a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e3a72:	bf00      	nop
 80e3a74:	080e3a89 	.word	0x080e3a89
 80e3a78:	080e3a97 	.word	0x080e3a97
 80e3a7c:	080e3aa9 	.word	0x080e3aa9
 80e3a80:	080e3ac1 	.word	0x080e3ac1
 80e3a84:	080e3ac1 	.word	0x080e3ac1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3a88:	4b82      	ldr	r3, [pc, #520]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3a8c:	4a81      	ldr	r2, [pc, #516]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3a8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3a92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3a94:	e015      	b.n	80e3ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e3a96:	687b      	ldr	r3, [r7, #4]
 80e3a98:	3304      	adds	r3, #4
 80e3a9a:	2100      	movs	r1, #0
 80e3a9c:	4618      	mov	r0, r3
 80e3a9e:	f000 fe87 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3aa2:	4603      	mov	r3, r0
 80e3aa4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3aa6:	e00c      	b.n	80e3ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80e3aa8:	687b      	ldr	r3, [r7, #4]
 80e3aaa:	3324      	adds	r3, #36	; 0x24
 80e3aac:	2100      	movs	r1, #0
 80e3aae:	4618      	mov	r0, r3
 80e3ab0:	f000 ff30 	bl	80e4914 <RCCEx_PLL3_Config>
 80e3ab4:	4603      	mov	r3, r0
 80e3ab6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3ab8:	e003      	b.n	80e3ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3aba:	2301      	movs	r3, #1
 80e3abc:	75fb      	strb	r3, [r7, #23]
      break;
 80e3abe:	e000      	b.n	80e3ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80e3ac0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3ac2:	7dfb      	ldrb	r3, [r7, #23]
 80e3ac4:	2b00      	cmp	r3, #0
 80e3ac6:	d109      	bne.n	80e3adc <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80e3ac8:	4b72      	ldr	r3, [pc, #456]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3acc:	f023 0207 	bic.w	r2, r3, #7
 80e3ad0:	687b      	ldr	r3, [r7, #4]
 80e3ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e3ad4:	496f      	ldr	r1, [pc, #444]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3ad6:	4313      	orrs	r3, r2
 80e3ad8:	650b      	str	r3, [r1, #80]	; 0x50
 80e3ada:	e001      	b.n	80e3ae0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3adc:	7dfb      	ldrb	r3, [r7, #23]
 80e3ade:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80e3ae0:	687b      	ldr	r3, [r7, #4]
 80e3ae2:	681b      	ldr	r3, [r3, #0]
 80e3ae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80e3ae8:	2b00      	cmp	r3, #0
 80e3aea:	d051      	beq.n	80e3b90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80e3aec:	687b      	ldr	r3, [r7, #4]
 80e3aee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e3af2:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80e3af6:	d036      	beq.n	80e3b66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80e3af8:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80e3afc:	d830      	bhi.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80e3afe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80e3b02:	d032      	beq.n	80e3b6a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80e3b04:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80e3b08:	d82a      	bhi.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80e3b0a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80e3b0e:	d02e      	beq.n	80e3b6e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80e3b10:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80e3b14:	d824      	bhi.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80e3b16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80e3b1a:	d018      	beq.n	80e3b4e <HAL_RCCEx_PeriphCLKConfig+0x192>
 80e3b1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80e3b20:	d81e      	bhi.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80e3b22:	2b00      	cmp	r3, #0
 80e3b24:	d003      	beq.n	80e3b2e <HAL_RCCEx_PeriphCLKConfig+0x172>
 80e3b26:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80e3b2a:	d007      	beq.n	80e3b3c <HAL_RCCEx_PeriphCLKConfig+0x180>
 80e3b2c:	e018      	b.n	80e3b60 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3b2e:	4b59      	ldr	r3, [pc, #356]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3b32:	4a58      	ldr	r2, [pc, #352]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3b38:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3b3a:	e019      	b.n	80e3b70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e3b3c:	687b      	ldr	r3, [r7, #4]
 80e3b3e:	3304      	adds	r3, #4
 80e3b40:	2100      	movs	r1, #0
 80e3b42:	4618      	mov	r0, r3
 80e3b44:	f000 fe34 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3b48:	4603      	mov	r3, r0
 80e3b4a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80e3b4c:	e010      	b.n	80e3b70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80e3b4e:	687b      	ldr	r3, [r7, #4]
 80e3b50:	3324      	adds	r3, #36	; 0x24
 80e3b52:	2100      	movs	r1, #0
 80e3b54:	4618      	mov	r0, r3
 80e3b56:	f000 fedd 	bl	80e4914 <RCCEx_PLL3_Config>
 80e3b5a:	4603      	mov	r3, r0
 80e3b5c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3b5e:	e007      	b.n	80e3b70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80e3b60:	2301      	movs	r3, #1
 80e3b62:	75fb      	strb	r3, [r7, #23]
      break;
 80e3b64:	e004      	b.n	80e3b70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80e3b66:	bf00      	nop
 80e3b68:	e002      	b.n	80e3b70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80e3b6a:	bf00      	nop
 80e3b6c:	e000      	b.n	80e3b70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80e3b6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3b70:	7dfb      	ldrb	r3, [r7, #23]
 80e3b72:	2b00      	cmp	r3, #0
 80e3b74:	d10a      	bne.n	80e3b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80e3b76:	4b47      	ldr	r3, [pc, #284]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3b7a:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80e3b7e:	687b      	ldr	r3, [r7, #4]
 80e3b80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80e3b84:	4943      	ldr	r1, [pc, #268]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3b86:	4313      	orrs	r3, r2
 80e3b88:	658b      	str	r3, [r1, #88]	; 0x58
 80e3b8a:	e001      	b.n	80e3b90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3b8c:	7dfb      	ldrb	r3, [r7, #23]
 80e3b8e:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80e3b90:	687b      	ldr	r3, [r7, #4]
 80e3b92:	681b      	ldr	r3, [r3, #0]
 80e3b94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80e3b98:	2b00      	cmp	r3, #0
 80e3b9a:	d051      	beq.n	80e3c40 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80e3b9c:	687b      	ldr	r3, [r7, #4]
 80e3b9e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e3ba2:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80e3ba6:	d036      	beq.n	80e3c16 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 80e3ba8:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80e3bac:	d830      	bhi.n	80e3c10 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80e3bae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80e3bb2:	d032      	beq.n	80e3c1a <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80e3bb4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80e3bb8:	d82a      	bhi.n	80e3c10 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80e3bba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80e3bbe:	d02e      	beq.n	80e3c1e <HAL_RCCEx_PeriphCLKConfig+0x262>
 80e3bc0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80e3bc4:	d824      	bhi.n	80e3c10 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80e3bc6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80e3bca:	d018      	beq.n	80e3bfe <HAL_RCCEx_PeriphCLKConfig+0x242>
 80e3bcc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80e3bd0:	d81e      	bhi.n	80e3c10 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80e3bd2:	2b00      	cmp	r3, #0
 80e3bd4:	d003      	beq.n	80e3bde <HAL_RCCEx_PeriphCLKConfig+0x222>
 80e3bd6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80e3bda:	d007      	beq.n	80e3bec <HAL_RCCEx_PeriphCLKConfig+0x230>
 80e3bdc:	e018      	b.n	80e3c10 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3bde:	4b2d      	ldr	r3, [pc, #180]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3be2:	4a2c      	ldr	r2, [pc, #176]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3be8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3bea:	e019      	b.n	80e3c20 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e3bec:	687b      	ldr	r3, [r7, #4]
 80e3bee:	3304      	adds	r3, #4
 80e3bf0:	2100      	movs	r1, #0
 80e3bf2:	4618      	mov	r0, r3
 80e3bf4:	f000 fddc 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3bf8:	4603      	mov	r3, r0
 80e3bfa:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80e3bfc:	e010      	b.n	80e3c20 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80e3bfe:	687b      	ldr	r3, [r7, #4]
 80e3c00:	3324      	adds	r3, #36	; 0x24
 80e3c02:	2100      	movs	r1, #0
 80e3c04:	4618      	mov	r0, r3
 80e3c06:	f000 fe85 	bl	80e4914 <RCCEx_PLL3_Config>
 80e3c0a:	4603      	mov	r3, r0
 80e3c0c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80e3c0e:	e007      	b.n	80e3c20 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80e3c10:	2301      	movs	r3, #1
 80e3c12:	75fb      	strb	r3, [r7, #23]
      break;
 80e3c14:	e004      	b.n	80e3c20 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80e3c16:	bf00      	nop
 80e3c18:	e002      	b.n	80e3c20 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80e3c1a:	bf00      	nop
 80e3c1c:	e000      	b.n	80e3c20 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80e3c1e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3c20:	7dfb      	ldrb	r3, [r7, #23]
 80e3c22:	2b00      	cmp	r3, #0
 80e3c24:	d10a      	bne.n	80e3c3c <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80e3c26:	4b1b      	ldr	r3, [pc, #108]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3c2a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80e3c2e:	687b      	ldr	r3, [r7, #4]
 80e3c30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80e3c34:	4917      	ldr	r1, [pc, #92]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3c36:	4313      	orrs	r3, r2
 80e3c38:	658b      	str	r3, [r1, #88]	; 0x58
 80e3c3a:	e001      	b.n	80e3c40 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3c3c:	7dfb      	ldrb	r3, [r7, #23]
 80e3c3e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80e3c40:	687b      	ldr	r3, [r7, #4]
 80e3c42:	681b      	ldr	r3, [r3, #0]
 80e3c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80e3c48:	2b00      	cmp	r3, #0
 80e3c4a:	d035      	beq.n	80e3cb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80e3c4c:	687b      	ldr	r3, [r7, #4]
 80e3c4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e3c50:	2b30      	cmp	r3, #48	; 0x30
 80e3c52:	d01c      	beq.n	80e3c8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80e3c54:	2b30      	cmp	r3, #48	; 0x30
 80e3c56:	d817      	bhi.n	80e3c88 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80e3c58:	2b20      	cmp	r3, #32
 80e3c5a:	d00c      	beq.n	80e3c76 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80e3c5c:	2b20      	cmp	r3, #32
 80e3c5e:	d813      	bhi.n	80e3c88 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80e3c60:	2b00      	cmp	r3, #0
 80e3c62:	d019      	beq.n	80e3c98 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 80e3c64:	2b10      	cmp	r3, #16
 80e3c66:	d10f      	bne.n	80e3c88 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3c68:	4b0a      	ldr	r3, [pc, #40]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3c6c:	4a09      	ldr	r2, [pc, #36]	; (80e3c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80e3c6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3c72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80e3c74:	e011      	b.n	80e3c9a <HAL_RCCEx_PeriphCLKConfig+0x2de>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80e3c76:	687b      	ldr	r3, [r7, #4]
 80e3c78:	3304      	adds	r3, #4
 80e3c7a:	2102      	movs	r1, #2
 80e3c7c:	4618      	mov	r0, r3
 80e3c7e:	f000 fd97 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3c82:	4603      	mov	r3, r0
 80e3c84:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80e3c86:	e008      	b.n	80e3c9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80e3c88:	2301      	movs	r3, #1
 80e3c8a:	75fb      	strb	r3, [r7, #23]
      break;
 80e3c8c:	e005      	b.n	80e3c9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
      break;
 80e3c8e:	bf00      	nop
 80e3c90:	e003      	b.n	80e3c9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80e3c92:	bf00      	nop
 80e3c94:	58024400 	.word	0x58024400
      break;
 80e3c98:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3c9a:	7dfb      	ldrb	r3, [r7, #23]
 80e3c9c:	2b00      	cmp	r3, #0
 80e3c9e:	d109      	bne.n	80e3cb4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80e3ca0:	4ba3      	ldr	r3, [pc, #652]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3ca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e3ca4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80e3ca8:	687b      	ldr	r3, [r7, #4]
 80e3caa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80e3cac:	49a0      	ldr	r1, [pc, #640]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3cae:	4313      	orrs	r3, r2
 80e3cb0:	64cb      	str	r3, [r1, #76]	; 0x4c
 80e3cb2:	e001      	b.n	80e3cb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3cb4:	7dfb      	ldrb	r3, [r7, #23]
 80e3cb6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80e3cb8:	687b      	ldr	r3, [r7, #4]
 80e3cba:	681b      	ldr	r3, [r3, #0]
 80e3cbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80e3cc0:	2b00      	cmp	r3, #0
 80e3cc2:	d047      	beq.n	80e3d54 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80e3cc4:	687b      	ldr	r3, [r7, #4]
 80e3cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3cc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80e3ccc:	d030      	beq.n	80e3d30 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80e3cce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80e3cd2:	d82a      	bhi.n	80e3d2a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80e3cd4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80e3cd8:	d02c      	beq.n	80e3d34 <HAL_RCCEx_PeriphCLKConfig+0x378>
 80e3cda:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80e3cde:	d824      	bhi.n	80e3d2a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80e3ce0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e3ce4:	d018      	beq.n	80e3d18 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80e3ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e3cea:	d81e      	bhi.n	80e3d2a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80e3cec:	2b00      	cmp	r3, #0
 80e3cee:	d003      	beq.n	80e3cf8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80e3cf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e3cf4:	d007      	beq.n	80e3d06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80e3cf6:	e018      	b.n	80e3d2a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3cf8:	4b8d      	ldr	r3, [pc, #564]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3cfc:	4a8c      	ldr	r2, [pc, #560]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3d02:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80e3d04:	e017      	b.n	80e3d36 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e3d06:	687b      	ldr	r3, [r7, #4]
 80e3d08:	3304      	adds	r3, #4
 80e3d0a:	2100      	movs	r1, #0
 80e3d0c:	4618      	mov	r0, r3
 80e3d0e:	f000 fd4f 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3d12:	4603      	mov	r3, r0
 80e3d14:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80e3d16:	e00e      	b.n	80e3d36 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80e3d18:	687b      	ldr	r3, [r7, #4]
 80e3d1a:	3324      	adds	r3, #36	; 0x24
 80e3d1c:	2100      	movs	r1, #0
 80e3d1e:	4618      	mov	r0, r3
 80e3d20:	f000 fdf8 	bl	80e4914 <RCCEx_PLL3_Config>
 80e3d24:	4603      	mov	r3, r0
 80e3d26:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80e3d28:	e005      	b.n	80e3d36 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3d2a:	2301      	movs	r3, #1
 80e3d2c:	75fb      	strb	r3, [r7, #23]
      break;
 80e3d2e:	e002      	b.n	80e3d36 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80e3d30:	bf00      	nop
 80e3d32:	e000      	b.n	80e3d36 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80e3d34:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3d36:	7dfb      	ldrb	r3, [r7, #23]
 80e3d38:	2b00      	cmp	r3, #0
 80e3d3a:	d109      	bne.n	80e3d50 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80e3d3c:	4b7c      	ldr	r3, [pc, #496]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3d3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3d40:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80e3d44:	687b      	ldr	r3, [r7, #4]
 80e3d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3d48:	4979      	ldr	r1, [pc, #484]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3d4a:	4313      	orrs	r3, r2
 80e3d4c:	650b      	str	r3, [r1, #80]	; 0x50
 80e3d4e:	e001      	b.n	80e3d54 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3d50:	7dfb      	ldrb	r3, [r7, #23]
 80e3d52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80e3d54:	687b      	ldr	r3, [r7, #4]
 80e3d56:	681b      	ldr	r3, [r3, #0]
 80e3d58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80e3d5c:	2b00      	cmp	r3, #0
 80e3d5e:	d049      	beq.n	80e3df4 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80e3d60:	687b      	ldr	r3, [r7, #4]
 80e3d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80e3d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80e3d68:	d02e      	beq.n	80e3dc8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80e3d6a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80e3d6e:	d828      	bhi.n	80e3dc2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80e3d70:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80e3d74:	d02a      	beq.n	80e3dcc <HAL_RCCEx_PeriphCLKConfig+0x410>
 80e3d76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80e3d7a:	d822      	bhi.n	80e3dc2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80e3d7c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80e3d80:	d026      	beq.n	80e3dd0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80e3d82:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80e3d86:	d81c      	bhi.n	80e3dc2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80e3d88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80e3d8c:	d010      	beq.n	80e3db0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80e3d8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80e3d92:	d816      	bhi.n	80e3dc2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80e3d94:	2b00      	cmp	r3, #0
 80e3d96:	d01d      	beq.n	80e3dd4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80e3d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e3d9c:	d111      	bne.n	80e3dc2 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e3d9e:	687b      	ldr	r3, [r7, #4]
 80e3da0:	3304      	adds	r3, #4
 80e3da2:	2101      	movs	r1, #1
 80e3da4:	4618      	mov	r0, r3
 80e3da6:	f000 fd03 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3daa:	4603      	mov	r3, r0
 80e3dac:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80e3dae:	e012      	b.n	80e3dd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e3db0:	687b      	ldr	r3, [r7, #4]
 80e3db2:	3324      	adds	r3, #36	; 0x24
 80e3db4:	2101      	movs	r1, #1
 80e3db6:	4618      	mov	r0, r3
 80e3db8:	f000 fdac 	bl	80e4914 <RCCEx_PLL3_Config>
 80e3dbc:	4603      	mov	r3, r0
 80e3dbe:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80e3dc0:	e009      	b.n	80e3dd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3dc2:	2301      	movs	r3, #1
 80e3dc4:	75fb      	strb	r3, [r7, #23]
      break;
 80e3dc6:	e006      	b.n	80e3dd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80e3dc8:	bf00      	nop
 80e3dca:	e004      	b.n	80e3dd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80e3dcc:	bf00      	nop
 80e3dce:	e002      	b.n	80e3dd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80e3dd0:	bf00      	nop
 80e3dd2:	e000      	b.n	80e3dd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80e3dd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3dd6:	7dfb      	ldrb	r3, [r7, #23]
 80e3dd8:	2b00      	cmp	r3, #0
 80e3dda:	d109      	bne.n	80e3df0 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80e3ddc:	4b54      	ldr	r3, [pc, #336]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3dde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3de0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80e3de4:	687b      	ldr	r3, [r7, #4]
 80e3de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80e3de8:	4951      	ldr	r1, [pc, #324]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3dea:	4313      	orrs	r3, r2
 80e3dec:	650b      	str	r3, [r1, #80]	; 0x50
 80e3dee:	e001      	b.n	80e3df4 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3df0:	7dfb      	ldrb	r3, [r7, #23]
 80e3df2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80e3df4:	687b      	ldr	r3, [r7, #4]
 80e3df6:	681b      	ldr	r3, [r3, #0]
 80e3df8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80e3dfc:	2b00      	cmp	r3, #0
 80e3dfe:	d04b      	beq.n	80e3e98 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80e3e00:	687b      	ldr	r3, [r7, #4]
 80e3e02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80e3e06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80e3e0a:	d02e      	beq.n	80e3e6a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80e3e0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80e3e10:	d828      	bhi.n	80e3e64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80e3e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e3e16:	d02a      	beq.n	80e3e6e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80e3e18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e3e1c:	d822      	bhi.n	80e3e64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80e3e1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80e3e22:	d026      	beq.n	80e3e72 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80e3e24:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80e3e28:	d81c      	bhi.n	80e3e64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80e3e2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e3e2e:	d010      	beq.n	80e3e52 <HAL_RCCEx_PeriphCLKConfig+0x496>
 80e3e30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e3e34:	d816      	bhi.n	80e3e64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80e3e36:	2b00      	cmp	r3, #0
 80e3e38:	d01d      	beq.n	80e3e76 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80e3e3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80e3e3e:	d111      	bne.n	80e3e64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e3e40:	687b      	ldr	r3, [r7, #4]
 80e3e42:	3304      	adds	r3, #4
 80e3e44:	2101      	movs	r1, #1
 80e3e46:	4618      	mov	r0, r3
 80e3e48:	f000 fcb2 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3e4c:	4603      	mov	r3, r0
 80e3e4e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80e3e50:	e012      	b.n	80e3e78 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e3e52:	687b      	ldr	r3, [r7, #4]
 80e3e54:	3324      	adds	r3, #36	; 0x24
 80e3e56:	2101      	movs	r1, #1
 80e3e58:	4618      	mov	r0, r3
 80e3e5a:	f000 fd5b 	bl	80e4914 <RCCEx_PLL3_Config>
 80e3e5e:	4603      	mov	r3, r0
 80e3e60:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80e3e62:	e009      	b.n	80e3e78 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80e3e64:	2301      	movs	r3, #1
 80e3e66:	75fb      	strb	r3, [r7, #23]
      break;
 80e3e68:	e006      	b.n	80e3e78 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80e3e6a:	bf00      	nop
 80e3e6c:	e004      	b.n	80e3e78 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80e3e6e:	bf00      	nop
 80e3e70:	e002      	b.n	80e3e78 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80e3e72:	bf00      	nop
 80e3e74:	e000      	b.n	80e3e78 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80e3e76:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3e78:	7dfb      	ldrb	r3, [r7, #23]
 80e3e7a:	2b00      	cmp	r3, #0
 80e3e7c:	d10a      	bne.n	80e3e94 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80e3e7e:	4b2c      	ldr	r3, [pc, #176]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e3e82:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80e3e86:	687b      	ldr	r3, [r7, #4]
 80e3e88:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80e3e8c:	4928      	ldr	r1, [pc, #160]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3e8e:	4313      	orrs	r3, r2
 80e3e90:	658b      	str	r3, [r1, #88]	; 0x58
 80e3e92:	e001      	b.n	80e3e98 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3e94:	7dfb      	ldrb	r3, [r7, #23]
 80e3e96:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80e3e98:	687b      	ldr	r3, [r7, #4]
 80e3e9a:	681b      	ldr	r3, [r3, #0]
 80e3e9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80e3ea0:	2b00      	cmp	r3, #0
 80e3ea2:	d02f      	beq.n	80e3f04 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80e3ea4:	687b      	ldr	r3, [r7, #4]
 80e3ea6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80e3ea8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e3eac:	d00e      	beq.n	80e3ecc <HAL_RCCEx_PeriphCLKConfig+0x510>
 80e3eae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e3eb2:	d814      	bhi.n	80e3ede <HAL_RCCEx_PeriphCLKConfig+0x522>
 80e3eb4:	2b00      	cmp	r3, #0
 80e3eb6:	d015      	beq.n	80e3ee4 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80e3eb8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80e3ebc:	d10f      	bne.n	80e3ede <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3ebe:	4b1c      	ldr	r3, [pc, #112]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3ec2:	4a1b      	ldr	r2, [pc, #108]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3ec8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80e3eca:	e00c      	b.n	80e3ee6 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e3ecc:	687b      	ldr	r3, [r7, #4]
 80e3ece:	3304      	adds	r3, #4
 80e3ed0:	2101      	movs	r1, #1
 80e3ed2:	4618      	mov	r0, r3
 80e3ed4:	f000 fc6c 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3ed8:	4603      	mov	r3, r0
 80e3eda:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80e3edc:	e003      	b.n	80e3ee6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e3ede:	2301      	movs	r3, #1
 80e3ee0:	75fb      	strb	r3, [r7, #23]
      break;
 80e3ee2:	e000      	b.n	80e3ee6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 80e3ee4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3ee6:	7dfb      	ldrb	r3, [r7, #23]
 80e3ee8:	2b00      	cmp	r3, #0
 80e3eea:	d109      	bne.n	80e3f00 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80e3eec:	4b10      	ldr	r3, [pc, #64]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3eee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e3ef0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80e3ef4:	687b      	ldr	r3, [r7, #4]
 80e3ef6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80e3ef8:	490d      	ldr	r1, [pc, #52]	; (80e3f30 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80e3efa:	4313      	orrs	r3, r2
 80e3efc:	650b      	str	r3, [r1, #80]	; 0x50
 80e3efe:	e001      	b.n	80e3f04 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3f00:	7dfb      	ldrb	r3, [r7, #23]
 80e3f02:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80e3f04:	687b      	ldr	r3, [r7, #4]
 80e3f06:	681b      	ldr	r3, [r3, #0]
 80e3f08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80e3f0c:	2b00      	cmp	r3, #0
 80e3f0e:	d034      	beq.n	80e3f7a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80e3f10:	687b      	ldr	r3, [r7, #4]
 80e3f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e3f14:	2b03      	cmp	r3, #3
 80e3f16:	d81d      	bhi.n	80e3f54 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80e3f18:	a201      	add	r2, pc, #4	; (adr r2, 80e3f20 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 80e3f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e3f1e:	bf00      	nop
 80e3f20:	080e3f5b 	.word	0x080e3f5b
 80e3f24:	080e3f35 	.word	0x080e3f35
 80e3f28:	080e3f43 	.word	0x080e3f43
 80e3f2c:	080e3f5b 	.word	0x080e3f5b
 80e3f30:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e3f34:	4bb1      	ldr	r3, [pc, #708]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e3f38:	4ab0      	ldr	r2, [pc, #704]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e3f3e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80e3f40:	e00c      	b.n	80e3f5c <HAL_RCCEx_PeriphCLKConfig+0x5a0>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80e3f42:	687b      	ldr	r3, [r7, #4]
 80e3f44:	3304      	adds	r3, #4
 80e3f46:	2102      	movs	r1, #2
 80e3f48:	4618      	mov	r0, r3
 80e3f4a:	f000 fc31 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e3f4e:	4603      	mov	r3, r0
 80e3f50:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80e3f52:	e003      	b.n	80e3f5c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80e3f54:	2301      	movs	r3, #1
 80e3f56:	75fb      	strb	r3, [r7, #23]
      break;
 80e3f58:	e000      	b.n	80e3f5c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      break;
 80e3f5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e3f5c:	7dfb      	ldrb	r3, [r7, #23]
 80e3f5e:	2b00      	cmp	r3, #0
 80e3f60:	d109      	bne.n	80e3f76 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80e3f62:	4ba6      	ldr	r3, [pc, #664]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e3f66:	f023 0203 	bic.w	r2, r3, #3
 80e3f6a:	687b      	ldr	r3, [r7, #4]
 80e3f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80e3f6e:	49a3      	ldr	r1, [pc, #652]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3f70:	4313      	orrs	r3, r2
 80e3f72:	64cb      	str	r3, [r1, #76]	; 0x4c
 80e3f74:	e001      	b.n	80e3f7a <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e3f76:	7dfb      	ldrb	r3, [r7, #23]
 80e3f78:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80e3f7a:	687b      	ldr	r3, [r7, #4]
 80e3f7c:	681b      	ldr	r3, [r3, #0]
 80e3f7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80e3f82:	2b00      	cmp	r3, #0
 80e3f84:	f000 8086 	beq.w	80e4094 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80e3f88:	4b9d      	ldr	r3, [pc, #628]	; (80e4200 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80e3f8a:	681b      	ldr	r3, [r3, #0]
 80e3f8c:	4a9c      	ldr	r2, [pc, #624]	; (80e4200 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80e3f8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80e3f92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80e3f94:	f7fd fb0c 	bl	80e15b0 <HAL_GetTick>
 80e3f98:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80e3f9a:	e009      	b.n	80e3fb0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80e3f9c:	f7fd fb08 	bl	80e15b0 <HAL_GetTick>
 80e3fa0:	4602      	mov	r2, r0
 80e3fa2:	693b      	ldr	r3, [r7, #16]
 80e3fa4:	1ad3      	subs	r3, r2, r3
 80e3fa6:	2b64      	cmp	r3, #100	; 0x64
 80e3fa8:	d902      	bls.n	80e3fb0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 80e3faa:	2303      	movs	r3, #3
 80e3fac:	75fb      	strb	r3, [r7, #23]
        break;
 80e3fae:	e005      	b.n	80e3fbc <HAL_RCCEx_PeriphCLKConfig+0x600>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80e3fb0:	4b93      	ldr	r3, [pc, #588]	; (80e4200 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80e3fb2:	681b      	ldr	r3, [r3, #0]
 80e3fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80e3fb8:	2b00      	cmp	r3, #0
 80e3fba:	d0ef      	beq.n	80e3f9c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      }
    }

    if(ret == HAL_OK)
 80e3fbc:	7dfb      	ldrb	r3, [r7, #23]
 80e3fbe:	2b00      	cmp	r3, #0
 80e3fc0:	d166      	bne.n	80e4090 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80e3fc2:	4b8e      	ldr	r3, [pc, #568]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fc4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80e3fc6:	687b      	ldr	r3, [r7, #4]
 80e3fc8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e3fcc:	4053      	eors	r3, r2
 80e3fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80e3fd2:	2b00      	cmp	r3, #0
 80e3fd4:	d013      	beq.n	80e3ffe <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80e3fd6:	4b89      	ldr	r3, [pc, #548]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3fda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80e3fde:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80e3fe0:	4b86      	ldr	r3, [pc, #536]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3fe4:	4a85      	ldr	r2, [pc, #532]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fe6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80e3fea:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80e3fec:	4b83      	ldr	r3, [pc, #524]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3fee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e3ff0:	4a82      	ldr	r2, [pc, #520]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80e3ff6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80e3ff8:	4a80      	ldr	r2, [pc, #512]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e3ffa:	68fb      	ldr	r3, [r7, #12]
 80e3ffc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80e3ffe:	687b      	ldr	r3, [r7, #4]
 80e4000:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e4004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80e4008:	d115      	bne.n	80e4036 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80e400a:	f7fd fad1 	bl	80e15b0 <HAL_GetTick>
 80e400e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80e4010:	e00b      	b.n	80e402a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80e4012:	f7fd facd 	bl	80e15b0 <HAL_GetTick>
 80e4016:	4602      	mov	r2, r0
 80e4018:	693b      	ldr	r3, [r7, #16]
 80e401a:	1ad3      	subs	r3, r2, r3
 80e401c:	f241 3288 	movw	r2, #5000	; 0x1388
 80e4020:	4293      	cmp	r3, r2
 80e4022:	d902      	bls.n	80e402a <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 80e4024:	2303      	movs	r3, #3
 80e4026:	75fb      	strb	r3, [r7, #23]
            break;
 80e4028:	e005      	b.n	80e4036 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80e402a:	4b74      	ldr	r3, [pc, #464]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e402c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e402e:	f003 0302 	and.w	r3, r3, #2
 80e4032:	2b00      	cmp	r3, #0
 80e4034:	d0ed      	beq.n	80e4012 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 80e4036:	7dfb      	ldrb	r3, [r7, #23]
 80e4038:	2b00      	cmp	r3, #0
 80e403a:	d126      	bne.n	80e408a <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80e403c:	687b      	ldr	r3, [r7, #4]
 80e403e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e4042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80e4046:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80e404a:	d10d      	bne.n	80e4068 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 80e404c:	4b6b      	ldr	r3, [pc, #428]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e404e:	691b      	ldr	r3, [r3, #16]
 80e4050:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80e4054:	687b      	ldr	r3, [r7, #4]
 80e4056:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e405a:	0919      	lsrs	r1, r3, #4
 80e405c:	4b69      	ldr	r3, [pc, #420]	; (80e4204 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80e405e:	400b      	ands	r3, r1
 80e4060:	4966      	ldr	r1, [pc, #408]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e4062:	4313      	orrs	r3, r2
 80e4064:	610b      	str	r3, [r1, #16]
 80e4066:	e005      	b.n	80e4074 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 80e4068:	4b64      	ldr	r3, [pc, #400]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e406a:	691b      	ldr	r3, [r3, #16]
 80e406c:	4a63      	ldr	r2, [pc, #396]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e406e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80e4072:	6113      	str	r3, [r2, #16]
 80e4074:	4b61      	ldr	r3, [pc, #388]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e4076:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80e4078:	687b      	ldr	r3, [r7, #4]
 80e407a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80e407e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80e4082:	495e      	ldr	r1, [pc, #376]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e4084:	4313      	orrs	r3, r2
 80e4086:	670b      	str	r3, [r1, #112]	; 0x70
 80e4088:	e004      	b.n	80e4094 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80e408a:	7dfb      	ldrb	r3, [r7, #23]
 80e408c:	75bb      	strb	r3, [r7, #22]
 80e408e:	e001      	b.n	80e4094 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e4090:	7dfb      	ldrb	r3, [r7, #23]
 80e4092:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80e4094:	687b      	ldr	r3, [r7, #4]
 80e4096:	681b      	ldr	r3, [r3, #0]
 80e4098:	f003 0301 	and.w	r3, r3, #1
 80e409c:	2b00      	cmp	r3, #0
 80e409e:	d07e      	beq.n	80e419e <HAL_RCCEx_PeriphCLKConfig+0x7e2>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80e40a0:	687b      	ldr	r3, [r7, #4]
 80e40a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e40a4:	2b28      	cmp	r3, #40	; 0x28
 80e40a6:	d867      	bhi.n	80e4178 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 80e40a8:	a201      	add	r2, pc, #4	; (adr r2, 80e40b0 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 80e40aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e40ae:	bf00      	nop
 80e40b0:	080e417f 	.word	0x080e417f
 80e40b4:	080e4179 	.word	0x080e4179
 80e40b8:	080e4179 	.word	0x080e4179
 80e40bc:	080e4179 	.word	0x080e4179
 80e40c0:	080e4179 	.word	0x080e4179
 80e40c4:	080e4179 	.word	0x080e4179
 80e40c8:	080e4179 	.word	0x080e4179
 80e40cc:	080e4179 	.word	0x080e4179
 80e40d0:	080e4155 	.word	0x080e4155
 80e40d4:	080e4179 	.word	0x080e4179
 80e40d8:	080e4179 	.word	0x080e4179
 80e40dc:	080e4179 	.word	0x080e4179
 80e40e0:	080e4179 	.word	0x080e4179
 80e40e4:	080e4179 	.word	0x080e4179
 80e40e8:	080e4179 	.word	0x080e4179
 80e40ec:	080e4179 	.word	0x080e4179
 80e40f0:	080e4167 	.word	0x080e4167
 80e40f4:	080e4179 	.word	0x080e4179
 80e40f8:	080e4179 	.word	0x080e4179
 80e40fc:	080e4179 	.word	0x080e4179
 80e4100:	080e4179 	.word	0x080e4179
 80e4104:	080e4179 	.word	0x080e4179
 80e4108:	080e4179 	.word	0x080e4179
 80e410c:	080e4179 	.word	0x080e4179
 80e4110:	080e417f 	.word	0x080e417f
 80e4114:	080e4179 	.word	0x080e4179
 80e4118:	080e4179 	.word	0x080e4179
 80e411c:	080e4179 	.word	0x080e4179
 80e4120:	080e4179 	.word	0x080e4179
 80e4124:	080e4179 	.word	0x080e4179
 80e4128:	080e4179 	.word	0x080e4179
 80e412c:	080e4179 	.word	0x080e4179
 80e4130:	080e417f 	.word	0x080e417f
 80e4134:	080e4179 	.word	0x080e4179
 80e4138:	080e4179 	.word	0x080e4179
 80e413c:	080e4179 	.word	0x080e4179
 80e4140:	080e4179 	.word	0x080e4179
 80e4144:	080e4179 	.word	0x080e4179
 80e4148:	080e4179 	.word	0x080e4179
 80e414c:	080e4179 	.word	0x080e4179
 80e4150:	080e417f 	.word	0x080e417f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e4154:	687b      	ldr	r3, [r7, #4]
 80e4156:	3304      	adds	r3, #4
 80e4158:	2101      	movs	r1, #1
 80e415a:	4618      	mov	r0, r3
 80e415c:	f000 fb28 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e4160:	4603      	mov	r3, r0
 80e4162:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80e4164:	e00c      	b.n	80e4180 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e4166:	687b      	ldr	r3, [r7, #4]
 80e4168:	3324      	adds	r3, #36	; 0x24
 80e416a:	2101      	movs	r1, #1
 80e416c:	4618      	mov	r0, r3
 80e416e:	f000 fbd1 	bl	80e4914 <RCCEx_PLL3_Config>
 80e4172:	4603      	mov	r3, r0
 80e4174:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80e4176:	e003      	b.n	80e4180 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e4178:	2301      	movs	r3, #1
 80e417a:	75fb      	strb	r3, [r7, #23]
      break;
 80e417c:	e000      	b.n	80e4180 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 80e417e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e4180:	7dfb      	ldrb	r3, [r7, #23]
 80e4182:	2b00      	cmp	r3, #0
 80e4184:	d109      	bne.n	80e419a <HAL_RCCEx_PeriphCLKConfig+0x7de>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80e4186:	4b1d      	ldr	r3, [pc, #116]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e4188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e418a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80e418e:	687b      	ldr	r3, [r7, #4]
 80e4190:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80e4192:	491a      	ldr	r1, [pc, #104]	; (80e41fc <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80e4194:	4313      	orrs	r3, r2
 80e4196:	654b      	str	r3, [r1, #84]	; 0x54
 80e4198:	e001      	b.n	80e419e <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e419a:	7dfb      	ldrb	r3, [r7, #23]
 80e419c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80e419e:	687b      	ldr	r3, [r7, #4]
 80e41a0:	681b      	ldr	r3, [r3, #0]
 80e41a2:	f003 0302 	and.w	r3, r3, #2
 80e41a6:	2b00      	cmp	r3, #0
 80e41a8:	d03e      	beq.n	80e4228 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80e41aa:	687b      	ldr	r3, [r7, #4]
 80e41ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e41ae:	2b05      	cmp	r3, #5
 80e41b0:	d820      	bhi.n	80e41f4 <HAL_RCCEx_PeriphCLKConfig+0x838>
 80e41b2:	a201      	add	r2, pc, #4	; (adr r2, 80e41b8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 80e41b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e41b8:	080e4209 	.word	0x080e4209
 80e41bc:	080e41d1 	.word	0x080e41d1
 80e41c0:	080e41e3 	.word	0x080e41e3
 80e41c4:	080e4209 	.word	0x080e4209
 80e41c8:	080e4209 	.word	0x080e4209
 80e41cc:	080e4209 	.word	0x080e4209
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e41d0:	687b      	ldr	r3, [r7, #4]
 80e41d2:	3304      	adds	r3, #4
 80e41d4:	2101      	movs	r1, #1
 80e41d6:	4618      	mov	r0, r3
 80e41d8:	f000 faea 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e41dc:	4603      	mov	r3, r0
 80e41de:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80e41e0:	e013      	b.n	80e420a <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e41e2:	687b      	ldr	r3, [r7, #4]
 80e41e4:	3324      	adds	r3, #36	; 0x24
 80e41e6:	2101      	movs	r1, #1
 80e41e8:	4618      	mov	r0, r3
 80e41ea:	f000 fb93 	bl	80e4914 <RCCEx_PLL3_Config>
 80e41ee:	4603      	mov	r3, r0
 80e41f0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80e41f2:	e00a      	b.n	80e420a <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e41f4:	2301      	movs	r3, #1
 80e41f6:	75fb      	strb	r3, [r7, #23]
      break;
 80e41f8:	e007      	b.n	80e420a <HAL_RCCEx_PeriphCLKConfig+0x84e>
 80e41fa:	bf00      	nop
 80e41fc:	58024400 	.word	0x58024400
 80e4200:	58024800 	.word	0x58024800
 80e4204:	00ffffcf 	.word	0x00ffffcf
      break;
 80e4208:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e420a:	7dfb      	ldrb	r3, [r7, #23]
 80e420c:	2b00      	cmp	r3, #0
 80e420e:	d109      	bne.n	80e4224 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80e4210:	4b9f      	ldr	r3, [pc, #636]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e4214:	f023 0207 	bic.w	r2, r3, #7
 80e4218:	687b      	ldr	r3, [r7, #4]
 80e421a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80e421c:	499c      	ldr	r1, [pc, #624]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e421e:	4313      	orrs	r3, r2
 80e4220:	654b      	str	r3, [r1, #84]	; 0x54
 80e4222:	e001      	b.n	80e4228 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e4224:	7dfb      	ldrb	r3, [r7, #23]
 80e4226:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80e4228:	687b      	ldr	r3, [r7, #4]
 80e422a:	681b      	ldr	r3, [r3, #0]
 80e422c:	f003 0304 	and.w	r3, r3, #4
 80e4230:	2b00      	cmp	r3, #0
 80e4232:	d039      	beq.n	80e42a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80e4234:	687b      	ldr	r3, [r7, #4]
 80e4236:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80e423a:	2b05      	cmp	r3, #5
 80e423c:	d820      	bhi.n	80e4280 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 80e423e:	a201      	add	r2, pc, #4	; (adr r2, 80e4244 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 80e4240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80e4244:	080e4287 	.word	0x080e4287
 80e4248:	080e425d 	.word	0x080e425d
 80e424c:	080e426f 	.word	0x080e426f
 80e4250:	080e4287 	.word	0x080e4287
 80e4254:	080e4287 	.word	0x080e4287
 80e4258:	080e4287 	.word	0x080e4287
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80e425c:	687b      	ldr	r3, [r7, #4]
 80e425e:	3304      	adds	r3, #4
 80e4260:	2101      	movs	r1, #1
 80e4262:	4618      	mov	r0, r3
 80e4264:	f000 faa4 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e4268:	4603      	mov	r3, r0
 80e426a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80e426c:	e00c      	b.n	80e4288 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e426e:	687b      	ldr	r3, [r7, #4]
 80e4270:	3324      	adds	r3, #36	; 0x24
 80e4272:	2101      	movs	r1, #1
 80e4274:	4618      	mov	r0, r3
 80e4276:	f000 fb4d 	bl	80e4914 <RCCEx_PLL3_Config>
 80e427a:	4603      	mov	r3, r0
 80e427c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80e427e:	e003      	b.n	80e4288 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e4280:	2301      	movs	r3, #1
 80e4282:	75fb      	strb	r3, [r7, #23]
      break;
 80e4284:	e000      	b.n	80e4288 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 80e4286:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e4288:	7dfb      	ldrb	r3, [r7, #23]
 80e428a:	2b00      	cmp	r3, #0
 80e428c:	d10a      	bne.n	80e42a4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80e428e:	4b80      	ldr	r3, [pc, #512]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e4292:	f023 0207 	bic.w	r2, r3, #7
 80e4296:	687b      	ldr	r3, [r7, #4]
 80e4298:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80e429c:	497c      	ldr	r1, [pc, #496]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e429e:	4313      	orrs	r3, r2
 80e42a0:	658b      	str	r3, [r1, #88]	; 0x58
 80e42a2:	e001      	b.n	80e42a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e42a4:	7dfb      	ldrb	r3, [r7, #23]
 80e42a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80e42a8:	687b      	ldr	r3, [r7, #4]
 80e42aa:	681b      	ldr	r3, [r3, #0]
 80e42ac:	f003 0320 	and.w	r3, r3, #32
 80e42b0:	2b00      	cmp	r3, #0
 80e42b2:	d04b      	beq.n	80e434c <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80e42b4:	687b      	ldr	r3, [r7, #4]
 80e42b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80e42ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80e42be:	d02e      	beq.n	80e431e <HAL_RCCEx_PeriphCLKConfig+0x962>
 80e42c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80e42c4:	d828      	bhi.n	80e4318 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80e42c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e42ca:	d02a      	beq.n	80e4322 <HAL_RCCEx_PeriphCLKConfig+0x966>
 80e42cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e42d0:	d822      	bhi.n	80e4318 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80e42d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80e42d6:	d026      	beq.n	80e4326 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80e42d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80e42dc:	d81c      	bhi.n	80e4318 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80e42de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e42e2:	d010      	beq.n	80e4306 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 80e42e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80e42e8:	d816      	bhi.n	80e4318 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80e42ea:	2b00      	cmp	r3, #0
 80e42ec:	d01d      	beq.n	80e432a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80e42ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80e42f2:	d111      	bne.n	80e4318 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e42f4:	687b      	ldr	r3, [r7, #4]
 80e42f6:	3304      	adds	r3, #4
 80e42f8:	2100      	movs	r1, #0
 80e42fa:	4618      	mov	r0, r3
 80e42fc:	f000 fa58 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e4300:	4603      	mov	r3, r0
 80e4302:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80e4304:	e012      	b.n	80e432c <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e4306:	687b      	ldr	r3, [r7, #4]
 80e4308:	3324      	adds	r3, #36	; 0x24
 80e430a:	2102      	movs	r1, #2
 80e430c:	4618      	mov	r0, r3
 80e430e:	f000 fb01 	bl	80e4914 <RCCEx_PLL3_Config>
 80e4312:	4603      	mov	r3, r0
 80e4314:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80e4316:	e009      	b.n	80e432c <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e4318:	2301      	movs	r3, #1
 80e431a:	75fb      	strb	r3, [r7, #23]
      break;
 80e431c:	e006      	b.n	80e432c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80e431e:	bf00      	nop
 80e4320:	e004      	b.n	80e432c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80e4322:	bf00      	nop
 80e4324:	e002      	b.n	80e432c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80e4326:	bf00      	nop
 80e4328:	e000      	b.n	80e432c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80e432a:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e432c:	7dfb      	ldrb	r3, [r7, #23]
 80e432e:	2b00      	cmp	r3, #0
 80e4330:	d10a      	bne.n	80e4348 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80e4332:	4b57      	ldr	r3, [pc, #348]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e4336:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80e433a:	687b      	ldr	r3, [r7, #4]
 80e433c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80e4340:	4953      	ldr	r1, [pc, #332]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e4342:	4313      	orrs	r3, r2
 80e4344:	654b      	str	r3, [r1, #84]	; 0x54
 80e4346:	e001      	b.n	80e434c <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e4348:	7dfb      	ldrb	r3, [r7, #23]
 80e434a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80e434c:	687b      	ldr	r3, [r7, #4]
 80e434e:	681b      	ldr	r3, [r3, #0]
 80e4350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80e4354:	2b00      	cmp	r3, #0
 80e4356:	d04b      	beq.n	80e43f0 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80e4358:	687b      	ldr	r3, [r7, #4]
 80e435a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80e435e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80e4362:	d02e      	beq.n	80e43c2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 80e4364:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80e4368:	d828      	bhi.n	80e43bc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80e436a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e436e:	d02a      	beq.n	80e43c6 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80e4370:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e4374:	d822      	bhi.n	80e43bc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80e4376:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80e437a:	d026      	beq.n	80e43ca <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80e437c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80e4380:	d81c      	bhi.n	80e43bc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80e4382:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80e4386:	d010      	beq.n	80e43aa <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 80e4388:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80e438c:	d816      	bhi.n	80e43bc <HAL_RCCEx_PeriphCLKConfig+0xa00>
 80e438e:	2b00      	cmp	r3, #0
 80e4390:	d01d      	beq.n	80e43ce <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80e4392:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80e4396:	d111      	bne.n	80e43bc <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e4398:	687b      	ldr	r3, [r7, #4]
 80e439a:	3304      	adds	r3, #4
 80e439c:	2100      	movs	r1, #0
 80e439e:	4618      	mov	r0, r3
 80e43a0:	f000 fa06 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e43a4:	4603      	mov	r3, r0
 80e43a6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80e43a8:	e012      	b.n	80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e43aa:	687b      	ldr	r3, [r7, #4]
 80e43ac:	3324      	adds	r3, #36	; 0x24
 80e43ae:	2102      	movs	r1, #2
 80e43b0:	4618      	mov	r0, r3
 80e43b2:	f000 faaf 	bl	80e4914 <RCCEx_PLL3_Config>
 80e43b6:	4603      	mov	r3, r0
 80e43b8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80e43ba:	e009      	b.n	80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e43bc:	2301      	movs	r3, #1
 80e43be:	75fb      	strb	r3, [r7, #23]
      break;
 80e43c0:	e006      	b.n	80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80e43c2:	bf00      	nop
 80e43c4:	e004      	b.n	80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80e43c6:	bf00      	nop
 80e43c8:	e002      	b.n	80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80e43ca:	bf00      	nop
 80e43cc:	e000      	b.n	80e43d0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80e43ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e43d0:	7dfb      	ldrb	r3, [r7, #23]
 80e43d2:	2b00      	cmp	r3, #0
 80e43d4:	d10a      	bne.n	80e43ec <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80e43d6:	4b2e      	ldr	r3, [pc, #184]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e43d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e43da:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80e43de:	687b      	ldr	r3, [r7, #4]
 80e43e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80e43e4:	492a      	ldr	r1, [pc, #168]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e43e6:	4313      	orrs	r3, r2
 80e43e8:	658b      	str	r3, [r1, #88]	; 0x58
 80e43ea:	e001      	b.n	80e43f0 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e43ec:	7dfb      	ldrb	r3, [r7, #23]
 80e43ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80e43f0:	687b      	ldr	r3, [r7, #4]
 80e43f2:	681b      	ldr	r3, [r3, #0]
 80e43f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80e43f8:	2b00      	cmp	r3, #0
 80e43fa:	d04d      	beq.n	80e4498 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80e43fc:	687b      	ldr	r3, [r7, #4]
 80e43fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80e4402:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80e4406:	d02e      	beq.n	80e4466 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 80e4408:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80e440c:	d828      	bhi.n	80e4460 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80e440e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80e4412:	d02a      	beq.n	80e446a <HAL_RCCEx_PeriphCLKConfig+0xaae>
 80e4414:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80e4418:	d822      	bhi.n	80e4460 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80e441a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80e441e:	d026      	beq.n	80e446e <HAL_RCCEx_PeriphCLKConfig+0xab2>
 80e4420:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80e4424:	d81c      	bhi.n	80e4460 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80e4426:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80e442a:	d010      	beq.n	80e444e <HAL_RCCEx_PeriphCLKConfig+0xa92>
 80e442c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80e4430:	d816      	bhi.n	80e4460 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80e4432:	2b00      	cmp	r3, #0
 80e4434:	d01d      	beq.n	80e4472 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80e4436:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e443a:	d111      	bne.n	80e4460 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e443c:	687b      	ldr	r3, [r7, #4]
 80e443e:	3304      	adds	r3, #4
 80e4440:	2100      	movs	r1, #0
 80e4442:	4618      	mov	r0, r3
 80e4444:	f000 f9b4 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e4448:	4603      	mov	r3, r0
 80e444a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80e444c:	e012      	b.n	80e4474 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e444e:	687b      	ldr	r3, [r7, #4]
 80e4450:	3324      	adds	r3, #36	; 0x24
 80e4452:	2102      	movs	r1, #2
 80e4454:	4618      	mov	r0, r3
 80e4456:	f000 fa5d 	bl	80e4914 <RCCEx_PLL3_Config>
 80e445a:	4603      	mov	r3, r0
 80e445c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80e445e:	e009      	b.n	80e4474 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e4460:	2301      	movs	r3, #1
 80e4462:	75fb      	strb	r3, [r7, #23]
      break;
 80e4464:	e006      	b.n	80e4474 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 80e4466:	bf00      	nop
 80e4468:	e004      	b.n	80e4474 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 80e446a:	bf00      	nop
 80e446c:	e002      	b.n	80e4474 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 80e446e:	bf00      	nop
 80e4470:	e000      	b.n	80e4474 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 80e4472:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e4474:	7dfb      	ldrb	r3, [r7, #23]
 80e4476:	2b00      	cmp	r3, #0
 80e4478:	d10c      	bne.n	80e4494 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80e447a:	4b05      	ldr	r3, [pc, #20]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e447c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e447e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80e4482:	687b      	ldr	r3, [r7, #4]
 80e4484:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80e4488:	4901      	ldr	r1, [pc, #4]	; (80e4490 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80e448a:	4313      	orrs	r3, r2
 80e448c:	658b      	str	r3, [r1, #88]	; 0x58
 80e448e:	e003      	b.n	80e4498 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 80e4490:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e4494:	7dfb      	ldrb	r3, [r7, #23]
 80e4496:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80e4498:	687b      	ldr	r3, [r7, #4]
 80e449a:	681b      	ldr	r3, [r3, #0]
 80e449c:	f003 0308 	and.w	r3, r3, #8
 80e44a0:	2b00      	cmp	r3, #0
 80e44a2:	d018      	beq.n	80e44d6 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 80e44a4:	687b      	ldr	r3, [r7, #4]
 80e44a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80e44a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e44ac:	d10a      	bne.n	80e44c4 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80e44ae:	687b      	ldr	r3, [r7, #4]
 80e44b0:	3324      	adds	r3, #36	; 0x24
 80e44b2:	2102      	movs	r1, #2
 80e44b4:	4618      	mov	r0, r3
 80e44b6:	f000 fa2d 	bl	80e4914 <RCCEx_PLL3_Config>
 80e44ba:	4603      	mov	r3, r0
 80e44bc:	2b00      	cmp	r3, #0
 80e44be:	d001      	beq.n	80e44c4 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 80e44c0:	2301      	movs	r3, #1
 80e44c2:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80e44c4:	4b8a      	ldr	r3, [pc, #552]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e44c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e44c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80e44cc:	687b      	ldr	r3, [r7, #4]
 80e44ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80e44d0:	4987      	ldr	r1, [pc, #540]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e44d2:	4313      	orrs	r3, r2
 80e44d4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80e44d6:	687b      	ldr	r3, [r7, #4]
 80e44d8:	681b      	ldr	r3, [r3, #0]
 80e44da:	f003 0310 	and.w	r3, r3, #16
 80e44de:	2b00      	cmp	r3, #0
 80e44e0:	d01a      	beq.n	80e4518 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80e44e2:	687b      	ldr	r3, [r7, #4]
 80e44e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80e44e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80e44ec:	d10a      	bne.n	80e4504 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80e44ee:	687b      	ldr	r3, [r7, #4]
 80e44f0:	3324      	adds	r3, #36	; 0x24
 80e44f2:	2102      	movs	r1, #2
 80e44f4:	4618      	mov	r0, r3
 80e44f6:	f000 fa0d 	bl	80e4914 <RCCEx_PLL3_Config>
 80e44fa:	4603      	mov	r3, r0
 80e44fc:	2b00      	cmp	r3, #0
 80e44fe:	d001      	beq.n	80e4504 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 80e4500:	2301      	movs	r3, #1
 80e4502:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80e4504:	4b7a      	ldr	r3, [pc, #488]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e4508:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80e450c:	687b      	ldr	r3, [r7, #4]
 80e450e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80e4512:	4977      	ldr	r1, [pc, #476]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4514:	4313      	orrs	r3, r2
 80e4516:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80e4518:	687b      	ldr	r3, [r7, #4]
 80e451a:	681b      	ldr	r3, [r3, #0]
 80e451c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80e4520:	2b00      	cmp	r3, #0
 80e4522:	d034      	beq.n	80e458e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80e4524:	687b      	ldr	r3, [r7, #4]
 80e4526:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e452a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80e452e:	d01d      	beq.n	80e456c <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80e4530:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80e4534:	d817      	bhi.n	80e4566 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 80e4536:	2b00      	cmp	r3, #0
 80e4538:	d003      	beq.n	80e4542 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80e453a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e453e:	d009      	beq.n	80e4554 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80e4540:	e011      	b.n	80e4566 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80e4542:	687b      	ldr	r3, [r7, #4]
 80e4544:	3304      	adds	r3, #4
 80e4546:	2100      	movs	r1, #0
 80e4548:	4618      	mov	r0, r3
 80e454a:	f000 f931 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e454e:	4603      	mov	r3, r0
 80e4550:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80e4552:	e00c      	b.n	80e456e <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80e4554:	687b      	ldr	r3, [r7, #4]
 80e4556:	3324      	adds	r3, #36	; 0x24
 80e4558:	2102      	movs	r1, #2
 80e455a:	4618      	mov	r0, r3
 80e455c:	f000 f9da 	bl	80e4914 <RCCEx_PLL3_Config>
 80e4560:	4603      	mov	r3, r0
 80e4562:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80e4564:	e003      	b.n	80e456e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e4566:	2301      	movs	r3, #1
 80e4568:	75fb      	strb	r3, [r7, #23]
      break;
 80e456a:	e000      	b.n	80e456e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 80e456c:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e456e:	7dfb      	ldrb	r3, [r7, #23]
 80e4570:	2b00      	cmp	r3, #0
 80e4572:	d10a      	bne.n	80e458a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80e4574:	4b5e      	ldr	r3, [pc, #376]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80e4578:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80e457c:	687b      	ldr	r3, [r7, #4]
 80e457e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80e4582:	495b      	ldr	r1, [pc, #364]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4584:	4313      	orrs	r3, r2
 80e4586:	658b      	str	r3, [r1, #88]	; 0x58
 80e4588:	e001      	b.n	80e458e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e458a:	7dfb      	ldrb	r3, [r7, #23]
 80e458c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80e458e:	687b      	ldr	r3, [r7, #4]
 80e4590:	681b      	ldr	r3, [r3, #0]
 80e4592:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80e4596:	2b00      	cmp	r3, #0
 80e4598:	d033      	beq.n	80e4602 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80e459a:	687b      	ldr	r3, [r7, #4]
 80e459c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80e45a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80e45a4:	d01c      	beq.n	80e45e0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80e45a6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80e45aa:	d816      	bhi.n	80e45da <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80e45ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80e45b0:	d003      	beq.n	80e45ba <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80e45b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80e45b6:	d007      	beq.n	80e45c8 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 80e45b8:	e00f      	b.n	80e45da <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e45ba:	4b4d      	ldr	r3, [pc, #308]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e45bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e45be:	4a4c      	ldr	r2, [pc, #304]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e45c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e45c4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80e45c6:	e00c      	b.n	80e45e2 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80e45c8:	687b      	ldr	r3, [r7, #4]
 80e45ca:	3324      	adds	r3, #36	; 0x24
 80e45cc:	2101      	movs	r1, #1
 80e45ce:	4618      	mov	r0, r3
 80e45d0:	f000 f9a0 	bl	80e4914 <RCCEx_PLL3_Config>
 80e45d4:	4603      	mov	r3, r0
 80e45d6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80e45d8:	e003      	b.n	80e45e2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e45da:	2301      	movs	r3, #1
 80e45dc:	75fb      	strb	r3, [r7, #23]
      break;
 80e45de:	e000      	b.n	80e45e2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 80e45e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e45e2:	7dfb      	ldrb	r3, [r7, #23]
 80e45e4:	2b00      	cmp	r3, #0
 80e45e6:	d10a      	bne.n	80e45fe <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80e45e8:	4b41      	ldr	r3, [pc, #260]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e45ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e45ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80e45f0:	687b      	ldr	r3, [r7, #4]
 80e45f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80e45f6:	493e      	ldr	r1, [pc, #248]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e45f8:	4313      	orrs	r3, r2
 80e45fa:	654b      	str	r3, [r1, #84]	; 0x54
 80e45fc:	e001      	b.n	80e4602 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e45fe:	7dfb      	ldrb	r3, [r7, #23]
 80e4600:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80e4602:	687b      	ldr	r3, [r7, #4]
 80e4604:	681b      	ldr	r3, [r3, #0]
 80e4606:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80e460a:	2b00      	cmp	r3, #0
 80e460c:	d029      	beq.n	80e4662 <HAL_RCCEx_PeriphCLKConfig+0xca6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80e460e:	687b      	ldr	r3, [r7, #4]
 80e4610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e4612:	2b00      	cmp	r3, #0
 80e4614:	d003      	beq.n	80e461e <HAL_RCCEx_PeriphCLKConfig+0xc62>
 80e4616:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e461a:	d007      	beq.n	80e462c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80e461c:	e00f      	b.n	80e463e <HAL_RCCEx_PeriphCLKConfig+0xc82>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e461e:	4b34      	ldr	r3, [pc, #208]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4622:	4a33      	ldr	r2, [pc, #204]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e4628:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80e462a:	e00b      	b.n	80e4644 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80e462c:	687b      	ldr	r3, [r7, #4]
 80e462e:	3304      	adds	r3, #4
 80e4630:	2102      	movs	r1, #2
 80e4632:	4618      	mov	r0, r3
 80e4634:	f000 f8bc 	bl	80e47b0 <RCCEx_PLL2_Config>
 80e4638:	4603      	mov	r3, r0
 80e463a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80e463c:	e002      	b.n	80e4644 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    default:
      ret = HAL_ERROR;
 80e463e:	2301      	movs	r3, #1
 80e4640:	75fb      	strb	r3, [r7, #23]
      break;
 80e4642:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e4644:	7dfb      	ldrb	r3, [r7, #23]
 80e4646:	2b00      	cmp	r3, #0
 80e4648:	d109      	bne.n	80e465e <HAL_RCCEx_PeriphCLKConfig+0xca2>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80e464a:	4b29      	ldr	r3, [pc, #164]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e464c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e464e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80e4652:	687b      	ldr	r3, [r7, #4]
 80e4654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e4656:	4926      	ldr	r1, [pc, #152]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e4658:	4313      	orrs	r3, r2
 80e465a:	64cb      	str	r3, [r1, #76]	; 0x4c
 80e465c:	e001      	b.n	80e4662 <HAL_RCCEx_PeriphCLKConfig+0xca6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e465e:	7dfb      	ldrb	r3, [r7, #23]
 80e4660:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80e4662:	687b      	ldr	r3, [r7, #4]
 80e4664:	681b      	ldr	r3, [r3, #0]
 80e4666:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80e466a:	2b00      	cmp	r3, #0
 80e466c:	d00a      	beq.n	80e4684 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80e466e:	687b      	ldr	r3, [r7, #4]
 80e4670:	3324      	adds	r3, #36	; 0x24
 80e4672:	2102      	movs	r1, #2
 80e4674:	4618      	mov	r0, r3
 80e4676:	f000 f94d 	bl	80e4914 <RCCEx_PLL3_Config>
 80e467a:	4603      	mov	r3, r0
 80e467c:	2b00      	cmp	r3, #0
 80e467e:	d001      	beq.n	80e4684 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
    {
      status=HAL_ERROR;
 80e4680:	2301      	movs	r3, #1
 80e4682:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80e4684:	687b      	ldr	r3, [r7, #4]
 80e4686:	681b      	ldr	r3, [r3, #0]
 80e4688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80e468c:	2b00      	cmp	r3, #0
 80e468e:	d033      	beq.n	80e46f8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 80e4690:	687b      	ldr	r3, [r7, #4]
 80e4692:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80e4694:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80e4698:	d017      	beq.n	80e46ca <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 80e469a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80e469e:	d811      	bhi.n	80e46c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80e46a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80e46a4:	d013      	beq.n	80e46ce <HAL_RCCEx_PeriphCLKConfig+0xd12>
 80e46a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80e46aa:	d80b      	bhi.n	80e46c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80e46ac:	2b00      	cmp	r3, #0
 80e46ae:	d010      	beq.n	80e46d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
 80e46b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80e46b4:	d106      	bne.n	80e46c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80e46b6:	4b0e      	ldr	r3, [pc, #56]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e46b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e46ba:	4a0d      	ldr	r2, [pc, #52]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e46bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80e46c0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80e46c2:	e007      	b.n	80e46d4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80e46c4:	2301      	movs	r3, #1
 80e46c6:	75fb      	strb	r3, [r7, #23]
      break;
 80e46c8:	e004      	b.n	80e46d4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80e46ca:	bf00      	nop
 80e46cc:	e002      	b.n	80e46d4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80e46ce:	bf00      	nop
 80e46d0:	e000      	b.n	80e46d4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80e46d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80e46d4:	7dfb      	ldrb	r3, [r7, #23]
 80e46d6:	2b00      	cmp	r3, #0
 80e46d8:	d10c      	bne.n	80e46f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80e46da:	4b05      	ldr	r3, [pc, #20]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e46dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e46de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80e46e2:	687b      	ldr	r3, [r7, #4]
 80e46e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80e46e6:	4902      	ldr	r1, [pc, #8]	; (80e46f0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80e46e8:	4313      	orrs	r3, r2
 80e46ea:	654b      	str	r3, [r1, #84]	; 0x54
 80e46ec:	e004      	b.n	80e46f8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 80e46ee:	bf00      	nop
 80e46f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80e46f4:	7dfb      	ldrb	r3, [r7, #23]
 80e46f6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80e46f8:	687b      	ldr	r3, [r7, #4]
 80e46fa:	681b      	ldr	r3, [r3, #0]
 80e46fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80e4700:	2b00      	cmp	r3, #0
 80e4702:	d008      	beq.n	80e4716 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80e4704:	4b29      	ldr	r3, [pc, #164]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e4708:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80e470c:	687b      	ldr	r3, [r7, #4]
 80e470e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80e4710:	4926      	ldr	r1, [pc, #152]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4712:	4313      	orrs	r3, r2
 80e4714:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80e4716:	687b      	ldr	r3, [r7, #4]
 80e4718:	681b      	ldr	r3, [r3, #0]
 80e471a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80e471e:	2b00      	cmp	r3, #0
 80e4720:	d008      	beq.n	80e4734 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80e4722:	4b22      	ldr	r3, [pc, #136]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e4726:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80e472a:	687b      	ldr	r3, [r7, #4]
 80e472c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80e472e:	491f      	ldr	r1, [pc, #124]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4730:	4313      	orrs	r3, r2
 80e4732:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80e4734:	687b      	ldr	r3, [r7, #4]
 80e4736:	681b      	ldr	r3, [r3, #0]
 80e4738:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80e473c:	2b00      	cmp	r3, #0
 80e473e:	d00d      	beq.n	80e475c <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80e4740:	4b1a      	ldr	r3, [pc, #104]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4742:	691b      	ldr	r3, [r3, #16]
 80e4744:	4a19      	ldr	r2, [pc, #100]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4746:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80e474a:	6113      	str	r3, [r2, #16]
 80e474c:	4b17      	ldr	r3, [pc, #92]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e474e:	691a      	ldr	r2, [r3, #16]
 80e4750:	687b      	ldr	r3, [r7, #4]
 80e4752:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80e4756:	4915      	ldr	r1, [pc, #84]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4758:	4313      	orrs	r3, r2
 80e475a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80e475c:	687b      	ldr	r3, [r7, #4]
 80e475e:	681b      	ldr	r3, [r3, #0]
 80e4760:	2b00      	cmp	r3, #0
 80e4762:	da08      	bge.n	80e4776 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80e4764:	4b11      	ldr	r3, [pc, #68]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80e4768:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80e476c:	687b      	ldr	r3, [r7, #4]
 80e476e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80e4770:	490e      	ldr	r1, [pc, #56]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4772:	4313      	orrs	r3, r2
 80e4774:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80e4776:	687b      	ldr	r3, [r7, #4]
 80e4778:	681b      	ldr	r3, [r3, #0]
 80e477a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80e477e:	2b00      	cmp	r3, #0
 80e4780:	d009      	beq.n	80e4796 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80e4782:	4b0a      	ldr	r3, [pc, #40]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80e4786:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80e478a:	687b      	ldr	r3, [r7, #4]
 80e478c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80e4790:	4906      	ldr	r1, [pc, #24]	; (80e47ac <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80e4792:	4313      	orrs	r3, r2
 80e4794:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80e4796:	7dbb      	ldrb	r3, [r7, #22]
 80e4798:	2b00      	cmp	r3, #0
 80e479a:	d101      	bne.n	80e47a0 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 80e479c:	2300      	movs	r3, #0
 80e479e:	e000      	b.n	80e47a2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 80e47a0:	2301      	movs	r3, #1
}
 80e47a2:	4618      	mov	r0, r3
 80e47a4:	3718      	adds	r7, #24
 80e47a6:	46bd      	mov	sp, r7
 80e47a8:	bd80      	pop	{r7, pc}
 80e47aa:	bf00      	nop
 80e47ac:	58024400 	.word	0x58024400

080e47b0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80e47b0:	b580      	push	{r7, lr}
 80e47b2:	b084      	sub	sp, #16
 80e47b4:	af00      	add	r7, sp, #0
 80e47b6:	6078      	str	r0, [r7, #4]
 80e47b8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80e47ba:	2300      	movs	r3, #0
 80e47bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80e47be:	4b53      	ldr	r3, [pc, #332]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e47c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e47c2:	f003 0303 	and.w	r3, r3, #3
 80e47c6:	2b03      	cmp	r3, #3
 80e47c8:	d101      	bne.n	80e47ce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80e47ca:	2301      	movs	r3, #1
 80e47cc:	e099      	b.n	80e4902 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80e47ce:	4b4f      	ldr	r3, [pc, #316]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e47d0:	681b      	ldr	r3, [r3, #0]
 80e47d2:	4a4e      	ldr	r2, [pc, #312]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e47d4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80e47d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80e47da:	f7fc fee9 	bl	80e15b0 <HAL_GetTick>
 80e47de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80e47e0:	e008      	b.n	80e47f4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80e47e2:	f7fc fee5 	bl	80e15b0 <HAL_GetTick>
 80e47e6:	4602      	mov	r2, r0
 80e47e8:	68bb      	ldr	r3, [r7, #8]
 80e47ea:	1ad3      	subs	r3, r2, r3
 80e47ec:	2b02      	cmp	r3, #2
 80e47ee:	d901      	bls.n	80e47f4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80e47f0:	2303      	movs	r3, #3
 80e47f2:	e086      	b.n	80e4902 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80e47f4:	4b45      	ldr	r3, [pc, #276]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e47f6:	681b      	ldr	r3, [r3, #0]
 80e47f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80e47fc:	2b00      	cmp	r3, #0
 80e47fe:	d1f0      	bne.n	80e47e2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80e4800:	4b42      	ldr	r3, [pc, #264]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e4802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e4804:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80e4808:	687b      	ldr	r3, [r7, #4]
 80e480a:	681b      	ldr	r3, [r3, #0]
 80e480c:	031b      	lsls	r3, r3, #12
 80e480e:	493f      	ldr	r1, [pc, #252]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e4810:	4313      	orrs	r3, r2
 80e4812:	628b      	str	r3, [r1, #40]	; 0x28
 80e4814:	687b      	ldr	r3, [r7, #4]
 80e4816:	685b      	ldr	r3, [r3, #4]
 80e4818:	3b01      	subs	r3, #1
 80e481a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80e481e:	687b      	ldr	r3, [r7, #4]
 80e4820:	689b      	ldr	r3, [r3, #8]
 80e4822:	3b01      	subs	r3, #1
 80e4824:	025b      	lsls	r3, r3, #9
 80e4826:	b29b      	uxth	r3, r3
 80e4828:	431a      	orrs	r2, r3
 80e482a:	687b      	ldr	r3, [r7, #4]
 80e482c:	68db      	ldr	r3, [r3, #12]
 80e482e:	3b01      	subs	r3, #1
 80e4830:	041b      	lsls	r3, r3, #16
 80e4832:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e4836:	431a      	orrs	r2, r3
 80e4838:	687b      	ldr	r3, [r7, #4]
 80e483a:	691b      	ldr	r3, [r3, #16]
 80e483c:	3b01      	subs	r3, #1
 80e483e:	061b      	lsls	r3, r3, #24
 80e4840:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80e4844:	4931      	ldr	r1, [pc, #196]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e4846:	4313      	orrs	r3, r2
 80e4848:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80e484a:	4b30      	ldr	r3, [pc, #192]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e484c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e484e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80e4852:	687b      	ldr	r3, [r7, #4]
 80e4854:	695b      	ldr	r3, [r3, #20]
 80e4856:	492d      	ldr	r1, [pc, #180]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e4858:	4313      	orrs	r3, r2
 80e485a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80e485c:	4b2b      	ldr	r3, [pc, #172]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e485e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4860:	f023 0220 	bic.w	r2, r3, #32
 80e4864:	687b      	ldr	r3, [r7, #4]
 80e4866:	699b      	ldr	r3, [r3, #24]
 80e4868:	4928      	ldr	r1, [pc, #160]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e486a:	4313      	orrs	r3, r2
 80e486c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80e486e:	4b27      	ldr	r3, [pc, #156]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e4870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4872:	4a26      	ldr	r2, [pc, #152]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e4874:	f023 0310 	bic.w	r3, r3, #16
 80e4878:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80e487a:	4b24      	ldr	r3, [pc, #144]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e487c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80e487e:	4b24      	ldr	r3, [pc, #144]	; (80e4910 <RCCEx_PLL2_Config+0x160>)
 80e4880:	4013      	ands	r3, r2
 80e4882:	687a      	ldr	r2, [r7, #4]
 80e4884:	69d2      	ldr	r2, [r2, #28]
 80e4886:	00d2      	lsls	r2, r2, #3
 80e4888:	4920      	ldr	r1, [pc, #128]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e488a:	4313      	orrs	r3, r2
 80e488c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80e488e:	4b1f      	ldr	r3, [pc, #124]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e4890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4892:	4a1e      	ldr	r2, [pc, #120]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e4894:	f043 0310 	orr.w	r3, r3, #16
 80e4898:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80e489a:	683b      	ldr	r3, [r7, #0]
 80e489c:	2b00      	cmp	r3, #0
 80e489e:	d106      	bne.n	80e48ae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80e48a0:	4b1a      	ldr	r3, [pc, #104]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e48a4:	4a19      	ldr	r2, [pc, #100]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80e48aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80e48ac:	e00f      	b.n	80e48ce <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80e48ae:	683b      	ldr	r3, [r7, #0]
 80e48b0:	2b01      	cmp	r3, #1
 80e48b2:	d106      	bne.n	80e48c2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80e48b4:	4b15      	ldr	r3, [pc, #84]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e48b8:	4a14      	ldr	r2, [pc, #80]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80e48be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80e48c0:	e005      	b.n	80e48ce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80e48c2:	4b12      	ldr	r3, [pc, #72]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e48c6:	4a11      	ldr	r2, [pc, #68]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80e48cc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80e48ce:	4b0f      	ldr	r3, [pc, #60]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48d0:	681b      	ldr	r3, [r3, #0]
 80e48d2:	4a0e      	ldr	r2, [pc, #56]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80e48d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80e48da:	f7fc fe69 	bl	80e15b0 <HAL_GetTick>
 80e48de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80e48e0:	e008      	b.n	80e48f4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80e48e2:	f7fc fe65 	bl	80e15b0 <HAL_GetTick>
 80e48e6:	4602      	mov	r2, r0
 80e48e8:	68bb      	ldr	r3, [r7, #8]
 80e48ea:	1ad3      	subs	r3, r2, r3
 80e48ec:	2b02      	cmp	r3, #2
 80e48ee:	d901      	bls.n	80e48f4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80e48f0:	2303      	movs	r3, #3
 80e48f2:	e006      	b.n	80e4902 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80e48f4:	4b05      	ldr	r3, [pc, #20]	; (80e490c <RCCEx_PLL2_Config+0x15c>)
 80e48f6:	681b      	ldr	r3, [r3, #0]
 80e48f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80e48fc:	2b00      	cmp	r3, #0
 80e48fe:	d0f0      	beq.n	80e48e2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80e4900:	7bfb      	ldrb	r3, [r7, #15]
}
 80e4902:	4618      	mov	r0, r3
 80e4904:	3710      	adds	r7, #16
 80e4906:	46bd      	mov	sp, r7
 80e4908:	bd80      	pop	{r7, pc}
 80e490a:	bf00      	nop
 80e490c:	58024400 	.word	0x58024400
 80e4910:	ffff0007 	.word	0xffff0007

080e4914 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80e4914:	b580      	push	{r7, lr}
 80e4916:	b084      	sub	sp, #16
 80e4918:	af00      	add	r7, sp, #0
 80e491a:	6078      	str	r0, [r7, #4]
 80e491c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80e491e:	2300      	movs	r3, #0
 80e4920:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80e4922:	4b53      	ldr	r3, [pc, #332]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e4926:	f003 0303 	and.w	r3, r3, #3
 80e492a:	2b03      	cmp	r3, #3
 80e492c:	d101      	bne.n	80e4932 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80e492e:	2301      	movs	r3, #1
 80e4930:	e099      	b.n	80e4a66 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80e4932:	4b4f      	ldr	r3, [pc, #316]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4934:	681b      	ldr	r3, [r3, #0]
 80e4936:	4a4e      	ldr	r2, [pc, #312]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4938:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80e493c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80e493e:	f7fc fe37 	bl	80e15b0 <HAL_GetTick>
 80e4942:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80e4944:	e008      	b.n	80e4958 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80e4946:	f7fc fe33 	bl	80e15b0 <HAL_GetTick>
 80e494a:	4602      	mov	r2, r0
 80e494c:	68bb      	ldr	r3, [r7, #8]
 80e494e:	1ad3      	subs	r3, r2, r3
 80e4950:	2b02      	cmp	r3, #2
 80e4952:	d901      	bls.n	80e4958 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80e4954:	2303      	movs	r3, #3
 80e4956:	e086      	b.n	80e4a66 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80e4958:	4b45      	ldr	r3, [pc, #276]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e495a:	681b      	ldr	r3, [r3, #0]
 80e495c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80e4960:	2b00      	cmp	r3, #0
 80e4962:	d1f0      	bne.n	80e4946 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80e4964:	4b42      	ldr	r3, [pc, #264]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80e4968:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80e496c:	687b      	ldr	r3, [r7, #4]
 80e496e:	681b      	ldr	r3, [r3, #0]
 80e4970:	051b      	lsls	r3, r3, #20
 80e4972:	493f      	ldr	r1, [pc, #252]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4974:	4313      	orrs	r3, r2
 80e4976:	628b      	str	r3, [r1, #40]	; 0x28
 80e4978:	687b      	ldr	r3, [r7, #4]
 80e497a:	685b      	ldr	r3, [r3, #4]
 80e497c:	3b01      	subs	r3, #1
 80e497e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80e4982:	687b      	ldr	r3, [r7, #4]
 80e4984:	689b      	ldr	r3, [r3, #8]
 80e4986:	3b01      	subs	r3, #1
 80e4988:	025b      	lsls	r3, r3, #9
 80e498a:	b29b      	uxth	r3, r3
 80e498c:	431a      	orrs	r2, r3
 80e498e:	687b      	ldr	r3, [r7, #4]
 80e4990:	68db      	ldr	r3, [r3, #12]
 80e4992:	3b01      	subs	r3, #1
 80e4994:	041b      	lsls	r3, r3, #16
 80e4996:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80e499a:	431a      	orrs	r2, r3
 80e499c:	687b      	ldr	r3, [r7, #4]
 80e499e:	691b      	ldr	r3, [r3, #16]
 80e49a0:	3b01      	subs	r3, #1
 80e49a2:	061b      	lsls	r3, r3, #24
 80e49a4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80e49a8:	4931      	ldr	r1, [pc, #196]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49aa:	4313      	orrs	r3, r2
 80e49ac:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80e49ae:	4b30      	ldr	r3, [pc, #192]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e49b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80e49b6:	687b      	ldr	r3, [r7, #4]
 80e49b8:	695b      	ldr	r3, [r3, #20]
 80e49ba:	492d      	ldr	r1, [pc, #180]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49bc:	4313      	orrs	r3, r2
 80e49be:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80e49c0:	4b2b      	ldr	r3, [pc, #172]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e49c4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80e49c8:	687b      	ldr	r3, [r7, #4]
 80e49ca:	699b      	ldr	r3, [r3, #24]
 80e49cc:	4928      	ldr	r1, [pc, #160]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49ce:	4313      	orrs	r3, r2
 80e49d0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80e49d2:	4b27      	ldr	r3, [pc, #156]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e49d6:	4a26      	ldr	r2, [pc, #152]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80e49dc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80e49de:	4b24      	ldr	r3, [pc, #144]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80e49e2:	4b24      	ldr	r3, [pc, #144]	; (80e4a74 <RCCEx_PLL3_Config+0x160>)
 80e49e4:	4013      	ands	r3, r2
 80e49e6:	687a      	ldr	r2, [r7, #4]
 80e49e8:	69d2      	ldr	r2, [r2, #28]
 80e49ea:	00d2      	lsls	r2, r2, #3
 80e49ec:	4920      	ldr	r1, [pc, #128]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49ee:	4313      	orrs	r3, r2
 80e49f0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80e49f2:	4b1f      	ldr	r3, [pc, #124]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e49f6:	4a1e      	ldr	r2, [pc, #120]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e49f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80e49fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80e49fe:	683b      	ldr	r3, [r7, #0]
 80e4a00:	2b00      	cmp	r3, #0
 80e4a02:	d106      	bne.n	80e4a12 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80e4a04:	4b1a      	ldr	r3, [pc, #104]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4a08:	4a19      	ldr	r2, [pc, #100]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80e4a0e:	62d3      	str	r3, [r2, #44]	; 0x2c
 80e4a10:	e00f      	b.n	80e4a32 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80e4a12:	683b      	ldr	r3, [r7, #0]
 80e4a14:	2b01      	cmp	r3, #1
 80e4a16:	d106      	bne.n	80e4a26 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80e4a18:	4b15      	ldr	r3, [pc, #84]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4a1c:	4a14      	ldr	r2, [pc, #80]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a1e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80e4a22:	62d3      	str	r3, [r2, #44]	; 0x2c
 80e4a24:	e005      	b.n	80e4a32 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80e4a26:	4b12      	ldr	r3, [pc, #72]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80e4a2a:	4a11      	ldr	r2, [pc, #68]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80e4a30:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80e4a32:	4b0f      	ldr	r3, [pc, #60]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a34:	681b      	ldr	r3, [r3, #0]
 80e4a36:	4a0e      	ldr	r2, [pc, #56]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80e4a3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80e4a3e:	f7fc fdb7 	bl	80e15b0 <HAL_GetTick>
 80e4a42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80e4a44:	e008      	b.n	80e4a58 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80e4a46:	f7fc fdb3 	bl	80e15b0 <HAL_GetTick>
 80e4a4a:	4602      	mov	r2, r0
 80e4a4c:	68bb      	ldr	r3, [r7, #8]
 80e4a4e:	1ad3      	subs	r3, r2, r3
 80e4a50:	2b02      	cmp	r3, #2
 80e4a52:	d901      	bls.n	80e4a58 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80e4a54:	2303      	movs	r3, #3
 80e4a56:	e006      	b.n	80e4a66 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80e4a58:	4b05      	ldr	r3, [pc, #20]	; (80e4a70 <RCCEx_PLL3_Config+0x15c>)
 80e4a5a:	681b      	ldr	r3, [r3, #0]
 80e4a5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80e4a60:	2b00      	cmp	r3, #0
 80e4a62:	d0f0      	beq.n	80e4a46 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80e4a64:	7bfb      	ldrb	r3, [r7, #15]
}
 80e4a66:	4618      	mov	r0, r3
 80e4a68:	3710      	adds	r7, #16
 80e4a6a:	46bd      	mov	sp, r7
 80e4a6c:	bd80      	pop	{r7, pc}
 80e4a6e:	bf00      	nop
 80e4a70:	58024400 	.word	0x58024400
 80e4a74:	ffff0007 	.word	0xffff0007

080e4a78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80e4a78:	b580      	push	{r7, lr}
 80e4a7a:	b082      	sub	sp, #8
 80e4a7c:	af00      	add	r7, sp, #0
 80e4a7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80e4a80:	687b      	ldr	r3, [r7, #4]
 80e4a82:	2b00      	cmp	r3, #0
 80e4a84:	d101      	bne.n	80e4a8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80e4a86:	2301      	movs	r3, #1
 80e4a88:	e049      	b.n	80e4b1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80e4a8a:	687b      	ldr	r3, [r7, #4]
 80e4a8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80e4a90:	b2db      	uxtb	r3, r3
 80e4a92:	2b00      	cmp	r3, #0
 80e4a94:	d106      	bne.n	80e4aa4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80e4a96:	687b      	ldr	r3, [r7, #4]
 80e4a98:	2200      	movs	r2, #0
 80e4a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80e4a9e:	6878      	ldr	r0, [r7, #4]
 80e4aa0:	f7fc fc0a 	bl	80e12b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80e4aa4:	687b      	ldr	r3, [r7, #4]
 80e4aa6:	2202      	movs	r2, #2
 80e4aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80e4aac:	687b      	ldr	r3, [r7, #4]
 80e4aae:	681a      	ldr	r2, [r3, #0]
 80e4ab0:	687b      	ldr	r3, [r7, #4]
 80e4ab2:	3304      	adds	r3, #4
 80e4ab4:	4619      	mov	r1, r3
 80e4ab6:	4610      	mov	r0, r2
 80e4ab8:	f000 f9ac 	bl	80e4e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80e4abc:	687b      	ldr	r3, [r7, #4]
 80e4abe:	2201      	movs	r2, #1
 80e4ac0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80e4ac4:	687b      	ldr	r3, [r7, #4]
 80e4ac6:	2201      	movs	r2, #1
 80e4ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80e4acc:	687b      	ldr	r3, [r7, #4]
 80e4ace:	2201      	movs	r2, #1
 80e4ad0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80e4ad4:	687b      	ldr	r3, [r7, #4]
 80e4ad6:	2201      	movs	r2, #1
 80e4ad8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80e4adc:	687b      	ldr	r3, [r7, #4]
 80e4ade:	2201      	movs	r2, #1
 80e4ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80e4ae4:	687b      	ldr	r3, [r7, #4]
 80e4ae6:	2201      	movs	r2, #1
 80e4ae8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80e4aec:	687b      	ldr	r3, [r7, #4]
 80e4aee:	2201      	movs	r2, #1
 80e4af0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80e4af4:	687b      	ldr	r3, [r7, #4]
 80e4af6:	2201      	movs	r2, #1
 80e4af8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80e4afc:	687b      	ldr	r3, [r7, #4]
 80e4afe:	2201      	movs	r2, #1
 80e4b00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80e4b04:	687b      	ldr	r3, [r7, #4]
 80e4b06:	2201      	movs	r2, #1
 80e4b08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80e4b0c:	687b      	ldr	r3, [r7, #4]
 80e4b0e:	2201      	movs	r2, #1
 80e4b10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80e4b14:	687b      	ldr	r3, [r7, #4]
 80e4b16:	2201      	movs	r2, #1
 80e4b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80e4b1c:	2300      	movs	r3, #0
}
 80e4b1e:	4618      	mov	r0, r3
 80e4b20:	3708      	adds	r7, #8
 80e4b22:	46bd      	mov	sp, r7
 80e4b24:	bd80      	pop	{r7, pc}
	...

080e4b28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80e4b28:	b480      	push	{r7}
 80e4b2a:	b085      	sub	sp, #20
 80e4b2c:	af00      	add	r7, sp, #0
 80e4b2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80e4b30:	687b      	ldr	r3, [r7, #4]
 80e4b32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80e4b36:	b2db      	uxtb	r3, r3
 80e4b38:	2b01      	cmp	r3, #1
 80e4b3a:	d001      	beq.n	80e4b40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80e4b3c:	2301      	movs	r3, #1
 80e4b3e:	e056      	b.n	80e4bee <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80e4b40:	687b      	ldr	r3, [r7, #4]
 80e4b42:	2202      	movs	r2, #2
 80e4b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80e4b48:	687b      	ldr	r3, [r7, #4]
 80e4b4a:	681b      	ldr	r3, [r3, #0]
 80e4b4c:	4a2b      	ldr	r2, [pc, #172]	; (80e4bfc <HAL_TIM_Base_Start+0xd4>)
 80e4b4e:	4293      	cmp	r3, r2
 80e4b50:	d02c      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4b52:	687b      	ldr	r3, [r7, #4]
 80e4b54:	681b      	ldr	r3, [r3, #0]
 80e4b56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e4b5a:	d027      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4b5c:	687b      	ldr	r3, [r7, #4]
 80e4b5e:	681b      	ldr	r3, [r3, #0]
 80e4b60:	4a27      	ldr	r2, [pc, #156]	; (80e4c00 <HAL_TIM_Base_Start+0xd8>)
 80e4b62:	4293      	cmp	r3, r2
 80e4b64:	d022      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4b66:	687b      	ldr	r3, [r7, #4]
 80e4b68:	681b      	ldr	r3, [r3, #0]
 80e4b6a:	4a26      	ldr	r2, [pc, #152]	; (80e4c04 <HAL_TIM_Base_Start+0xdc>)
 80e4b6c:	4293      	cmp	r3, r2
 80e4b6e:	d01d      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4b70:	687b      	ldr	r3, [r7, #4]
 80e4b72:	681b      	ldr	r3, [r3, #0]
 80e4b74:	4a24      	ldr	r2, [pc, #144]	; (80e4c08 <HAL_TIM_Base_Start+0xe0>)
 80e4b76:	4293      	cmp	r3, r2
 80e4b78:	d018      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4b7a:	687b      	ldr	r3, [r7, #4]
 80e4b7c:	681b      	ldr	r3, [r3, #0]
 80e4b7e:	4a23      	ldr	r2, [pc, #140]	; (80e4c0c <HAL_TIM_Base_Start+0xe4>)
 80e4b80:	4293      	cmp	r3, r2
 80e4b82:	d013      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4b84:	687b      	ldr	r3, [r7, #4]
 80e4b86:	681b      	ldr	r3, [r3, #0]
 80e4b88:	4a21      	ldr	r2, [pc, #132]	; (80e4c10 <HAL_TIM_Base_Start+0xe8>)
 80e4b8a:	4293      	cmp	r3, r2
 80e4b8c:	d00e      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4b8e:	687b      	ldr	r3, [r7, #4]
 80e4b90:	681b      	ldr	r3, [r3, #0]
 80e4b92:	4a20      	ldr	r2, [pc, #128]	; (80e4c14 <HAL_TIM_Base_Start+0xec>)
 80e4b94:	4293      	cmp	r3, r2
 80e4b96:	d009      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4b98:	687b      	ldr	r3, [r7, #4]
 80e4b9a:	681b      	ldr	r3, [r3, #0]
 80e4b9c:	4a1e      	ldr	r2, [pc, #120]	; (80e4c18 <HAL_TIM_Base_Start+0xf0>)
 80e4b9e:	4293      	cmp	r3, r2
 80e4ba0:	d004      	beq.n	80e4bac <HAL_TIM_Base_Start+0x84>
 80e4ba2:	687b      	ldr	r3, [r7, #4]
 80e4ba4:	681b      	ldr	r3, [r3, #0]
 80e4ba6:	4a1d      	ldr	r2, [pc, #116]	; (80e4c1c <HAL_TIM_Base_Start+0xf4>)
 80e4ba8:	4293      	cmp	r3, r2
 80e4baa:	d115      	bne.n	80e4bd8 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80e4bac:	687b      	ldr	r3, [r7, #4]
 80e4bae:	681b      	ldr	r3, [r3, #0]
 80e4bb0:	689a      	ldr	r2, [r3, #8]
 80e4bb2:	4b1b      	ldr	r3, [pc, #108]	; (80e4c20 <HAL_TIM_Base_Start+0xf8>)
 80e4bb4:	4013      	ands	r3, r2
 80e4bb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80e4bb8:	68fb      	ldr	r3, [r7, #12]
 80e4bba:	2b06      	cmp	r3, #6
 80e4bbc:	d015      	beq.n	80e4bea <HAL_TIM_Base_Start+0xc2>
 80e4bbe:	68fb      	ldr	r3, [r7, #12]
 80e4bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80e4bc4:	d011      	beq.n	80e4bea <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 80e4bc6:	687b      	ldr	r3, [r7, #4]
 80e4bc8:	681b      	ldr	r3, [r3, #0]
 80e4bca:	681a      	ldr	r2, [r3, #0]
 80e4bcc:	687b      	ldr	r3, [r7, #4]
 80e4bce:	681b      	ldr	r3, [r3, #0]
 80e4bd0:	f042 0201 	orr.w	r2, r2, #1
 80e4bd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80e4bd6:	e008      	b.n	80e4bea <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80e4bd8:	687b      	ldr	r3, [r7, #4]
 80e4bda:	681b      	ldr	r3, [r3, #0]
 80e4bdc:	681a      	ldr	r2, [r3, #0]
 80e4bde:	687b      	ldr	r3, [r7, #4]
 80e4be0:	681b      	ldr	r3, [r3, #0]
 80e4be2:	f042 0201 	orr.w	r2, r2, #1
 80e4be6:	601a      	str	r2, [r3, #0]
 80e4be8:	e000      	b.n	80e4bec <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80e4bea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80e4bec:	2300      	movs	r3, #0
}
 80e4bee:	4618      	mov	r0, r3
 80e4bf0:	3714      	adds	r7, #20
 80e4bf2:	46bd      	mov	sp, r7
 80e4bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4bf8:	4770      	bx	lr
 80e4bfa:	bf00      	nop
 80e4bfc:	40010000 	.word	0x40010000
 80e4c00:	40000400 	.word	0x40000400
 80e4c04:	40000800 	.word	0x40000800
 80e4c08:	40000c00 	.word	0x40000c00
 80e4c0c:	40010400 	.word	0x40010400
 80e4c10:	40001800 	.word	0x40001800
 80e4c14:	40014000 	.word	0x40014000
 80e4c18:	4000e000 	.word	0x4000e000
 80e4c1c:	4000e400 	.word	0x4000e400
 80e4c20:	00010007 	.word	0x00010007

080e4c24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80e4c24:	b580      	push	{r7, lr}
 80e4c26:	b084      	sub	sp, #16
 80e4c28:	af00      	add	r7, sp, #0
 80e4c2a:	6078      	str	r0, [r7, #4]
 80e4c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80e4c2e:	2300      	movs	r3, #0
 80e4c30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80e4c32:	687b      	ldr	r3, [r7, #4]
 80e4c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80e4c38:	2b01      	cmp	r3, #1
 80e4c3a:	d101      	bne.n	80e4c40 <HAL_TIM_ConfigClockSource+0x1c>
 80e4c3c:	2302      	movs	r3, #2
 80e4c3e:	e0dc      	b.n	80e4dfa <HAL_TIM_ConfigClockSource+0x1d6>
 80e4c40:	687b      	ldr	r3, [r7, #4]
 80e4c42:	2201      	movs	r2, #1
 80e4c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80e4c48:	687b      	ldr	r3, [r7, #4]
 80e4c4a:	2202      	movs	r2, #2
 80e4c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80e4c50:	687b      	ldr	r3, [r7, #4]
 80e4c52:	681b      	ldr	r3, [r3, #0]
 80e4c54:	689b      	ldr	r3, [r3, #8]
 80e4c56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80e4c58:	68ba      	ldr	r2, [r7, #8]
 80e4c5a:	4b6a      	ldr	r3, [pc, #424]	; (80e4e04 <HAL_TIM_ConfigClockSource+0x1e0>)
 80e4c5c:	4013      	ands	r3, r2
 80e4c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80e4c60:	68bb      	ldr	r3, [r7, #8]
 80e4c62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80e4c66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80e4c68:	687b      	ldr	r3, [r7, #4]
 80e4c6a:	681b      	ldr	r3, [r3, #0]
 80e4c6c:	68ba      	ldr	r2, [r7, #8]
 80e4c6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80e4c70:	683b      	ldr	r3, [r7, #0]
 80e4c72:	681b      	ldr	r3, [r3, #0]
 80e4c74:	4a64      	ldr	r2, [pc, #400]	; (80e4e08 <HAL_TIM_ConfigClockSource+0x1e4>)
 80e4c76:	4293      	cmp	r3, r2
 80e4c78:	f000 80a9 	beq.w	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4c7c:	4a62      	ldr	r2, [pc, #392]	; (80e4e08 <HAL_TIM_ConfigClockSource+0x1e4>)
 80e4c7e:	4293      	cmp	r3, r2
 80e4c80:	f200 80ae 	bhi.w	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c84:	4a61      	ldr	r2, [pc, #388]	; (80e4e0c <HAL_TIM_ConfigClockSource+0x1e8>)
 80e4c86:	4293      	cmp	r3, r2
 80e4c88:	f000 80a1 	beq.w	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4c8c:	4a5f      	ldr	r2, [pc, #380]	; (80e4e0c <HAL_TIM_ConfigClockSource+0x1e8>)
 80e4c8e:	4293      	cmp	r3, r2
 80e4c90:	f200 80a6 	bhi.w	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4c94:	4a5e      	ldr	r2, [pc, #376]	; (80e4e10 <HAL_TIM_ConfigClockSource+0x1ec>)
 80e4c96:	4293      	cmp	r3, r2
 80e4c98:	f000 8099 	beq.w	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4c9c:	4a5c      	ldr	r2, [pc, #368]	; (80e4e10 <HAL_TIM_ConfigClockSource+0x1ec>)
 80e4c9e:	4293      	cmp	r3, r2
 80e4ca0:	f200 809e 	bhi.w	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4ca4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80e4ca8:	f000 8091 	beq.w	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4cac:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80e4cb0:	f200 8096 	bhi.w	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4cb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80e4cb8:	f000 8089 	beq.w	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4cbc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80e4cc0:	f200 808e 	bhi.w	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4cc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e4cc8:	d03e      	beq.n	80e4d48 <HAL_TIM_ConfigClockSource+0x124>
 80e4cca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80e4cce:	f200 8087 	bhi.w	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e4cd6:	f000 8086 	beq.w	80e4de6 <HAL_TIM_ConfigClockSource+0x1c2>
 80e4cda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80e4cde:	d87f      	bhi.n	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4ce0:	2b70      	cmp	r3, #112	; 0x70
 80e4ce2:	d01a      	beq.n	80e4d1a <HAL_TIM_ConfigClockSource+0xf6>
 80e4ce4:	2b70      	cmp	r3, #112	; 0x70
 80e4ce6:	d87b      	bhi.n	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4ce8:	2b60      	cmp	r3, #96	; 0x60
 80e4cea:	d050      	beq.n	80e4d8e <HAL_TIM_ConfigClockSource+0x16a>
 80e4cec:	2b60      	cmp	r3, #96	; 0x60
 80e4cee:	d877      	bhi.n	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4cf0:	2b50      	cmp	r3, #80	; 0x50
 80e4cf2:	d03c      	beq.n	80e4d6e <HAL_TIM_ConfigClockSource+0x14a>
 80e4cf4:	2b50      	cmp	r3, #80	; 0x50
 80e4cf6:	d873      	bhi.n	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4cf8:	2b40      	cmp	r3, #64	; 0x40
 80e4cfa:	d058      	beq.n	80e4dae <HAL_TIM_ConfigClockSource+0x18a>
 80e4cfc:	2b40      	cmp	r3, #64	; 0x40
 80e4cfe:	d86f      	bhi.n	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4d00:	2b30      	cmp	r3, #48	; 0x30
 80e4d02:	d064      	beq.n	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4d04:	2b30      	cmp	r3, #48	; 0x30
 80e4d06:	d86b      	bhi.n	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4d08:	2b20      	cmp	r3, #32
 80e4d0a:	d060      	beq.n	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4d0c:	2b20      	cmp	r3, #32
 80e4d0e:	d867      	bhi.n	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
 80e4d10:	2b00      	cmp	r3, #0
 80e4d12:	d05c      	beq.n	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4d14:	2b10      	cmp	r3, #16
 80e4d16:	d05a      	beq.n	80e4dce <HAL_TIM_ConfigClockSource+0x1aa>
 80e4d18:	e062      	b.n	80e4de0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80e4d1a:	687b      	ldr	r3, [r7, #4]
 80e4d1c:	6818      	ldr	r0, [r3, #0]
 80e4d1e:	683b      	ldr	r3, [r7, #0]
 80e4d20:	6899      	ldr	r1, [r3, #8]
 80e4d22:	683b      	ldr	r3, [r7, #0]
 80e4d24:	685a      	ldr	r2, [r3, #4]
 80e4d26:	683b      	ldr	r3, [r7, #0]
 80e4d28:	68db      	ldr	r3, [r3, #12]
 80e4d2a:	f000 f997 	bl	80e505c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80e4d2e:	687b      	ldr	r3, [r7, #4]
 80e4d30:	681b      	ldr	r3, [r3, #0]
 80e4d32:	689b      	ldr	r3, [r3, #8]
 80e4d34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80e4d36:	68bb      	ldr	r3, [r7, #8]
 80e4d38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80e4d3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80e4d3e:	687b      	ldr	r3, [r7, #4]
 80e4d40:	681b      	ldr	r3, [r3, #0]
 80e4d42:	68ba      	ldr	r2, [r7, #8]
 80e4d44:	609a      	str	r2, [r3, #8]
      break;
 80e4d46:	e04f      	b.n	80e4de8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80e4d48:	687b      	ldr	r3, [r7, #4]
 80e4d4a:	6818      	ldr	r0, [r3, #0]
 80e4d4c:	683b      	ldr	r3, [r7, #0]
 80e4d4e:	6899      	ldr	r1, [r3, #8]
 80e4d50:	683b      	ldr	r3, [r7, #0]
 80e4d52:	685a      	ldr	r2, [r3, #4]
 80e4d54:	683b      	ldr	r3, [r7, #0]
 80e4d56:	68db      	ldr	r3, [r3, #12]
 80e4d58:	f000 f980 	bl	80e505c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80e4d5c:	687b      	ldr	r3, [r7, #4]
 80e4d5e:	681b      	ldr	r3, [r3, #0]
 80e4d60:	689a      	ldr	r2, [r3, #8]
 80e4d62:	687b      	ldr	r3, [r7, #4]
 80e4d64:	681b      	ldr	r3, [r3, #0]
 80e4d66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80e4d6a:	609a      	str	r2, [r3, #8]
      break;
 80e4d6c:	e03c      	b.n	80e4de8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80e4d6e:	687b      	ldr	r3, [r7, #4]
 80e4d70:	6818      	ldr	r0, [r3, #0]
 80e4d72:	683b      	ldr	r3, [r7, #0]
 80e4d74:	6859      	ldr	r1, [r3, #4]
 80e4d76:	683b      	ldr	r3, [r7, #0]
 80e4d78:	68db      	ldr	r3, [r3, #12]
 80e4d7a:	461a      	mov	r2, r3
 80e4d7c:	f000 f8f0 	bl	80e4f60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80e4d80:	687b      	ldr	r3, [r7, #4]
 80e4d82:	681b      	ldr	r3, [r3, #0]
 80e4d84:	2150      	movs	r1, #80	; 0x50
 80e4d86:	4618      	mov	r0, r3
 80e4d88:	f000 f94a 	bl	80e5020 <TIM_ITRx_SetConfig>
      break;
 80e4d8c:	e02c      	b.n	80e4de8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80e4d8e:	687b      	ldr	r3, [r7, #4]
 80e4d90:	6818      	ldr	r0, [r3, #0]
 80e4d92:	683b      	ldr	r3, [r7, #0]
 80e4d94:	6859      	ldr	r1, [r3, #4]
 80e4d96:	683b      	ldr	r3, [r7, #0]
 80e4d98:	68db      	ldr	r3, [r3, #12]
 80e4d9a:	461a      	mov	r2, r3
 80e4d9c:	f000 f90f 	bl	80e4fbe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80e4da0:	687b      	ldr	r3, [r7, #4]
 80e4da2:	681b      	ldr	r3, [r3, #0]
 80e4da4:	2160      	movs	r1, #96	; 0x60
 80e4da6:	4618      	mov	r0, r3
 80e4da8:	f000 f93a 	bl	80e5020 <TIM_ITRx_SetConfig>
      break;
 80e4dac:	e01c      	b.n	80e4de8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80e4dae:	687b      	ldr	r3, [r7, #4]
 80e4db0:	6818      	ldr	r0, [r3, #0]
 80e4db2:	683b      	ldr	r3, [r7, #0]
 80e4db4:	6859      	ldr	r1, [r3, #4]
 80e4db6:	683b      	ldr	r3, [r7, #0]
 80e4db8:	68db      	ldr	r3, [r3, #12]
 80e4dba:	461a      	mov	r2, r3
 80e4dbc:	f000 f8d0 	bl	80e4f60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80e4dc0:	687b      	ldr	r3, [r7, #4]
 80e4dc2:	681b      	ldr	r3, [r3, #0]
 80e4dc4:	2140      	movs	r1, #64	; 0x40
 80e4dc6:	4618      	mov	r0, r3
 80e4dc8:	f000 f92a 	bl	80e5020 <TIM_ITRx_SetConfig>
      break;
 80e4dcc:	e00c      	b.n	80e4de8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80e4dce:	687b      	ldr	r3, [r7, #4]
 80e4dd0:	681a      	ldr	r2, [r3, #0]
 80e4dd2:	683b      	ldr	r3, [r7, #0]
 80e4dd4:	681b      	ldr	r3, [r3, #0]
 80e4dd6:	4619      	mov	r1, r3
 80e4dd8:	4610      	mov	r0, r2
 80e4dda:	f000 f921 	bl	80e5020 <TIM_ITRx_SetConfig>
      break;
 80e4dde:	e003      	b.n	80e4de8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80e4de0:	2301      	movs	r3, #1
 80e4de2:	73fb      	strb	r3, [r7, #15]
      break;
 80e4de4:	e000      	b.n	80e4de8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80e4de6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80e4de8:	687b      	ldr	r3, [r7, #4]
 80e4dea:	2201      	movs	r2, #1
 80e4dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80e4df0:	687b      	ldr	r3, [r7, #4]
 80e4df2:	2200      	movs	r2, #0
 80e4df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80e4df8:	7bfb      	ldrb	r3, [r7, #15]
}
 80e4dfa:	4618      	mov	r0, r3
 80e4dfc:	3710      	adds	r7, #16
 80e4dfe:	46bd      	mov	sp, r7
 80e4e00:	bd80      	pop	{r7, pc}
 80e4e02:	bf00      	nop
 80e4e04:	ffceff88 	.word	0xffceff88
 80e4e08:	00100040 	.word	0x00100040
 80e4e0c:	00100030 	.word	0x00100030
 80e4e10:	00100020 	.word	0x00100020

080e4e14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80e4e14:	b480      	push	{r7}
 80e4e16:	b085      	sub	sp, #20
 80e4e18:	af00      	add	r7, sp, #0
 80e4e1a:	6078      	str	r0, [r7, #4]
 80e4e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80e4e1e:	687b      	ldr	r3, [r7, #4]
 80e4e20:	681b      	ldr	r3, [r3, #0]
 80e4e22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80e4e24:	687b      	ldr	r3, [r7, #4]
 80e4e26:	4a44      	ldr	r2, [pc, #272]	; (80e4f38 <TIM_Base_SetConfig+0x124>)
 80e4e28:	4293      	cmp	r3, r2
 80e4e2a:	d013      	beq.n	80e4e54 <TIM_Base_SetConfig+0x40>
 80e4e2c:	687b      	ldr	r3, [r7, #4]
 80e4e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e4e32:	d00f      	beq.n	80e4e54 <TIM_Base_SetConfig+0x40>
 80e4e34:	687b      	ldr	r3, [r7, #4]
 80e4e36:	4a41      	ldr	r2, [pc, #260]	; (80e4f3c <TIM_Base_SetConfig+0x128>)
 80e4e38:	4293      	cmp	r3, r2
 80e4e3a:	d00b      	beq.n	80e4e54 <TIM_Base_SetConfig+0x40>
 80e4e3c:	687b      	ldr	r3, [r7, #4]
 80e4e3e:	4a40      	ldr	r2, [pc, #256]	; (80e4f40 <TIM_Base_SetConfig+0x12c>)
 80e4e40:	4293      	cmp	r3, r2
 80e4e42:	d007      	beq.n	80e4e54 <TIM_Base_SetConfig+0x40>
 80e4e44:	687b      	ldr	r3, [r7, #4]
 80e4e46:	4a3f      	ldr	r2, [pc, #252]	; (80e4f44 <TIM_Base_SetConfig+0x130>)
 80e4e48:	4293      	cmp	r3, r2
 80e4e4a:	d003      	beq.n	80e4e54 <TIM_Base_SetConfig+0x40>
 80e4e4c:	687b      	ldr	r3, [r7, #4]
 80e4e4e:	4a3e      	ldr	r2, [pc, #248]	; (80e4f48 <TIM_Base_SetConfig+0x134>)
 80e4e50:	4293      	cmp	r3, r2
 80e4e52:	d108      	bne.n	80e4e66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80e4e54:	68fb      	ldr	r3, [r7, #12]
 80e4e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80e4e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80e4e5c:	683b      	ldr	r3, [r7, #0]
 80e4e5e:	685b      	ldr	r3, [r3, #4]
 80e4e60:	68fa      	ldr	r2, [r7, #12]
 80e4e62:	4313      	orrs	r3, r2
 80e4e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80e4e66:	687b      	ldr	r3, [r7, #4]
 80e4e68:	4a33      	ldr	r2, [pc, #204]	; (80e4f38 <TIM_Base_SetConfig+0x124>)
 80e4e6a:	4293      	cmp	r3, r2
 80e4e6c:	d027      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4e6e:	687b      	ldr	r3, [r7, #4]
 80e4e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e4e74:	d023      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4e76:	687b      	ldr	r3, [r7, #4]
 80e4e78:	4a30      	ldr	r2, [pc, #192]	; (80e4f3c <TIM_Base_SetConfig+0x128>)
 80e4e7a:	4293      	cmp	r3, r2
 80e4e7c:	d01f      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4e7e:	687b      	ldr	r3, [r7, #4]
 80e4e80:	4a2f      	ldr	r2, [pc, #188]	; (80e4f40 <TIM_Base_SetConfig+0x12c>)
 80e4e82:	4293      	cmp	r3, r2
 80e4e84:	d01b      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4e86:	687b      	ldr	r3, [r7, #4]
 80e4e88:	4a2e      	ldr	r2, [pc, #184]	; (80e4f44 <TIM_Base_SetConfig+0x130>)
 80e4e8a:	4293      	cmp	r3, r2
 80e4e8c:	d017      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4e8e:	687b      	ldr	r3, [r7, #4]
 80e4e90:	4a2d      	ldr	r2, [pc, #180]	; (80e4f48 <TIM_Base_SetConfig+0x134>)
 80e4e92:	4293      	cmp	r3, r2
 80e4e94:	d013      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4e96:	687b      	ldr	r3, [r7, #4]
 80e4e98:	4a2c      	ldr	r2, [pc, #176]	; (80e4f4c <TIM_Base_SetConfig+0x138>)
 80e4e9a:	4293      	cmp	r3, r2
 80e4e9c:	d00f      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4e9e:	687b      	ldr	r3, [r7, #4]
 80e4ea0:	4a2b      	ldr	r2, [pc, #172]	; (80e4f50 <TIM_Base_SetConfig+0x13c>)
 80e4ea2:	4293      	cmp	r3, r2
 80e4ea4:	d00b      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4ea6:	687b      	ldr	r3, [r7, #4]
 80e4ea8:	4a2a      	ldr	r2, [pc, #168]	; (80e4f54 <TIM_Base_SetConfig+0x140>)
 80e4eaa:	4293      	cmp	r3, r2
 80e4eac:	d007      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4eae:	687b      	ldr	r3, [r7, #4]
 80e4eb0:	4a29      	ldr	r2, [pc, #164]	; (80e4f58 <TIM_Base_SetConfig+0x144>)
 80e4eb2:	4293      	cmp	r3, r2
 80e4eb4:	d003      	beq.n	80e4ebe <TIM_Base_SetConfig+0xaa>
 80e4eb6:	687b      	ldr	r3, [r7, #4]
 80e4eb8:	4a28      	ldr	r2, [pc, #160]	; (80e4f5c <TIM_Base_SetConfig+0x148>)
 80e4eba:	4293      	cmp	r3, r2
 80e4ebc:	d108      	bne.n	80e4ed0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80e4ebe:	68fb      	ldr	r3, [r7, #12]
 80e4ec0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80e4ec4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80e4ec6:	683b      	ldr	r3, [r7, #0]
 80e4ec8:	68db      	ldr	r3, [r3, #12]
 80e4eca:	68fa      	ldr	r2, [r7, #12]
 80e4ecc:	4313      	orrs	r3, r2
 80e4ece:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80e4ed0:	68fb      	ldr	r3, [r7, #12]
 80e4ed2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80e4ed6:	683b      	ldr	r3, [r7, #0]
 80e4ed8:	695b      	ldr	r3, [r3, #20]
 80e4eda:	4313      	orrs	r3, r2
 80e4edc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80e4ede:	687b      	ldr	r3, [r7, #4]
 80e4ee0:	68fa      	ldr	r2, [r7, #12]
 80e4ee2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80e4ee4:	683b      	ldr	r3, [r7, #0]
 80e4ee6:	689a      	ldr	r2, [r3, #8]
 80e4ee8:	687b      	ldr	r3, [r7, #4]
 80e4eea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80e4eec:	683b      	ldr	r3, [r7, #0]
 80e4eee:	681a      	ldr	r2, [r3, #0]
 80e4ef0:	687b      	ldr	r3, [r7, #4]
 80e4ef2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80e4ef4:	687b      	ldr	r3, [r7, #4]
 80e4ef6:	4a10      	ldr	r2, [pc, #64]	; (80e4f38 <TIM_Base_SetConfig+0x124>)
 80e4ef8:	4293      	cmp	r3, r2
 80e4efa:	d00f      	beq.n	80e4f1c <TIM_Base_SetConfig+0x108>
 80e4efc:	687b      	ldr	r3, [r7, #4]
 80e4efe:	4a12      	ldr	r2, [pc, #72]	; (80e4f48 <TIM_Base_SetConfig+0x134>)
 80e4f00:	4293      	cmp	r3, r2
 80e4f02:	d00b      	beq.n	80e4f1c <TIM_Base_SetConfig+0x108>
 80e4f04:	687b      	ldr	r3, [r7, #4]
 80e4f06:	4a11      	ldr	r2, [pc, #68]	; (80e4f4c <TIM_Base_SetConfig+0x138>)
 80e4f08:	4293      	cmp	r3, r2
 80e4f0a:	d007      	beq.n	80e4f1c <TIM_Base_SetConfig+0x108>
 80e4f0c:	687b      	ldr	r3, [r7, #4]
 80e4f0e:	4a10      	ldr	r2, [pc, #64]	; (80e4f50 <TIM_Base_SetConfig+0x13c>)
 80e4f10:	4293      	cmp	r3, r2
 80e4f12:	d003      	beq.n	80e4f1c <TIM_Base_SetConfig+0x108>
 80e4f14:	687b      	ldr	r3, [r7, #4]
 80e4f16:	4a0f      	ldr	r2, [pc, #60]	; (80e4f54 <TIM_Base_SetConfig+0x140>)
 80e4f18:	4293      	cmp	r3, r2
 80e4f1a:	d103      	bne.n	80e4f24 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80e4f1c:	683b      	ldr	r3, [r7, #0]
 80e4f1e:	691a      	ldr	r2, [r3, #16]
 80e4f20:	687b      	ldr	r3, [r7, #4]
 80e4f22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80e4f24:	687b      	ldr	r3, [r7, #4]
 80e4f26:	2201      	movs	r2, #1
 80e4f28:	615a      	str	r2, [r3, #20]
}
 80e4f2a:	bf00      	nop
 80e4f2c:	3714      	adds	r7, #20
 80e4f2e:	46bd      	mov	sp, r7
 80e4f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4f34:	4770      	bx	lr
 80e4f36:	bf00      	nop
 80e4f38:	40010000 	.word	0x40010000
 80e4f3c:	40000400 	.word	0x40000400
 80e4f40:	40000800 	.word	0x40000800
 80e4f44:	40000c00 	.word	0x40000c00
 80e4f48:	40010400 	.word	0x40010400
 80e4f4c:	40014000 	.word	0x40014000
 80e4f50:	40014400 	.word	0x40014400
 80e4f54:	40014800 	.word	0x40014800
 80e4f58:	4000e000 	.word	0x4000e000
 80e4f5c:	4000e400 	.word	0x4000e400

080e4f60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80e4f60:	b480      	push	{r7}
 80e4f62:	b087      	sub	sp, #28
 80e4f64:	af00      	add	r7, sp, #0
 80e4f66:	60f8      	str	r0, [r7, #12]
 80e4f68:	60b9      	str	r1, [r7, #8]
 80e4f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80e4f6c:	68fb      	ldr	r3, [r7, #12]
 80e4f6e:	6a1b      	ldr	r3, [r3, #32]
 80e4f70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80e4f72:	68fb      	ldr	r3, [r7, #12]
 80e4f74:	6a1b      	ldr	r3, [r3, #32]
 80e4f76:	f023 0201 	bic.w	r2, r3, #1
 80e4f7a:	68fb      	ldr	r3, [r7, #12]
 80e4f7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80e4f7e:	68fb      	ldr	r3, [r7, #12]
 80e4f80:	699b      	ldr	r3, [r3, #24]
 80e4f82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80e4f84:	693b      	ldr	r3, [r7, #16]
 80e4f86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80e4f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80e4f8c:	687b      	ldr	r3, [r7, #4]
 80e4f8e:	011b      	lsls	r3, r3, #4
 80e4f90:	693a      	ldr	r2, [r7, #16]
 80e4f92:	4313      	orrs	r3, r2
 80e4f94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80e4f96:	697b      	ldr	r3, [r7, #20]
 80e4f98:	f023 030a 	bic.w	r3, r3, #10
 80e4f9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80e4f9e:	697a      	ldr	r2, [r7, #20]
 80e4fa0:	68bb      	ldr	r3, [r7, #8]
 80e4fa2:	4313      	orrs	r3, r2
 80e4fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80e4fa6:	68fb      	ldr	r3, [r7, #12]
 80e4fa8:	693a      	ldr	r2, [r7, #16]
 80e4faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80e4fac:	68fb      	ldr	r3, [r7, #12]
 80e4fae:	697a      	ldr	r2, [r7, #20]
 80e4fb0:	621a      	str	r2, [r3, #32]
}
 80e4fb2:	bf00      	nop
 80e4fb4:	371c      	adds	r7, #28
 80e4fb6:	46bd      	mov	sp, r7
 80e4fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e4fbc:	4770      	bx	lr

080e4fbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80e4fbe:	b480      	push	{r7}
 80e4fc0:	b087      	sub	sp, #28
 80e4fc2:	af00      	add	r7, sp, #0
 80e4fc4:	60f8      	str	r0, [r7, #12]
 80e4fc6:	60b9      	str	r1, [r7, #8]
 80e4fc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80e4fca:	68fb      	ldr	r3, [r7, #12]
 80e4fcc:	6a1b      	ldr	r3, [r3, #32]
 80e4fce:	f023 0210 	bic.w	r2, r3, #16
 80e4fd2:	68fb      	ldr	r3, [r7, #12]
 80e4fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80e4fd6:	68fb      	ldr	r3, [r7, #12]
 80e4fd8:	699b      	ldr	r3, [r3, #24]
 80e4fda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80e4fdc:	68fb      	ldr	r3, [r7, #12]
 80e4fde:	6a1b      	ldr	r3, [r3, #32]
 80e4fe0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80e4fe2:	697b      	ldr	r3, [r7, #20]
 80e4fe4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80e4fe8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80e4fea:	687b      	ldr	r3, [r7, #4]
 80e4fec:	031b      	lsls	r3, r3, #12
 80e4fee:	697a      	ldr	r2, [r7, #20]
 80e4ff0:	4313      	orrs	r3, r2
 80e4ff2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80e4ff4:	693b      	ldr	r3, [r7, #16]
 80e4ff6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80e4ffa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80e4ffc:	68bb      	ldr	r3, [r7, #8]
 80e4ffe:	011b      	lsls	r3, r3, #4
 80e5000:	693a      	ldr	r2, [r7, #16]
 80e5002:	4313      	orrs	r3, r2
 80e5004:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80e5006:	68fb      	ldr	r3, [r7, #12]
 80e5008:	697a      	ldr	r2, [r7, #20]
 80e500a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80e500c:	68fb      	ldr	r3, [r7, #12]
 80e500e:	693a      	ldr	r2, [r7, #16]
 80e5010:	621a      	str	r2, [r3, #32]
}
 80e5012:	bf00      	nop
 80e5014:	371c      	adds	r7, #28
 80e5016:	46bd      	mov	sp, r7
 80e5018:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e501c:	4770      	bx	lr
	...

080e5020 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80e5020:	b480      	push	{r7}
 80e5022:	b085      	sub	sp, #20
 80e5024:	af00      	add	r7, sp, #0
 80e5026:	6078      	str	r0, [r7, #4]
 80e5028:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80e502a:	687b      	ldr	r3, [r7, #4]
 80e502c:	689b      	ldr	r3, [r3, #8]
 80e502e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80e5030:	68fa      	ldr	r2, [r7, #12]
 80e5032:	4b09      	ldr	r3, [pc, #36]	; (80e5058 <TIM_ITRx_SetConfig+0x38>)
 80e5034:	4013      	ands	r3, r2
 80e5036:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80e5038:	683a      	ldr	r2, [r7, #0]
 80e503a:	68fb      	ldr	r3, [r7, #12]
 80e503c:	4313      	orrs	r3, r2
 80e503e:	f043 0307 	orr.w	r3, r3, #7
 80e5042:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80e5044:	687b      	ldr	r3, [r7, #4]
 80e5046:	68fa      	ldr	r2, [r7, #12]
 80e5048:	609a      	str	r2, [r3, #8]
}
 80e504a:	bf00      	nop
 80e504c:	3714      	adds	r7, #20
 80e504e:	46bd      	mov	sp, r7
 80e5050:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e5054:	4770      	bx	lr
 80e5056:	bf00      	nop
 80e5058:	ffcfff8f 	.word	0xffcfff8f

080e505c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80e505c:	b480      	push	{r7}
 80e505e:	b087      	sub	sp, #28
 80e5060:	af00      	add	r7, sp, #0
 80e5062:	60f8      	str	r0, [r7, #12]
 80e5064:	60b9      	str	r1, [r7, #8]
 80e5066:	607a      	str	r2, [r7, #4]
 80e5068:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80e506a:	68fb      	ldr	r3, [r7, #12]
 80e506c:	689b      	ldr	r3, [r3, #8]
 80e506e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80e5070:	697b      	ldr	r3, [r7, #20]
 80e5072:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80e5076:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80e5078:	683b      	ldr	r3, [r7, #0]
 80e507a:	021a      	lsls	r2, r3, #8
 80e507c:	687b      	ldr	r3, [r7, #4]
 80e507e:	431a      	orrs	r2, r3
 80e5080:	68bb      	ldr	r3, [r7, #8]
 80e5082:	4313      	orrs	r3, r2
 80e5084:	697a      	ldr	r2, [r7, #20]
 80e5086:	4313      	orrs	r3, r2
 80e5088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80e508a:	68fb      	ldr	r3, [r7, #12]
 80e508c:	697a      	ldr	r2, [r7, #20]
 80e508e:	609a      	str	r2, [r3, #8]
}
 80e5090:	bf00      	nop
 80e5092:	371c      	adds	r7, #28
 80e5094:	46bd      	mov	sp, r7
 80e5096:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e509a:	4770      	bx	lr

080e509c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80e509c:	b480      	push	{r7}
 80e509e:	b085      	sub	sp, #20
 80e50a0:	af00      	add	r7, sp, #0
 80e50a2:	6078      	str	r0, [r7, #4]
 80e50a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80e50a6:	687b      	ldr	r3, [r7, #4]
 80e50a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80e50ac:	2b01      	cmp	r3, #1
 80e50ae:	d101      	bne.n	80e50b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80e50b0:	2302      	movs	r3, #2
 80e50b2:	e077      	b.n	80e51a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80e50b4:	687b      	ldr	r3, [r7, #4]
 80e50b6:	2201      	movs	r2, #1
 80e50b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80e50bc:	687b      	ldr	r3, [r7, #4]
 80e50be:	2202      	movs	r2, #2
 80e50c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80e50c4:	687b      	ldr	r3, [r7, #4]
 80e50c6:	681b      	ldr	r3, [r3, #0]
 80e50c8:	685b      	ldr	r3, [r3, #4]
 80e50ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80e50cc:	687b      	ldr	r3, [r7, #4]
 80e50ce:	681b      	ldr	r3, [r3, #0]
 80e50d0:	689b      	ldr	r3, [r3, #8]
 80e50d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80e50d4:	687b      	ldr	r3, [r7, #4]
 80e50d6:	681b      	ldr	r3, [r3, #0]
 80e50d8:	4a35      	ldr	r2, [pc, #212]	; (80e51b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80e50da:	4293      	cmp	r3, r2
 80e50dc:	d004      	beq.n	80e50e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80e50de:	687b      	ldr	r3, [r7, #4]
 80e50e0:	681b      	ldr	r3, [r3, #0]
 80e50e2:	4a34      	ldr	r2, [pc, #208]	; (80e51b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80e50e4:	4293      	cmp	r3, r2
 80e50e6:	d108      	bne.n	80e50fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80e50e8:	68fb      	ldr	r3, [r7, #12]
 80e50ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80e50ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80e50f0:	683b      	ldr	r3, [r7, #0]
 80e50f2:	685b      	ldr	r3, [r3, #4]
 80e50f4:	68fa      	ldr	r2, [r7, #12]
 80e50f6:	4313      	orrs	r3, r2
 80e50f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80e50fa:	68fb      	ldr	r3, [r7, #12]
 80e50fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80e5100:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80e5102:	683b      	ldr	r3, [r7, #0]
 80e5104:	681b      	ldr	r3, [r3, #0]
 80e5106:	68fa      	ldr	r2, [r7, #12]
 80e5108:	4313      	orrs	r3, r2
 80e510a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80e510c:	687b      	ldr	r3, [r7, #4]
 80e510e:	681b      	ldr	r3, [r3, #0]
 80e5110:	68fa      	ldr	r2, [r7, #12]
 80e5112:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80e5114:	687b      	ldr	r3, [r7, #4]
 80e5116:	681b      	ldr	r3, [r3, #0]
 80e5118:	4a25      	ldr	r2, [pc, #148]	; (80e51b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80e511a:	4293      	cmp	r3, r2
 80e511c:	d02c      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e511e:	687b      	ldr	r3, [r7, #4]
 80e5120:	681b      	ldr	r3, [r3, #0]
 80e5122:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80e5126:	d027      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5128:	687b      	ldr	r3, [r7, #4]
 80e512a:	681b      	ldr	r3, [r3, #0]
 80e512c:	4a22      	ldr	r2, [pc, #136]	; (80e51b8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80e512e:	4293      	cmp	r3, r2
 80e5130:	d022      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5132:	687b      	ldr	r3, [r7, #4]
 80e5134:	681b      	ldr	r3, [r3, #0]
 80e5136:	4a21      	ldr	r2, [pc, #132]	; (80e51bc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80e5138:	4293      	cmp	r3, r2
 80e513a:	d01d      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e513c:	687b      	ldr	r3, [r7, #4]
 80e513e:	681b      	ldr	r3, [r3, #0]
 80e5140:	4a1f      	ldr	r2, [pc, #124]	; (80e51c0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80e5142:	4293      	cmp	r3, r2
 80e5144:	d018      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5146:	687b      	ldr	r3, [r7, #4]
 80e5148:	681b      	ldr	r3, [r3, #0]
 80e514a:	4a1a      	ldr	r2, [pc, #104]	; (80e51b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80e514c:	4293      	cmp	r3, r2
 80e514e:	d013      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5150:	687b      	ldr	r3, [r7, #4]
 80e5152:	681b      	ldr	r3, [r3, #0]
 80e5154:	4a1b      	ldr	r2, [pc, #108]	; (80e51c4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80e5156:	4293      	cmp	r3, r2
 80e5158:	d00e      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e515a:	687b      	ldr	r3, [r7, #4]
 80e515c:	681b      	ldr	r3, [r3, #0]
 80e515e:	4a1a      	ldr	r2, [pc, #104]	; (80e51c8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80e5160:	4293      	cmp	r3, r2
 80e5162:	d009      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e5164:	687b      	ldr	r3, [r7, #4]
 80e5166:	681b      	ldr	r3, [r3, #0]
 80e5168:	4a18      	ldr	r2, [pc, #96]	; (80e51cc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80e516a:	4293      	cmp	r3, r2
 80e516c:	d004      	beq.n	80e5178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80e516e:	687b      	ldr	r3, [r7, #4]
 80e5170:	681b      	ldr	r3, [r3, #0]
 80e5172:	4a17      	ldr	r2, [pc, #92]	; (80e51d0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80e5174:	4293      	cmp	r3, r2
 80e5176:	d10c      	bne.n	80e5192 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80e5178:	68bb      	ldr	r3, [r7, #8]
 80e517a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80e517e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80e5180:	683b      	ldr	r3, [r7, #0]
 80e5182:	689b      	ldr	r3, [r3, #8]
 80e5184:	68ba      	ldr	r2, [r7, #8]
 80e5186:	4313      	orrs	r3, r2
 80e5188:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80e518a:	687b      	ldr	r3, [r7, #4]
 80e518c:	681b      	ldr	r3, [r3, #0]
 80e518e:	68ba      	ldr	r2, [r7, #8]
 80e5190:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80e5192:	687b      	ldr	r3, [r7, #4]
 80e5194:	2201      	movs	r2, #1
 80e5196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80e519a:	687b      	ldr	r3, [r7, #4]
 80e519c:	2200      	movs	r2, #0
 80e519e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80e51a2:	2300      	movs	r3, #0
}
 80e51a4:	4618      	mov	r0, r3
 80e51a6:	3714      	adds	r7, #20
 80e51a8:	46bd      	mov	sp, r7
 80e51aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80e51ae:	4770      	bx	lr
 80e51b0:	40010000 	.word	0x40010000
 80e51b4:	40010400 	.word	0x40010400
 80e51b8:	40000400 	.word	0x40000400
 80e51bc:	40000800 	.word	0x40000800
 80e51c0:	40000c00 	.word	0x40000c00
 80e51c4:	40001800 	.word	0x40001800
 80e51c8:	40014000 	.word	0x40014000
 80e51cc:	4000e000 	.word	0x4000e000
 80e51d0:	4000e400 	.word	0x4000e400

080e51d4 <__libc_init_array>:
 80e51d4:	b570      	push	{r4, r5, r6, lr}
 80e51d6:	4d0d      	ldr	r5, [pc, #52]	; (80e520c <__libc_init_array+0x38>)
 80e51d8:	4c0d      	ldr	r4, [pc, #52]	; (80e5210 <__libc_init_array+0x3c>)
 80e51da:	1b64      	subs	r4, r4, r5
 80e51dc:	10a4      	asrs	r4, r4, #2
 80e51de:	2600      	movs	r6, #0
 80e51e0:	42a6      	cmp	r6, r4
 80e51e2:	d109      	bne.n	80e51f8 <__libc_init_array+0x24>
 80e51e4:	4d0b      	ldr	r5, [pc, #44]	; (80e5214 <__libc_init_array+0x40>)
 80e51e6:	4c0c      	ldr	r4, [pc, #48]	; (80e5218 <__libc_init_array+0x44>)
 80e51e8:	f000 f82e 	bl	80e5248 <_init>
 80e51ec:	1b64      	subs	r4, r4, r5
 80e51ee:	10a4      	asrs	r4, r4, #2
 80e51f0:	2600      	movs	r6, #0
 80e51f2:	42a6      	cmp	r6, r4
 80e51f4:	d105      	bne.n	80e5202 <__libc_init_array+0x2e>
 80e51f6:	bd70      	pop	{r4, r5, r6, pc}
 80e51f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80e51fc:	4798      	blx	r3
 80e51fe:	3601      	adds	r6, #1
 80e5200:	e7ee      	b.n	80e51e0 <__libc_init_array+0xc>
 80e5202:	f855 3b04 	ldr.w	r3, [r5], #4
 80e5206:	4798      	blx	r3
 80e5208:	3601      	adds	r6, #1
 80e520a:	e7f2      	b.n	80e51f2 <__libc_init_array+0x1e>
 80e520c:	080e52cc 	.word	0x080e52cc
 80e5210:	080e52cc 	.word	0x080e52cc
 80e5214:	080e52cc 	.word	0x080e52cc
 80e5218:	080e52d0 	.word	0x080e52d0

080e521c <memcpy>:
 80e521c:	440a      	add	r2, r1
 80e521e:	4291      	cmp	r1, r2
 80e5220:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80e5224:	d100      	bne.n	80e5228 <memcpy+0xc>
 80e5226:	4770      	bx	lr
 80e5228:	b510      	push	{r4, lr}
 80e522a:	f811 4b01 	ldrb.w	r4, [r1], #1
 80e522e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80e5232:	4291      	cmp	r1, r2
 80e5234:	d1f9      	bne.n	80e522a <memcpy+0xe>
 80e5236:	bd10      	pop	{r4, pc}

080e5238 <memset>:
 80e5238:	4402      	add	r2, r0
 80e523a:	4603      	mov	r3, r0
 80e523c:	4293      	cmp	r3, r2
 80e523e:	d100      	bne.n	80e5242 <memset+0xa>
 80e5240:	4770      	bx	lr
 80e5242:	f803 1b01 	strb.w	r1, [r3], #1
 80e5246:	e7f9      	b.n	80e523c <memset+0x4>

080e5248 <_init>:
 80e5248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80e524a:	bf00      	nop
 80e524c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80e524e:	bc08      	pop	{r3}
 80e5250:	469e      	mov	lr, r3
 80e5252:	4770      	bx	lr

080e5254 <_fini>:
 80e5254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80e5256:	bf00      	nop
 80e5258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80e525a:	bc08      	pop	{r3}
 80e525c:	469e      	mov	lr, r3
 80e525e:	4770      	bx	lr
