SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
actions:
- get-integer: null
- define: null
build-type: option
copyrights:
- Copyright (C) 2022 embedded brains GmbH & Co. KG
default:
- enabled-by:
  - aarch64/a53_ilp32_qemu
  - aarch64/a53_lp64_qemu
  - aarch64/a72_ilp32_qemu
  - aarch64/a72_lp64_qemu
  - aarch64/raspberrypi4b
  - aarch64/xilinx_versal_aiedge
  - aarch64/xilinx_versal_qemu
  - aarch64/xilinx_versal_vck190
  - aarch64/xilinx_zynqmp_ilp32_qemu
  - aarch64/xilinx_zynqmp_ilp32_zu3eg
  - aarch64/xilinx_zynqmp_lp64_cfc400x
  - aarch64/xilinx_zynqmp_lp64_qemu
  - aarch64/xilinx_zynqmp_lp64_zu3eg
  value: null
- enabled-by: true
  value: 0x00000001
description: |
  Defines the initial value of the ICC_IGRPEN0 register of the ARM GIC CPU
  Interface.  The value is optional.  If it is not defined, then the register
  is not initialized.
enabled-by: true
format: '{:#010x}'
links: []
name: BSP_ARM_GIC_ICC_IGRPEN0
type: build
