# Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_top_sdram.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ipcore_dir/PLL_base50mhz_25mhz.v 
# -- Compiling module PLL_base50mhz_25mhz
# 
# Top level modules:
# 	PLL_base50mhz_25mhz
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/prj/ip/AS_FIFO_w2048x8_r1024x16.v 
# -- Compiling module AS_FIFO_w2048x8_r1024x16
# 
# Top level modules:
# 	AS_FIFO_w2048x8_r1024x16
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ipcore_dir/AS_FIFO_w2048x16_r4096x8.v 
# -- Compiling module AS_FIFO_w2048x16_r4096x8
# 
# Top level modules:
# 	AS_FIFO_w2048x16_r4096x8
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/rtl/vga_ctl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/rtl/SDRAM_WR.v 
# -- Compiling module SDRAM_WR
# 
# Top level modules:
# 	SDRAM_WR
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/rtl/SDRAM_RD.v 
# -- Compiling module SDRAM_RD
# 
# Top level modules:
# 	SDRAM_RD
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/rtl/SDRAM_INIT.v 
# -- Compiling module SDRAM_INIT
# 
# Top level modules:
# 	SDRAM_INIT
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/rtl/SDRAM_ARF.v 
# -- Compiling module SDRAM_ARF
# 
# Top level modules:
# 	SDRAM_ARF
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/rtl/SDRAM_CTRL_TOP.v 
# -- Compiling module SDRAM_CTRL_TOP
# 
# Top level modules:
# 	SDRAM_CTRL_TOP
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/rtl/rx_teach.v 
# -- Compiling module rx_teach
# 
# Top level modules:
# 	rx_teach
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/rtl/SDRAM_top.v 
# -- Compiling module SDRAM_top
# 
# Top level modules:
# 	SDRAM_top
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../sim/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# ** Warning: ../../sim/sdram_model_plus.v(837): (vlog-2576) [BSOB] - Bit-select into 'Dqm' is out of bounds.
# ** Warning: ../../sim/sdram_model_plus.v(838): (vlog-2576) [BSOB] - Bit-select into 'Dqm' is out of bounds.
# 
# Top level modules:
# 	sdram_model_plus
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 ../../../SDRAM_TOP/sim_rd/tb_top_sdram.v 
# -- Compiling module tb_top_sdram
# 
# Top level modules:
# 	tb_top_sdram
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:51:36 on Oct 23,2023
# vlog -reportprogress 300 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:51:36 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.tb_top_sdram glbl 
# Start time: 15:51:37 on Oct 23,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_top_sdram(fast)
# Loading work.SDRAM_top(fast)
# Loading work.SDRAM_CTRL_TOP(fast)
# Loading work.SDRAM_INIT(fast)
# Loading work.SDRAM_ARF(fast)
# Loading work.SDRAM_WR(fast)
# Loading work.AS_FIFO_w2048x8_r1024x16(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V9_3(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V9_3_CONV_VER(fast)
# Loading xilinxcorelib_ver.fifo_generator_v9_3_bhv_ver_as(fast)
# Loading xilinxcorelib_ver.fifo_generator_v9_3_sync_stage(fast)
# Loading xilinxcorelib_ver.fifo_generator_v9_3_sync_stage(fast__1)
# Loading xilinxcorelib_ver.fifo_generator_v9_3_bhv_ver_preload0(fast)
# Loading work.SDRAM_RD(fast)
# Loading work.AS_FIFO_w2048x16_r4096x8(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V9_3(fast__1)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V9_3_CONV_VER(fast__1)
# Loading xilinxcorelib_ver.fifo_generator_v9_3_bhv_ver_as(fast__1)
# Loading xilinxcorelib_ver.fifo_generator_v9_3_sync_stage(fast__2)
# Loading xilinxcorelib_ver.fifo_generator_v9_3_bhv_ver_preload0(fast__1)
# Loading work.vga_ctrl(fast)
# Loading work.rx_teach(fast)
# Loading work.PLL_base50mhz_25mhz(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.DCM_SP(fast)
# Loading unisims_ver.dcm_sp_clock_divide_by_2(fast)
# Loading unisims_ver.dcm_sp_maximum_period_check(fast)
# Loading unisims_ver.dcm_sp_maximum_period_check(fast__1)
# Loading unisims_ver.dcm_sp_clock_lost(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.sdram_model_plus(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../SDRAM_TOP/rtl/SDRAM_top.v(36): [PCDPC] - Port size (8) does not match connection size (1) for port 'FIFO_WR_data'. The port definition is at: ../../../SDRAM_TOP/rtl/SDRAM_CTRL_TOP.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_sdram/INST0_SDRAM_top/INST0_SDRAM_CTRL_TOP File: ../../../SDRAM_TOP/rtl/SDRAM_CTRL_TOP.v
# ** Warning: (vsim-3015) ../../../SDRAM_TOP/rtl/SDRAM_top.v(60): [PCDPC] - Port size (8) does not match connection size (1) for port 'data_receive'. The port definition is at: ../../../SDRAM_TOP/rtl/rx_teach.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_sdram/INST0_SDRAM_top/rx_teach_inst0 File: ../../../SDRAM_TOP/rtl/rx_teach.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: LAPTOP-H1858A6E  ProcessID: 20692
#           Attempting to use alternate WLF file "./wlfttqqwvj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttqqwvj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# End time: 15:51:56 on Oct 23,2023, Elapsed time: 0:00:19
# Errors: 0, Warnings: 4
