-- **************************    
-- INSTITUTION: Hephy Vienna
-- LOGIC CORE: GTL-module condition chip logic
-- VHDL-LIBRARY: $(vhdl_path)
-- MODULE NAME: $(vhdl_file_name)
-- GTL SETUP NAME: $(gtl_setup_name)
-- VERSION: $(version)
-- DESIGNER: $(designer_name)
-- DATE: $(designer_date)
-- REMARKS: $(designer_comments)
-- CALO INPUTS FOR CONDITION CHIP 1:
$(connected_channels_1)
-- CALO INPUTS FOR CONDITION CHIP 1:
$(connected_channels_2)
-- **************************    
