// Seed: 1729954662
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri id_4;
  input wire id_3;
  output wire id_2;
  inout tri0 id_1;
  wire id_5;
  assign id_4 = !id_1 == id_4;
  wire [1 : 1] id_6;
  assign id_1 = id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd53
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  output wire _id_2;
  input wire _id_1;
  logic [id_1 : id_2] id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4
  );
  assign id_4 = 1;
  wire id_5;
  always @(1) release id_5;
endmodule
