0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-3/2-3.sim/sim_1/behav/xsim/glbl.v,1696640881,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-3/Adders_t.v,1696640881,verilog,,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-3/Lab2_Adders.v,Adders_t,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-3/Lab2_Adders.v,1696640881,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-3/Adders_t.v,,AND;Full_Adder;Half_Adder;Majority;OR;XOR,,,,,,,,
