TimeQuest Timing Analyzer report for vgalab3
Tue Aug 23 12:58:28 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'p1|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'p1|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'p1|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'p1|altpll_component|pll|clk[2]'
 17. Slow Model Recovery: 'p1|altpll_component|pll|clk[0]'
 18. Slow Model Recovery: 'p1|altpll_component|pll|clk[2]'
 19. Slow Model Removal: 'p1|altpll_component|pll|clk[2]'
 20. Slow Model Removal: 'p1|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'CLOCK_27'
 24. Slow Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[0]'
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'p1|altpll_component|pll|clk[2]'
 36. Fast Model Setup: 'p1|altpll_component|pll|clk[0]'
 37. Fast Model Hold: 'CLOCK_50'
 38. Fast Model Hold: 'p1|altpll_component|pll|clk[0]'
 39. Fast Model Hold: 'p1|altpll_component|pll|clk[2]'
 40. Fast Model Recovery: 'p1|altpll_component|pll|clk[0]'
 41. Fast Model Recovery: 'p1|altpll_component|pll|clk[2]'
 42. Fast Model Removal: 'p1|altpll_component|pll|clk[2]'
 43. Fast Model Removal: 'p1|altpll_component|pll|clk[0]'
 44. Fast Model Minimum Pulse Width: 'CLOCK_50'
 45. Fast Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[2]'
 46. Fast Model Minimum Pulse Width: 'CLOCK_27'
 47. Fast Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[0]'
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Multicorner Timing Analysis Summary
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Progagation Delay
 56. Minimum Progagation Delay
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vgalab3                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; Clock Name                     ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                           ; Targets                            ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; CLOCK_27                       ; Base      ; 37.037 ; 27.0 MHz   ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { CLOCK_27 }                       ;
; CLOCK_50                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { CLOCK_50 }                       ;
; p1|altpll_component|pll|clk[0] ; Generated ; 39.682 ; 25.2 MHz   ; 0.000  ; 19.841 ; 50.00      ; 15        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27 ; p1|altpll_component|pll|inclk[0] ; { p1|altpll_component|pll|clk[0] } ;
; p1|altpll_component|pll|clk[2] ; Generated ; 39.682 ; 25.2 MHz   ; -9.920 ; 9.921  ; 50.00      ; 15        ; 14          ; -90.0 ;        ;           ;            ; false    ; CLOCK_27 ; p1|altpll_component|pll|inclk[0] ; { p1|altpll_component|pll|clk[2] } ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------+
; Slow Model Fmax Summary                                              ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 78.41 MHz  ; 78.41 MHz       ; p1|altpll_component|pll|clk[2] ;      ;
; 271.3 MHz  ; 271.3 MHz       ; CLOCK_50                       ;      ;
; 280.27 MHz ; 280.27 MHz      ; p1|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -2.686 ; -49.563       ;
; p1|altpll_component|pll|clk[2] ; 18.853 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 36.114 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; CLOCK_50                       ; 0.391 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.516 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow Model Recovery Summary                             ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[0] ; -4.264 ; -93.718       ;
; p1|altpll_component|pll|clk[2] ; -3.708 ; -29.664       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Removal Summary                             ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 3.480 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 4.027 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.380 ; -22.380       ;
; p1|altpll_component|pll|clk[2] ; 17.714 ; 0.000         ;
; CLOCK_27                       ; 18.518 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 18.841 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -2.686 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.722      ;
; -2.686 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.722      ;
; -2.686 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.722      ;
; -2.686 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.722      ;
; -2.686 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.722      ;
; -2.686 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.722      ;
; -2.686 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.722      ;
; -2.654 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.690      ;
; -2.654 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.690      ;
; -2.654 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.690      ;
; -2.654 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.690      ;
; -2.654 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.690      ;
; -2.654 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.690      ;
; -2.654 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.690      ;
; -2.586 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.615      ;
; -2.586 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.615      ;
; -2.586 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.615      ;
; -2.586 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.615      ;
; -2.586 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.615      ;
; -2.586 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.615      ;
; -2.586 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.615      ;
; -2.584 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.620      ;
; -2.584 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.620      ;
; -2.584 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.620      ;
; -2.584 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.620      ;
; -2.584 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.620      ;
; -2.584 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.620      ;
; -2.584 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.620      ;
; -2.554 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.590      ;
; -2.554 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.590      ;
; -2.554 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.590      ;
; -2.554 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.590      ;
; -2.554 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.590      ;
; -2.554 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.590      ;
; -2.554 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.590      ;
; -2.548 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.584      ;
; -2.548 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.584      ;
; -2.548 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.584      ;
; -2.548 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.584      ;
; -2.548 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.584      ;
; -2.548 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.584      ;
; -2.548 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.584      ;
; -2.440 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.476      ;
; -2.417 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.453      ;
; -2.417 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.453      ;
; -2.417 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.453      ;
; -2.417 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.453      ;
; -2.417 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.453      ;
; -2.417 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.453      ;
; -2.417 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.453      ;
; -2.385 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.414      ;
; -2.385 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.414      ;
; -2.385 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.414      ;
; -2.385 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.414      ;
; -2.385 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.414      ;
; -2.385 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.414      ;
; -2.385 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.414      ;
; -2.383 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.412      ;
; -2.383 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.412      ;
; -2.383 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.412      ;
; -2.383 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.412      ;
; -2.383 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.412      ;
; -2.383 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.412      ;
; -2.383 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.412      ;
; -2.354 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.383      ;
; -2.354 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.383      ;
; -2.354 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.383      ;
; -2.354 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.383      ;
; -2.354 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.383      ;
; -2.354 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.383      ;
; -2.354 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.383      ;
; -2.289 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.325      ;
; -2.289 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.325      ;
; -2.289 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.325      ;
; -2.289 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.325      ;
; -2.289 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.325      ;
; -2.289 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.325      ;
; -2.289 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.325      ;
; -2.239 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.268      ;
; -2.239 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.268      ;
; -2.239 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.268      ;
; -2.239 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.268      ;
; -2.239 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.268      ;
; -2.239 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.268      ;
; -2.239 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.268      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
; -2.223 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.266      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.853 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.944     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 18.859 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.938     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.033 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.764     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.050 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.737     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.056 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.731     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.075 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.706     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.081 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.054      ; 10.700     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.148 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.649     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.230 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.060      ; 10.557     ;
; 19.245 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.070      ; 10.552     ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'p1|altpll_component|pll|clk[0]'                                                                                                                  ;
+--------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.114 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.605      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.322 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.397      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.392 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.327      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.394 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.325      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.411 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.307      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.434 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.285      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.466 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.253      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.494 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.225      ;
; 36.650 ; vga_sync:u1|h_count[3] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.068      ;
; 36.658 ; vga_sync:u1|v_count[1] ; vga_sync:u1|VGA_V_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.001     ; 3.059      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.677 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.001      ; 3.042      ;
; 36.689 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.029      ;
; 36.689 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.029      ;
; 36.689 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.029      ;
; 36.689 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.029      ;
; 36.689 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.029      ;
; 36.689 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.029      ;
; 36.689 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.029      ;
; 36.689 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 3.029      ;
+--------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                     ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.796 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.803 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.814 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.830 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.838 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.978 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.244      ;
; 1.008 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 1.179 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
; 1.186 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.452      ;
; 1.188 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.197 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.197 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.224 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.226 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.492      ;
; 1.227 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.493      ;
; 1.231 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.499      ;
; 1.250 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.516      ;
; 1.257 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.259 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.525      ;
; 1.259 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.525      ;
; 1.268 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.534      ;
; 1.268 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.534      ;
; 1.273 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.539      ;
; 1.290 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.556      ;
; 1.297 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.563      ;
; 1.298 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.564      ;
; 1.302 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.303 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.569      ;
; 1.307 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.573      ;
; 1.321 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.587      ;
; 1.328 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.594      ;
; 1.330 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.596      ;
; 1.339 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.605      ;
; 1.339 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.605      ;
; 1.344 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.610      ;
; 1.361 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.627      ;
; 1.368 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.634      ;
; 1.369 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.635      ;
; 1.373 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.639      ;
; 1.378 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.644      ;
; 1.392 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.658      ;
; 1.392 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.658      ;
; 1.399 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.665      ;
; 1.401 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.667      ;
; 1.410 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.676      ;
; 1.415 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.681      ;
; 1.439 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.705      ;
; 1.444 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.710      ;
; 1.449 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.715      ;
; 1.462 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.728      ;
; 1.463 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.729      ;
; 1.463 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.729      ;
; 1.470 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.736      ;
; 1.481 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.747      ;
; 1.486 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.752      ;
; 1.498 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.764      ;
; 1.510 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.776      ;
; 1.520 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.786      ;
; 1.533 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.799      ;
; 1.534 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.800      ;
; 1.540 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.813      ;
; 1.541 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.807      ;
; 1.557 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.823      ;
; 1.569 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.835      ;
; 1.591 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.857      ;
; 1.603 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.869      ;
; 1.604 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.877      ;
; 1.605 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.871      ;
; 1.611 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.884      ;
; 1.628 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.894      ;
; 1.640 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.906      ;
; 1.642 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.915      ;
; 1.650 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.923      ;
; 1.662 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.928      ;
; 1.674 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.940      ;
; 1.675 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.934      ;
; 1.675 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.948      ;
; 1.682 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.955      ;
; 1.682 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.955      ;
; 1.700 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.966      ;
; 1.711 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.977      ;
; 1.713 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.986      ;
; 1.721 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.994      ;
; 1.746 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 2.019      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'p1|altpll_component|pll|clk[0]'                                                                                                                  ;
+-------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; vga_sync:u1|VGA_V_SYNC ; vga_sync:u1|VGA_V_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.540 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.542 ; vga_sync:u1|h_count[9] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.550 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.694 ; vga_sync:u1|h_count[7] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.960      ;
; 0.809 ; vga_sync:u1|h_count[2] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.822 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.823 ; vga_sync:u1|v_count[8] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.825 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.826 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.830 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.835 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; vga_sync:u1|h_count[1] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.845 ; vga_sync:u1|v_count[0] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.855 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.121      ;
; 0.863 ; vga_sync:u1|h_count[7] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.129      ;
; 0.865 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.131      ;
; 0.866 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.866 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; vga_sync:u1|v_count[6] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.982 ; vga_sync:u1|h_count[6] ; vga_sync:u1|VGA_V_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.248      ;
; 0.992 ; vga_sync:u1|v_count[1] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.258      ;
; 1.028 ; vga_sync:u1|v_count[7] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.043 ; vga_sync:u1|h_count[8] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.045 ; vga_sync:u1|h_count[8] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.311      ;
; 1.120 ; vga_sync:u1|h_count[5] ; vga_sync:u1|VGA_V_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.386      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.202 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.205 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.206 ; vga_sync:u1|v_count[8] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.208 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.209 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.213 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.221 ; vga_sync:u1|h_count[1] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.223 ; vga_sync:u1|h_count[4] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.231 ; vga_sync:u1|v_count[0] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.497      ;
; 1.241 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.507      ;
; 1.249 ; vga_sync:u1|h_count[7] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.251 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.517      ;
; 1.252 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.252 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.253 ; vga_sync:u1|v_count[6] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.276 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.542      ;
; 1.279 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.280 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.546      ;
; 1.284 ; vga_sync:u1|h_count[2] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.550      ;
; 1.284 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.550      ;
; 1.292 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.312 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.578      ;
; 1.320 ; vga_sync:u1|h_count[7] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.322 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.588      ;
; 1.323 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.589      ;
; 1.323 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.589      ;
; 1.324 ; vga_sync:u1|v_count[6] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.590      ;
; 1.347 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.613      ;
; 1.350 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.616      ;
; 1.351 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.355 ; vga_sync:u1|h_count[2] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.621      ;
; 1.355 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.621      ;
; 1.368 ; vga_sync:u1|h_count[5] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.634      ;
; 1.380 ; vga_sync:u1|h_count[1] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.383 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.649      ;
; 1.390 ; vga_sync:u1|v_count[0] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.393 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.659      ;
; 1.394 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.660      ;
; 1.394 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.660      ;
; 1.395 ; vga_sync:u1|v_count[6] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.661      ;
; 1.414 ; vga_sync:u1|v_count[7] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.680      ;
; 1.418 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.684      ;
; 1.421 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.687      ;
; 1.422 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.688      ;
; 1.426 ; vga_sync:u1|h_count[2] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.692      ;
; 1.429 ; vga_sync:u1|h_count[8] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.695      ;
; 1.451 ; vga_sync:u1|h_count[1] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.454 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.720      ;
; 1.461 ; vga_sync:u1|v_count[0] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.464 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.465 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
; 1.465 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
; 1.467 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.733      ;
; 1.467 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.733      ;
; 1.467 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.733      ;
+-------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.516 ; VGA_OSD_RAM:display|ADDR_d[0]                                                                                                                              ; VGA_OSD_RAM:display|ADDR_dd[0]                                                                                                                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[1]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[1]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.522 ; VGA_OSD_RAM:display|ADDR_dd[2]                                                                                                                             ; VGA_OSD_RAM:display|oRed[9]                                                                                                                           ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.532 ; VGA_OSD_RAM:display|ADDR_d[2]                                                                                                                              ; VGA_OSD_RAM:display|ADDR_dd[2]                                                                                                                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.798      ;
; 0.649 ; VGA_OSD_RAM:display|ADDR_d[1]                                                                                                                              ; VGA_OSD_RAM:display|ADDR_dd[1]                                                                                                                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.915      ;
; 0.674 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[0]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[0]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.940      ;
; 0.697 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[2]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[2]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.965      ;
; 1.196 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[4]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[4]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.458      ;
; 1.336 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[6]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[6]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.597      ;
; 1.337 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[5]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[5]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.599      ;
; 1.344 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[3]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[3]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.606      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 3.103      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'p1|altpll_component|pll|clk[0]'                                                                                            ;
+--------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|VGA_H_SYNC ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.264 ; Reset_Delay:r0|oRESET ; vga_sync:u1|VGA_V_SYNC ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.867      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
; -4.255 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.859      ;
+--------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                    ;
+--------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -3.708 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -2.435     ; 1.311      ;
; -3.708 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -2.435     ; 1.311      ;
; -3.708 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -2.435     ; 1.311      ;
; -3.708 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -2.435     ; 1.311      ;
; -3.708 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -2.435     ; 1.311      ;
; -3.708 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -2.435     ; 1.311      ;
; -3.708 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|oRed[9]    ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -2.435     ; 1.311      ;
; -3.708 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|oBlue[9]   ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -2.435     ; 1.311      ;
+--------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                    ;
+-------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.480 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.435     ; 1.311      ;
; 3.480 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.435     ; 1.311      ;
; 3.480 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.435     ; 1.311      ;
; 3.480 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.435     ; 1.311      ;
; 3.480 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.435     ; 1.311      ;
; 3.480 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.435     ; 1.311      ;
; 3.480 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|oRed[9]    ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.435     ; 1.311      ;
; 3.480 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|oBlue[9]   ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.435     ; 1.311      ;
+-------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'p1|altpll_component|pll|clk[0]'                                                                                            ;
+-------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.027 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.859      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|VGA_H_SYNC ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
; 4.036 ; Reset_Delay:r0|oRESET ; vga_sync:u1|VGA_V_SYNC ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.867      ;
+-------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|oRESET|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|oRESET|clk             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0                     ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0                     ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT1       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT1       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT2       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT2       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT3       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT3       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT4       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT4       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT5       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT5       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT6       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT6       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT7       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT7       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a1                     ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a1                     ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10                    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10                    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT1      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT1      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT2      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT2      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT3      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT3      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT4      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT4      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT5      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT5      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT6      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT6      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT7      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT7      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg0 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg0 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg1 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg1 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg2 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg2 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg3 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg3 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg4 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg4 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg5 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg5 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg6 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg6 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg7 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg7 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg8 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg8 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11                    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11                    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT1      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT1      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT2      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT2      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT3      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT3      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT4      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT4      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT5      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT5      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT6      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT6      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT7      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT7      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg0 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg0 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg1 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg1 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg2 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg2 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg3 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg3 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg4 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg4 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg5 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg5 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg6 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg6 ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[0]'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|VGA_H_SYNC                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|VGA_H_SYNC                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|VGA_V_SYNC                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|VGA_V_SYNC                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[0]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[0]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[1]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[1]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[2]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[2]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[3]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[3]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[4]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[4]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[5]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[5]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[6]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[6]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[7]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[7]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[8]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[8]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[9]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[9]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[0]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[0]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[1]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[1]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[2]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[2]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[3]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[3]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[4]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[4]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[5]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[5]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[6]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[6]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[7]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[7]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[8]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[8]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[9]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[9]                     ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; p1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; p1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; p1|altpll_component|_clk0~clkctrl|outclk   ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; p1|altpll_component|_clk0~clkctrl|outclk   ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|VGA_H_SYNC|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|VGA_H_SYNC|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|VGA_V_SYNC|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|VGA_V_SYNC|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[0]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[0]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[1]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[1]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[2]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[2]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[3]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[3]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[4]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[4]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[5]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[5]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[6]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[6]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[7]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[7]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[8]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[8]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[9]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[9]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[0]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[0]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[1]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[1]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[2]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[2]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[3]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[3]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[4]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[4]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[5]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[5]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[6]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[6]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[7]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[7]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[8]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[8]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[9]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[9]|clk                          ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; VGA_B[*]  ; CLOCK_27   ; 7.672  ; 7.672  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 7.672  ; 7.672  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 7.672  ; 7.672  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 7.398  ; 7.398  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 7.388  ; 7.388  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 7.465  ; 7.465  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 7.455  ; 7.455  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 7.435  ; 7.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 7.435  ; 7.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 7.128  ; 7.128  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 7.117  ; 7.117  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 7.764  ; 7.764  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 7.862  ; 7.862  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 7.862  ; 7.862  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 7.862  ; 7.862  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 7.852  ; 7.852  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 7.852  ; 7.852  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 7.856  ; 7.856  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 7.856  ; 7.856  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 7.816  ; 7.816  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 7.836  ; 7.836  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 7.682  ; 7.682  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 7.682  ; 7.682  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 5.566  ; 5.566  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 7.880  ; 7.880  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 7.880  ; 7.880  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 7.860  ; 7.860  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 7.860  ; 7.860  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 7.865  ; 7.865  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 7.865  ; 7.865  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 7.875  ; 7.875  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 7.853  ; 7.853  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 7.863  ; 7.863  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 7.843  ; 7.843  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 7.843  ; 7.843  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 6.840  ; 6.840  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; -3.226 ; -3.226 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[0] ; CLOCK_27   ; -3.226 ; -3.226 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[1] ; CLOCK_27   ; -3.226 ; -3.226 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[2] ; CLOCK_27   ; -3.500 ; -3.500 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[3] ; CLOCK_27   ; -3.510 ; -3.510 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[4] ; CLOCK_27   ; -3.433 ; -3.433 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[5] ; CLOCK_27   ; -3.443 ; -3.443 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[6] ; CLOCK_27   ; -3.463 ; -3.463 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[7] ; CLOCK_27   ; -3.463 ; -3.463 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[8] ; CLOCK_27   ; -3.770 ; -3.770 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[9] ; CLOCK_27   ; -3.773 ; -3.773 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_G[*]  ; CLOCK_27   ; -3.036 ; -3.036 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[0] ; CLOCK_27   ; -3.036 ; -3.036 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[1] ; CLOCK_27   ; -3.036 ; -3.036 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[2] ; CLOCK_27   ; -3.046 ; -3.046 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[3] ; CLOCK_27   ; -3.046 ; -3.046 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[4] ; CLOCK_27   ; -3.042 ; -3.042 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[5] ; CLOCK_27   ; -3.042 ; -3.042 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[6] ; CLOCK_27   ; -3.082 ; -3.082 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[7] ; CLOCK_27   ; -3.062 ; -3.062 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[8] ; CLOCK_27   ; -3.216 ; -3.216 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[9] ; CLOCK_27   ; -3.216 ; -3.216 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_R[*]  ; CLOCK_27   ; -3.018 ; -3.018 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[0] ; CLOCK_27   ; -3.018 ; -3.018 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[1] ; CLOCK_27   ; -3.038 ; -3.038 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[2] ; CLOCK_27   ; -3.038 ; -3.038 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[3] ; CLOCK_27   ; -3.033 ; -3.033 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[4] ; CLOCK_27   ; -3.033 ; -3.033 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[5] ; CLOCK_27   ; -3.023 ; -3.023 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[6] ; CLOCK_27   ; -3.045 ; -3.045 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[7] ; CLOCK_27   ; -3.035 ; -3.035 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[8] ; CLOCK_27   ; -3.055 ; -3.055 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[9] ; CLOCK_27   ; -3.055 ; -3.055 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; VGA_B[*]  ; CLOCK_27   ; 6.671  ; 6.671  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 7.226  ; 7.226  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 7.226  ; 7.226  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 6.952  ; 6.952  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 6.942  ; 6.942  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 7.019  ; 7.019  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 7.009  ; 7.009  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 6.989  ; 6.989  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 6.989  ; 6.989  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 6.682  ; 6.682  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 6.671  ; 6.671  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 6.137  ; 6.137  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 7.236  ; 7.236  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 7.416  ; 7.416  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 7.416  ; 7.416  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 7.406  ; 7.406  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 7.406  ; 7.406  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 7.410  ; 7.410  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 7.410  ; 7.410  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 7.370  ; 7.370  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 7.390  ; 7.390  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 7.236  ; 7.236  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 7.236  ; 7.236  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 5.566  ; 5.566  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 7.397  ; 7.397  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 7.434  ; 7.434  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 7.414  ; 7.414  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 7.414  ; 7.414  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 7.419  ; 7.419  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 7.419  ; 7.419  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 7.429  ; 7.429  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 7.407  ; 7.407  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 7.417  ; 7.417  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 7.397  ; 7.397  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 7.397  ; 7.397  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 6.840  ; 6.840  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; -3.773 ; -3.773 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[0] ; CLOCK_27   ; -3.226 ; -3.226 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[1] ; CLOCK_27   ; -3.226 ; -3.226 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[2] ; CLOCK_27   ; -3.500 ; -3.500 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[3] ; CLOCK_27   ; -3.510 ; -3.510 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[4] ; CLOCK_27   ; -3.433 ; -3.433 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[5] ; CLOCK_27   ; -3.443 ; -3.443 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[6] ; CLOCK_27   ; -3.463 ; -3.463 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[7] ; CLOCK_27   ; -3.463 ; -3.463 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[8] ; CLOCK_27   ; -3.770 ; -3.770 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[9] ; CLOCK_27   ; -3.773 ; -3.773 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_G[*]  ; CLOCK_27   ; -3.216 ; -3.216 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[0] ; CLOCK_27   ; -3.036 ; -3.036 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[1] ; CLOCK_27   ; -3.036 ; -3.036 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[2] ; CLOCK_27   ; -3.046 ; -3.046 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[3] ; CLOCK_27   ; -3.046 ; -3.046 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[4] ; CLOCK_27   ; -3.042 ; -3.042 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[5] ; CLOCK_27   ; -3.042 ; -3.042 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[6] ; CLOCK_27   ; -3.082 ; -3.082 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[7] ; CLOCK_27   ; -3.062 ; -3.062 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[8] ; CLOCK_27   ; -3.216 ; -3.216 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[9] ; CLOCK_27   ; -3.216 ; -3.216 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_R[*]  ; CLOCK_27   ; -3.055 ; -3.055 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[0] ; CLOCK_27   ; -3.018 ; -3.018 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[1] ; CLOCK_27   ; -3.038 ; -3.038 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[2] ; CLOCK_27   ; -3.038 ; -3.038 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[3] ; CLOCK_27   ; -3.033 ; -3.033 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[4] ; CLOCK_27   ; -3.033 ; -3.033 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[5] ; CLOCK_27   ; -3.023 ; -3.023 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[6] ; CLOCK_27   ; -3.045 ; -3.045 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[7] ; CLOCK_27   ; -3.035 ; -3.035 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[8] ; CLOCK_27   ; -3.055 ; -3.055 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[9] ; CLOCK_27   ; -3.055 ; -3.055 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.611 ;    ;    ; 5.611 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 5.869 ;    ;    ; 5.869 ;
; SW[10]     ; LEDR[10]    ; 5.681 ;    ;    ; 5.681 ;
; SW[11]     ; LEDR[11]    ; 5.771 ;    ;    ; 5.771 ;
; SW[12]     ; LEDR[12]    ; 5.696 ;    ;    ; 5.696 ;
; SW[13]     ; LEDR[13]    ; 9.602 ;    ;    ; 9.602 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.404 ;    ;    ; 9.404 ;
; SW[16]     ; LEDR[16]    ; 9.770 ;    ;    ; 9.770 ;
; SW[17]     ; LEDR[17]    ; 9.593 ;    ;    ; 9.593 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.611 ;    ;    ; 5.611 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 5.869 ;    ;    ; 5.869 ;
; SW[10]     ; LEDR[10]    ; 5.681 ;    ;    ; 5.681 ;
; SW[11]     ; LEDR[11]    ; 5.771 ;    ;    ; 5.771 ;
; SW[12]     ; LEDR[12]    ; 5.696 ;    ;    ; 5.696 ;
; SW[13]     ; LEDR[13]    ; 9.602 ;    ;    ; 9.602 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.404 ;    ;    ; 9.404 ;
; SW[16]     ; LEDR[16]    ; 9.770 ;    ;    ; 9.770 ;
; SW[17]     ; LEDR[17]    ; 9.593 ;    ;    ; 9.593 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -0.769 ; -12.954       ;
; p1|altpll_component|pll|clk[2] ; 24.635 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 37.989 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; CLOCK_50                       ; 0.215 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.238 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast Model Recovery Summary                             ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[0] ; -2.615 ; -57.500       ;
; p1|altpll_component|pll|clk[2] ; -2.354 ; -18.832       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Removal Summary                             ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 2.236 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 2.494 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.380 ; -22.380       ;
; p1|altpll_component|pll|clk[2] ; 17.714 ; 0.000         ;
; CLOCK_27                       ; 18.518 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 18.841 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.769 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.801      ;
; -0.769 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.801      ;
; -0.769 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.801      ;
; -0.769 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.801      ;
; -0.769 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.801      ;
; -0.769 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.801      ;
; -0.769 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.801      ;
; -0.756 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.788      ;
; -0.720 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.752      ;
; -0.720 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.752      ;
; -0.714 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.740      ;
; -0.714 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.740      ;
; -0.714 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.740      ;
; -0.714 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.740      ;
; -0.714 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.740      ;
; -0.714 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.740      ;
; -0.714 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.740      ;
; -0.702 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.734      ;
; -0.702 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.734      ;
; -0.702 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.734      ;
; -0.702 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.734      ;
; -0.702 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.734      ;
; -0.702 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.734      ;
; -0.702 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.734      ;
; -0.684 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.716      ;
; -0.684 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.716      ;
; -0.684 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.716      ;
; -0.684 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.716      ;
; -0.684 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.716      ;
; -0.684 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.716      ;
; -0.684 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.716      ;
; -0.641 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.641 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.673      ;
; -0.628 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.654      ;
; -0.628 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.654      ;
; -0.628 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.654      ;
; -0.628 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.654      ;
; -0.628 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.654      ;
; -0.628 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.654      ;
; -0.628 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.654      ;
; -0.627 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.653      ;
; -0.627 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.653      ;
; -0.627 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.653      ;
; -0.627 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.653      ;
; -0.627 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.653      ;
; -0.627 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.653      ;
; -0.627 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.653      ;
; -0.615 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.641      ;
; -0.615 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.641      ;
; -0.615 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.641      ;
; -0.615 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.641      ;
; -0.615 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.641      ;
; -0.615 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.641      ;
; -0.615 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.641      ;
; -0.568 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.594      ;
; -0.568 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.594      ;
; -0.568 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.594      ;
; -0.568 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.594      ;
; -0.568 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.594      ;
; -0.568 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.594      ;
; -0.568 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.594      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.564 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 1.602      ;
; -0.553 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.585      ;
; -0.553 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.585      ;
; -0.553 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.585      ;
; -0.553 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.585      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.635 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.202      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.664 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.173      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.726 ; vga_sync:u1|v_count[1] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.111      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.738 ; vga_sync:u1|v_count[2] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.099      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.798 ; vga_sync:u1|v_count[4] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 5.039      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.843 ; vga_sync:u1|v_count[5] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.994      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.847 ; vga_sync:u1|v_count[8] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.990      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.870 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.954      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.878 ; vga_sync:u1|v_count[0] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.950      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.884 ; vga_sync:u1|v_count[6] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a66~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.076      ; 4.953      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg7 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg6 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg5 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg4 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg3 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg2 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg1 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.899 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a43~porta_address_reg0 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.063      ; 4.925      ;
; 24.907 ; vga_sync:u1|v_count[3] ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a42~porta_address_reg8 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 29.762       ; 0.067      ; 4.921      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'p1|altpll_component|pll|clk[0]'                                                                                                                  ;
+--------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 37.989 ; vga_sync:u1|h_count[3] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.723      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.075 ; vga_sync:u1|h_count[7] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.637      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.113 ; vga_sync:u1|h_count[8] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.599      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.115 ; vga_sync:u1|h_count[0] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.597      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.131 ; vga_sync:u1|h_count[2] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.581      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.152 ; vga_sync:u1|h_count[4] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.560      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.153 ; vga_sync:u1|h_count[1] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.559      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.160 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.554      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.252 ; vga_sync:u1|h_count[9] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; -0.002     ; 1.460      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
; 38.286 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 39.682       ; 0.000      ; 1.428      ;
+--------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                     ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.357 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.437 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.589      ;
; 0.448 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.495 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.505 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.514 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.518 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.530 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.540 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.549 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.561 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.713      ;
; 0.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.717      ;
; 0.568 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.575 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.727      ;
; 0.575 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.727      ;
; 0.575 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.727      ;
; 0.584 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.736      ;
; 0.585 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.737      ;
; 0.586 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.738      ;
; 0.588 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.740      ;
; 0.596 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.748      ;
; 0.598 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.752      ;
; 0.603 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.755      ;
; 0.605 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.757      ;
; 0.610 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.762      ;
; 0.612 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.619 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.771      ;
; 0.621 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.773      ;
; 0.623 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.775      ;
; 0.633 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.635 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.638 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.645 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.647 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.647 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.654 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.656 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.668 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.820      ;
; 0.669 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.670 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.673 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.682 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.834      ;
; 0.686 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.844      ;
; 0.691 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.843      ;
; 0.703 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.855      ;
; 0.704 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.856      ;
; 0.704 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.862      ;
; 0.705 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.857      ;
; 0.717 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.869      ;
; 0.721 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.879      ;
; 0.726 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.884      ;
; 0.736 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.894      ;
; 0.738 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.884      ;
; 0.738 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.890      ;
; 0.739 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.891      ;
; 0.739 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.897      ;
; 0.752 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.756 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.914      ;
; 0.756 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.914      ;
; 0.759 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.761 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.919      ;
; 0.767 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.771 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.929      ;
; 0.774 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'p1|altpll_component|pll|clk[0]'                                                                                                                  ;
+-------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; vga_sync:u1|VGA_V_SYNC ; vga_sync:u1|VGA_V_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.249 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.253 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.272 ; vga_sync:u1|h_count[9] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.424      ;
; 0.313 ; vga_sync:u1|h_count[7] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.465      ;
; 0.363 ; vga_sync:u1|h_count[2] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.369 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_sync:u1|h_count[1] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; vga_sync:u1|v_count[8] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; vga_sync:u1|v_count[0] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.381 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.386 ; vga_sync:u1|h_count[7] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; vga_sync:u1|v_count[6] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.440 ; vga_sync:u1|h_count[6] ; vga_sync:u1|VGA_V_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.449 ; vga_sync:u1|v_count[1] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.461 ; vga_sync:u1|v_count[7] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.613      ;
; 0.468 ; vga_sync:u1|h_count[8] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.620      ;
; 0.471 ; vga_sync:u1|h_count[8] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.623      ;
; 0.508 ; vga_sync:u1|v_count[8] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; vga_sync:u1|h_count[1] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.516 ; vga_sync:u1|v_count[0] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.521 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; vga_sync:u1|h_count[5] ; vga_sync:u1|VGA_V_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.526 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.526 ; vga_sync:u1|h_count[7] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; vga_sync:u1|v_count[6] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.541 ; vga_sync:u1|h_count[4] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.693      ;
; 0.543 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.556 ; vga_sync:u1|h_count[2] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.556 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.561 ; vga_sync:u1|h_count[7] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.561 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.563 ; vga_sync:u1|v_count[6] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.563 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.563 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.578 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.581 ; vga_sync:u1|h_count[6] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.591 ; vga_sync:u1|h_count[2] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.591 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.596 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.598 ; vga_sync:u1|v_count[6] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.599 ; vga_sync:u1|h_count[5] ; vga_sync:u1|VGA_H_SYNC ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; vga_sync:u1|h_count[9] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; vga_sync:u1|v_count[7] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; vga_sync:u1|h_count[1] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[0] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[1] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|v_count[9] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; vga_sync:u1|h_count[8] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.610 ; vga_sync:u1|v_count[0] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.613 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.765      ;
; 0.614 ; vga_sync:u1|v_count[3] ; vga_sync:u1|v_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; vga_sync:u1|v_count[5] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.767      ;
; 0.626 ; vga_sync:u1|h_count[2] ; vga_sync:u1|h_count[5] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.626 ; vga_sync:u1|h_count[3] ; vga_sync:u1|h_count[7] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.631 ; vga_sync:u1|v_count[2] ; vga_sync:u1|v_count[6] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.633 ; vga_sync:u1|v_count[4] ; vga_sync:u1|v_count[8] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.633 ; vga_sync:u1|h_count[5] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.636 ; vga_sync:u1|v_count[7] ; vga_sync:u1|v_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; vga_sync:u1|h_count[1] ; vga_sync:u1|h_count[4] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.638 ; vga_sync:u1|h_count[0] ; vga_sync:u1|h_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.643 ; vga_sync:u1|v_count[1] ; vga_sync:u1|v_count[2] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; vga_sync:u1|v_count[0] ; vga_sync:u1|v_count[3] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.648 ; vga_sync:u1|h_count[4] ; vga_sync:u1|h_count[9] ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
+-------+------------------------+------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.238 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[1]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[1]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; VGA_OSD_RAM:display|ADDR_dd[2]                                                                                                                             ; VGA_OSD_RAM:display|oRed[9]                                                                                                                           ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.257 ; VGA_OSD_RAM:display|ADDR_d[0]                                                                                                                              ; VGA_OSD_RAM:display|ADDR_dd[0]                                                                                                                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.268 ; VGA_OSD_RAM:display|ADDR_d[2]                                                                                                                              ; VGA_OSD_RAM:display|ADDR_dd[2]                                                                                                                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.420      ;
; 0.286 ; VGA_OSD_RAM:display|ADDR_d[1]                                                                                                                              ; VGA_OSD_RAM:display|ADDR_dd[1]                                                                                                                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.438      ;
; 0.317 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[2]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[2]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.471      ;
; 0.333 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[0]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[0]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.485      ;
; 0.550 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[4]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[4]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 0.697      ;
; 0.637 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[5]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[5]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 0.784      ;
; 0.638 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[6]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[6]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.784      ;
; 0.643 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|address_reg_a[3]                 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[3]        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 0.790      ;
; 1.668 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|out_address_reg_a[6]             ; VGA_OSD_RAM:display|oRed[9]                                                                                                                           ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 1.815      ;
; 1.766 ; VGA_OSD_RAM:display|ADDR_dd[0]                                                                                                                             ; VGA_OSD_RAM:display|oRed[9]                                                                                                                           ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.918      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT5 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT4 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT3 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT2 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~PORTADATAOUT1 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a49               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg6 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg7 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg8 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT7 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg0 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg1 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg2 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg3 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg4 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~porta_address_reg5 ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a50~PORTADATAOUT6 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 1.960      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'p1|altpll_component|pll|clk[0]'                                                                                            ;
+--------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|VGA_H_SYNC ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.615 ; Reset_Delay:r0|oRESET ; vga_sync:u1|VGA_V_SYNC ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.645     ; 1.004      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
; -2.612 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.647     ; 0.999      ;
+--------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                    ;
+--------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -2.354 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -1.646     ; 0.742      ;
; -2.354 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -1.646     ; 0.742      ;
; -2.354 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -1.646     ; 0.742      ;
; -2.354 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -1.646     ; 0.742      ;
; -2.354 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -1.646     ; 0.742      ;
; -2.354 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -1.646     ; 0.742      ;
; -2.354 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|oRed[9]    ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -1.646     ; 0.742      ;
; -2.354 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|oBlue[9]   ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.002        ; -1.646     ; 0.742      ;
+--------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                    ;
+-------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 2.236 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.646     ; 0.742      ;
; 2.236 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.646     ; 0.742      ;
; 2.236 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.646     ; 0.742      ;
; 2.236 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.646     ; 0.742      ;
; 2.236 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_d[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.646     ; 0.742      ;
; 2.236 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|ADDR_dd[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.646     ; 0.742      ;
; 2.236 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|oRed[9]    ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.646     ; 0.742      ;
; 2.236 ; Reset_Delay:r0|oRESET ; VGA_OSD_RAM:display|oBlue[9]   ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.646     ; 0.742      ;
+-------+-----------------------+--------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'p1|altpll_component|pll|clk[0]'                                                                                            ;
+-------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.494 ; Reset_Delay:r0|oRESET ; vga_sync:u1|v_count[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.647     ; 0.999      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[0] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[1] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[2] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[3] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[4] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[5] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[6] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[8] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|h_count[7] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|VGA_H_SYNC ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
; 2.497 ; Reset_Delay:r0|oRESET ; vga_sync:u1|VGA_V_SYNC ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.645     ; 1.004      ;
+-------+-----------------------+------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|oRESET|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|oRESET|clk             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0                     ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0                     ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT1       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT1       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT2       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT2       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT3       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT3       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT4       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT4       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT5       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT5       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT6       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT6       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT7       ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~PORTADATAOUT7       ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a1                     ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a1                     ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10                    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10                    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT1      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT1      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT2      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT2      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT3      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT3      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT4      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT4      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT5      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT5      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT6      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT6      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT7      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~PORTADATAOUT7      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg0 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg0 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg1 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg1 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg2 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg2 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg3 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg3 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg4 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg4 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg5 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg5 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg6 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg6 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg7 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg7 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg8 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a10~porta_address_reg8 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11                    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11                    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT1      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT1      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT2      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT2      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT3      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT3      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT4      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT4      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT5      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT5      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT6      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT6      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT7      ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~PORTADATAOUT7      ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg0 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg0 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg1 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg1 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg2 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg2 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg3 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg3 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg4 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg4 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg5 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg5 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg6 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[2] ; Rise       ; VGA_OSD_RAM:display|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_10r1:auto_generated|altsyncram_br22:altsyncram1|ram_block2a11~porta_address_reg6 ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[0]'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|VGA_H_SYNC                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|VGA_H_SYNC                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|VGA_V_SYNC                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|VGA_V_SYNC                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[0]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[0]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[1]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[1]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[2]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[2]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[3]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[3]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[4]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[4]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[5]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[5]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[6]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[6]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[7]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[7]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[8]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[8]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[9]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|h_count[9]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[0]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[0]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[1]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[1]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[2]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[2]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[3]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[3]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[4]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[4]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[5]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[5]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[6]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[6]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[7]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[7]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[8]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[8]                     ;
; 18.841 ; 19.841       ; 1.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[9]                     ;
; 18.841 ; 19.841       ; 1.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_sync:u1|v_count[9]                     ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; p1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; p1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; p1|altpll_component|_clk0~clkctrl|outclk   ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; p1|altpll_component|_clk0~clkctrl|outclk   ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|VGA_H_SYNC|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|VGA_H_SYNC|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|VGA_V_SYNC|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|VGA_V_SYNC|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[0]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[0]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[1]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[1]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[2]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[2]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[3]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[3]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[4]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[4]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[5]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[5]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[6]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[6]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[7]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[7]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[8]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[8]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[9]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|h_count[9]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[0]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[0]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[1]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[1]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[2]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[2]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[3]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[3]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[4]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[4]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[5]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[5]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[6]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[6]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[7]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[7]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[8]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[8]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[9]|clk                          ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; u1|v_count[9]|clk                          ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; VGA_B[*]  ; CLOCK_27   ; 3.694  ; 3.694  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 3.694  ; 3.694  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 3.694  ; 3.694  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 3.559  ; 3.559  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 3.549  ; 3.549  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 3.624  ; 3.624  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 3.614  ; 3.614  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 3.594  ; 3.594  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 3.594  ; 3.594  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 3.435  ; 3.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 3.426  ; 3.426  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 3.852  ; 3.852  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 3.800  ; 3.800  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 3.800  ; 3.800  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 3.803  ; 3.803  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 3.803  ; 3.803  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 3.763  ; 3.763  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 3.783  ; 3.783  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 3.704  ; 3.704  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 3.704  ; 3.704  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 2.829  ; 2.829  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 3.827  ; 3.827  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 3.827  ; 3.827  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 3.807  ; 3.807  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 3.807  ; 3.807  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 3.812  ; 3.812  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 3.812  ; 3.812  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 3.822  ; 3.822  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 3.800  ; 3.800  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 3.790  ; 3.790  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 3.790  ; 3.790  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 3.441  ; 3.441  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; -6.641 ; -6.641 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[0] ; CLOCK_27   ; -6.641 ; -6.641 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[1] ; CLOCK_27   ; -6.641 ; -6.641 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[2] ; CLOCK_27   ; -6.776 ; -6.776 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[3] ; CLOCK_27   ; -6.786 ; -6.786 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[4] ; CLOCK_27   ; -6.711 ; -6.711 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[5] ; CLOCK_27   ; -6.721 ; -6.721 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[6] ; CLOCK_27   ; -6.741 ; -6.741 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[7] ; CLOCK_27   ; -6.741 ; -6.741 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[8] ; CLOCK_27   ; -6.900 ; -6.900 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[9] ; CLOCK_27   ; -6.903 ; -6.903 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_G[*]  ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[0] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[1] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[2] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[3] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[4] ; CLOCK_27   ; -6.532 ; -6.532 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[5] ; CLOCK_27   ; -6.532 ; -6.532 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[6] ; CLOCK_27   ; -6.572 ; -6.572 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[7] ; CLOCK_27   ; -6.552 ; -6.552 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[8] ; CLOCK_27   ; -6.631 ; -6.631 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[9] ; CLOCK_27   ; -6.631 ; -6.631 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_R[*]  ; CLOCK_27   ; -6.508 ; -6.508 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[0] ; CLOCK_27   ; -6.508 ; -6.508 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[1] ; CLOCK_27   ; -6.528 ; -6.528 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[2] ; CLOCK_27   ; -6.528 ; -6.528 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[3] ; CLOCK_27   ; -6.523 ; -6.523 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[4] ; CLOCK_27   ; -6.523 ; -6.523 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[5] ; CLOCK_27   ; -6.513 ; -6.513 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[6] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[7] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[8] ; CLOCK_27   ; -6.545 ; -6.545 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[9] ; CLOCK_27   ; -6.545 ; -6.545 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; VGA_B[*]  ; CLOCK_27   ; 3.216  ; 3.216  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 3.484  ; 3.484  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 3.484  ; 3.484  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 3.349  ; 3.349  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 3.339  ; 3.339  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 3.414  ; 3.414  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 3.404  ; 3.404  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 3.384  ; 3.384  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 3.384  ; 3.384  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 3.225  ; 3.225  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 3.216  ; 3.216  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 3.061  ; 3.061  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 3.494  ; 3.494  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 3.600  ; 3.600  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 3.600  ; 3.600  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 3.590  ; 3.590  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 3.590  ; 3.590  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 3.593  ; 3.593  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 3.593  ; 3.593  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 3.553  ; 3.553  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 3.573  ; 3.573  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 3.494  ; 3.494  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 3.494  ; 3.494  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 2.829  ; 2.829  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 3.580  ; 3.580  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 3.617  ; 3.617  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 3.597  ; 3.597  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 3.597  ; 3.597  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 3.602  ; 3.602  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 3.602  ; 3.602  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 3.612  ; 3.612  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 3.590  ; 3.590  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 3.600  ; 3.600  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 3.580  ; 3.580  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 3.580  ; 3.580  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 3.441  ; 3.441  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; -6.903 ; -6.903 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[0] ; CLOCK_27   ; -6.641 ; -6.641 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[1] ; CLOCK_27   ; -6.641 ; -6.641 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[2] ; CLOCK_27   ; -6.776 ; -6.776 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[3] ; CLOCK_27   ; -6.786 ; -6.786 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[4] ; CLOCK_27   ; -6.711 ; -6.711 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[5] ; CLOCK_27   ; -6.721 ; -6.721 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[6] ; CLOCK_27   ; -6.741 ; -6.741 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[7] ; CLOCK_27   ; -6.741 ; -6.741 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[8] ; CLOCK_27   ; -6.900 ; -6.900 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[9] ; CLOCK_27   ; -6.903 ; -6.903 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_G[*]  ; CLOCK_27   ; -6.631 ; -6.631 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[0] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[1] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[2] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[3] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[4] ; CLOCK_27   ; -6.532 ; -6.532 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[5] ; CLOCK_27   ; -6.532 ; -6.532 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[6] ; CLOCK_27   ; -6.572 ; -6.572 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[7] ; CLOCK_27   ; -6.552 ; -6.552 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[8] ; CLOCK_27   ; -6.631 ; -6.631 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[9] ; CLOCK_27   ; -6.631 ; -6.631 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_R[*]  ; CLOCK_27   ; -6.545 ; -6.545 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[0] ; CLOCK_27   ; -6.508 ; -6.508 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[1] ; CLOCK_27   ; -6.528 ; -6.528 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[2] ; CLOCK_27   ; -6.528 ; -6.528 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[3] ; CLOCK_27   ; -6.523 ; -6.523 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[4] ; CLOCK_27   ; -6.523 ; -6.523 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[5] ; CLOCK_27   ; -6.513 ; -6.513 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[6] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[7] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[8] ; CLOCK_27   ; -6.545 ; -6.545 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[9] ; CLOCK_27   ; -6.545 ; -6.545 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.994 ;    ;    ; 2.994 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.211 ;    ;    ; 3.211 ;
; SW[10]     ; LEDR[10]    ; 3.098 ;    ;    ; 3.098 ;
; SW[11]     ; LEDR[11]    ; 3.150 ;    ;    ; 3.150 ;
; SW[12]     ; LEDR[12]    ; 3.108 ;    ;    ; 3.108 ;
; SW[13]     ; LEDR[13]    ; 5.497 ;    ;    ; 5.497 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.443 ;    ;    ; 5.443 ;
; SW[16]     ; LEDR[16]    ; 5.573 ;    ;    ; 5.573 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.994 ;    ;    ; 2.994 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.211 ;    ;    ; 3.211 ;
; SW[10]     ; LEDR[10]    ; 3.098 ;    ;    ; 3.098 ;
; SW[11]     ; LEDR[11]    ; 3.150 ;    ;    ; 3.150 ;
; SW[12]     ; LEDR[12]    ; 3.108 ;    ;    ; 3.108 ;
; SW[13]     ; LEDR[13]    ; 5.497 ;    ;    ; 5.497 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.443 ;    ;    ; 5.443 ;
; SW[16]     ; LEDR[16]    ; 5.573 ;    ;    ; 5.573 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Clock                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                ; -2.686  ; 0.215 ; -4.264   ; 2.236   ; -1.380              ;
;  CLOCK_27                       ; N/A     ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                       ; -2.686  ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  p1|altpll_component|pll|clk[0] ; 36.114  ; 0.215 ; -4.264   ; 2.494   ; 18.841              ;
;  p1|altpll_component|pll|clk[2] ; 18.853  ; 0.238 ; -3.708   ; 2.236   ; 17.714              ;
; Design-wide TNS                 ; -49.563 ; 0.0   ; -123.382 ; 0.0     ; -22.38              ;
;  CLOCK_27                       ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                       ; -49.563 ; 0.000 ; N/A      ; N/A     ; -22.380             ;
;  p1|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; -93.718  ; 0.000   ; 0.000               ;
;  p1|altpll_component|pll|clk[2] ; 0.000   ; 0.000 ; -29.664  ; 0.000   ; 0.000               ;
+---------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; VGA_B[*]  ; CLOCK_27   ; 7.672  ; 7.672  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 7.672  ; 7.672  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 7.672  ; 7.672  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 7.398  ; 7.398  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 7.388  ; 7.388  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 7.465  ; 7.465  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 7.455  ; 7.455  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 7.435  ; 7.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 7.435  ; 7.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 7.128  ; 7.128  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 7.117  ; 7.117  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 7.764  ; 7.764  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 7.862  ; 7.862  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 7.862  ; 7.862  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 7.862  ; 7.862  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 7.852  ; 7.852  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 7.852  ; 7.852  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 7.856  ; 7.856  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 7.856  ; 7.856  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 7.816  ; 7.816  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 7.836  ; 7.836  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 7.682  ; 7.682  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 7.682  ; 7.682  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 5.566  ; 5.566  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 7.880  ; 7.880  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 7.880  ; 7.880  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 7.860  ; 7.860  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 7.860  ; 7.860  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 7.865  ; 7.865  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 7.865  ; 7.865  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 7.875  ; 7.875  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 7.853  ; 7.853  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 7.863  ; 7.863  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 7.843  ; 7.843  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 7.843  ; 7.843  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 6.840  ; 6.840  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; -3.226 ; -3.226 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[0] ; CLOCK_27   ; -3.226 ; -3.226 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[1] ; CLOCK_27   ; -3.226 ; -3.226 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[2] ; CLOCK_27   ; -3.500 ; -3.500 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[3] ; CLOCK_27   ; -3.510 ; -3.510 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[4] ; CLOCK_27   ; -3.433 ; -3.433 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[5] ; CLOCK_27   ; -3.443 ; -3.443 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[6] ; CLOCK_27   ; -3.463 ; -3.463 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[7] ; CLOCK_27   ; -3.463 ; -3.463 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[8] ; CLOCK_27   ; -3.770 ; -3.770 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[9] ; CLOCK_27   ; -3.773 ; -3.773 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_G[*]  ; CLOCK_27   ; -3.036 ; -3.036 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[0] ; CLOCK_27   ; -3.036 ; -3.036 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[1] ; CLOCK_27   ; -3.036 ; -3.036 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[2] ; CLOCK_27   ; -3.046 ; -3.046 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[3] ; CLOCK_27   ; -3.046 ; -3.046 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[4] ; CLOCK_27   ; -3.042 ; -3.042 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[5] ; CLOCK_27   ; -3.042 ; -3.042 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[6] ; CLOCK_27   ; -3.082 ; -3.082 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[7] ; CLOCK_27   ; -3.062 ; -3.062 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[8] ; CLOCK_27   ; -3.216 ; -3.216 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[9] ; CLOCK_27   ; -3.216 ; -3.216 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_R[*]  ; CLOCK_27   ; -3.018 ; -3.018 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[0] ; CLOCK_27   ; -3.018 ; -3.018 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[1] ; CLOCK_27   ; -3.038 ; -3.038 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[2] ; CLOCK_27   ; -3.038 ; -3.038 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[3] ; CLOCK_27   ; -3.033 ; -3.033 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[4] ; CLOCK_27   ; -3.033 ; -3.033 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[5] ; CLOCK_27   ; -3.023 ; -3.023 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[6] ; CLOCK_27   ; -3.045 ; -3.045 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[7] ; CLOCK_27   ; -3.035 ; -3.035 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[8] ; CLOCK_27   ; -3.055 ; -3.055 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[9] ; CLOCK_27   ; -3.055 ; -3.055 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; VGA_B[*]  ; CLOCK_27   ; 3.216  ; 3.216  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 3.484  ; 3.484  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 3.484  ; 3.484  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 3.349  ; 3.349  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 3.339  ; 3.339  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 3.414  ; 3.414  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 3.404  ; 3.404  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 3.384  ; 3.384  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 3.384  ; 3.384  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 3.225  ; 3.225  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 3.216  ; 3.216  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 3.061  ; 3.061  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 3.494  ; 3.494  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 3.600  ; 3.600  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 3.600  ; 3.600  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 3.590  ; 3.590  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 3.590  ; 3.590  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 3.593  ; 3.593  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 3.593  ; 3.593  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 3.553  ; 3.553  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 3.573  ; 3.573  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 3.494  ; 3.494  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 3.494  ; 3.494  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 2.829  ; 2.829  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 3.580  ; 3.580  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 3.617  ; 3.617  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 3.597  ; 3.597  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 3.597  ; 3.597  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 3.602  ; 3.602  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 3.602  ; 3.602  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 3.612  ; 3.612  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 3.590  ; 3.590  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 3.600  ; 3.600  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 3.580  ; 3.580  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 3.580  ; 3.580  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 3.441  ; 3.441  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; -6.903 ; -6.903 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[0] ; CLOCK_27   ; -6.641 ; -6.641 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[1] ; CLOCK_27   ; -6.641 ; -6.641 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[2] ; CLOCK_27   ; -6.776 ; -6.776 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[3] ; CLOCK_27   ; -6.786 ; -6.786 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[4] ; CLOCK_27   ; -6.711 ; -6.711 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[5] ; CLOCK_27   ; -6.721 ; -6.721 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[6] ; CLOCK_27   ; -6.741 ; -6.741 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[7] ; CLOCK_27   ; -6.741 ; -6.741 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[8] ; CLOCK_27   ; -6.900 ; -6.900 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_B[9] ; CLOCK_27   ; -6.903 ; -6.903 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_G[*]  ; CLOCK_27   ; -6.631 ; -6.631 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[0] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[1] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[2] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[3] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[4] ; CLOCK_27   ; -6.532 ; -6.532 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[5] ; CLOCK_27   ; -6.532 ; -6.532 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[6] ; CLOCK_27   ; -6.572 ; -6.572 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[7] ; CLOCK_27   ; -6.552 ; -6.552 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[8] ; CLOCK_27   ; -6.631 ; -6.631 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_G[9] ; CLOCK_27   ; -6.631 ; -6.631 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_R[*]  ; CLOCK_27   ; -6.545 ; -6.545 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[0] ; CLOCK_27   ; -6.508 ; -6.508 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[1] ; CLOCK_27   ; -6.528 ; -6.528 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[2] ; CLOCK_27   ; -6.528 ; -6.528 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[3] ; CLOCK_27   ; -6.523 ; -6.523 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[4] ; CLOCK_27   ; -6.523 ; -6.523 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[5] ; CLOCK_27   ; -6.513 ; -6.513 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[6] ; CLOCK_27   ; -6.535 ; -6.535 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[7] ; CLOCK_27   ; -6.525 ; -6.525 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[8] ; CLOCK_27   ; -6.545 ; -6.545 ; Rise       ; p1|altpll_component|pll|clk[2] ;
;  VGA_R[9] ; CLOCK_27   ; -6.545 ; -6.545 ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.611 ;    ;    ; 5.611 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 5.869 ;    ;    ; 5.869 ;
; SW[10]     ; LEDR[10]    ; 5.681 ;    ;    ; 5.681 ;
; SW[11]     ; LEDR[11]    ; 5.771 ;    ;    ; 5.771 ;
; SW[12]     ; LEDR[12]    ; 5.696 ;    ;    ; 5.696 ;
; SW[13]     ; LEDR[13]    ; 9.602 ;    ;    ; 9.602 ;
; SW[14]     ; LEDR[14]    ; 9.636 ;    ;    ; 9.636 ;
; SW[15]     ; LEDR[15]    ; 9.404 ;    ;    ; 9.404 ;
; SW[16]     ; LEDR[16]    ; 9.770 ;    ;    ; 9.770 ;
; SW[17]     ; LEDR[17]    ; 9.593 ;    ;    ; 9.593 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.994 ;    ;    ; 2.994 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.211 ;    ;    ; 3.211 ;
; SW[10]     ; LEDR[10]    ; 3.098 ;    ;    ; 3.098 ;
; SW[11]     ; LEDR[11]    ; 3.150 ;    ;    ; 3.150 ;
; SW[12]     ; LEDR[12]    ; 3.108 ;    ;    ; 3.108 ;
; SW[13]     ; LEDR[13]    ; 5.497 ;    ;    ; 5.497 ;
; SW[14]     ; LEDR[14]    ; 5.528 ;    ;    ; 5.528 ;
; SW[15]     ; LEDR[15]    ; 5.443 ;    ;    ; 5.443 ;
; SW[16]     ; LEDR[16]    ; 5.573 ;    ;    ; 5.573 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                       ; 630      ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 421      ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 308254   ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 7228     ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                       ; 630      ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 421      ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[2] ; 308254   ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 7228     ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; p1|altpll_component|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; p1|altpll_component|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 293   ; 293  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 23 12:58:27 2022
Info: Command: quartus_sta vgalab3 -c vgalab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgalab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[0]} {p1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 15 -multiply_by 14 -phase -90.00 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.686       -49.563 CLOCK_50 
    Info (332119):    18.853         0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    36.114         0.000 p1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 p1|altpll_component|pll|clk[0] 
    Info (332119):     0.516         0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -4.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.264       -93.718 p1|altpll_component|pll|clk[0] 
    Info (332119):    -3.708       -29.664 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 3.480
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.480         0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):     4.027         0.000 p1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -22.380 CLOCK_50 
    Info (332119):    17.714         0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    18.841         0.000 p1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.769
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.769       -12.954 CLOCK_50 
    Info (332119):    24.635         0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    37.989         0.000 p1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 p1|altpll_component|pll|clk[0] 
    Info (332119):     0.238         0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -2.615
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.615       -57.500 p1|altpll_component|pll|clk[0] 
    Info (332119):    -2.354       -18.832 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 2.236
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.236         0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):     2.494         0.000 p1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -22.380 CLOCK_50 
    Info (332119):    17.714         0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    18.841         0.000 p1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4559 megabytes
    Info: Processing ended: Tue Aug 23 12:58:28 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


